
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007020  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006cc  080071b0  080071b0  000081b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800787c  0800787c  00009074  2**0
                  CONTENTS
  4 .ARM          00000008  0800787c  0800787c  0000887c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007884  08007884  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007884  08007884  00008884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007888  08007888  00008888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800788c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009074  2**0
                  CONTENTS
 10 .bss          00012fb0  20000074  20000074  00009074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20013024  20013024  00009074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000129e4  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f65  00000000  00000000  0001ba88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011e0  00000000  00000000  0001e9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ddd  00000000  00000000  0001fbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022dae  00000000  00000000  000209ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014c08  00000000  00000000  0004375b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4deb  00000000  00000000  00058363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d14e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005624  00000000  00000000  0012d194  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  001327b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007198 	.word	0x08007198

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007198 	.word	0x08007198

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <AppTimerStatsInit>:
//	const char* msg = "UART Initialized\r\n";
//	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
//}
// UART TEST END

void AppTimerStatsInit(void) {
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
	g_osRuntimeCounter = 0;
 8000594:	4b03      	ldr	r3, [pc, #12]	@ (80005a4 <AppTimerStatsInit+0x14>)
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
}
 800059a:	bf00      	nop
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr
 80005a4:	200000d8 	.word	0x200000d8

080005a8 <AppTimerStatsValue>:

uint32_t AppTimerStatsValue(void) {
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
	 return g_osRuntimeCounter;
 80005ac:	4b03      	ldr	r3, [pc, #12]	@ (80005bc <AppTimerStatsValue+0x14>)
 80005ae:	681b      	ldr	r3, [r3, #0]
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	200000d8 	.word	0x200000d8

080005c0 <LED_Task>:
}

BaseType_t xReturned;
TaskHandle_t xHandle=NULL;

void LED_Task( void ){
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80005ca:	480c      	ldr	r0, [pc, #48]	@ (80005fc <LED_Task+0x3c>)
 80005cc:	f001 f938 	bl	8001840 <HAL_GPIO_WritePin>
	for(;;){

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET );
 80005d0:	2201      	movs	r2, #1
 80005d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005d6:	4809      	ldr	r0, [pc, #36]	@ (80005fc <LED_Task+0x3c>)
 80005d8:	f001 f932 	bl	8001840 <HAL_GPIO_WritePin>
		vTaskDelay(500);
 80005dc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005e0:	f003 fbfe 	bl	8003de0 <vTaskDelay>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET );
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005ea:	4804      	ldr	r0, [pc, #16]	@ (80005fc <LED_Task+0x3c>)
 80005ec:	f001 f928 	bl	8001840 <HAL_GPIO_WritePin>
		vTaskDelay(500);
 80005f0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005f4:	f003 fbf4 	bl	8003de0 <vTaskDelay>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET );
 80005f8:	bf00      	nop
 80005fa:	e7e9      	b.n	80005d0 <LED_Task+0x10>
 80005fc:	40020c00 	.word	0x40020c00

08000600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000606:	f000 fe5b 	bl	80012c0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060a:	f000 f825 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060e:	f000 f8b7 	bl	8000780 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000612:	f000 f88b 	bl	800072c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  xTaskCreate(USART_ReceiveTask, "UART_RX", 512, NULL, 1, NULL);
  xTaskCreate(LED_Task, "LED", 128, NULL, 3, NULL);
 8000616:	2300      	movs	r3, #0
 8000618:	9301      	str	r3, [sp, #4]
 800061a:	2303      	movs	r3, #3
 800061c:	9300      	str	r3, [sp, #0]
 800061e:	2300      	movs	r3, #0
 8000620:	2280      	movs	r2, #128	@ 0x80
 8000622:	4909      	ldr	r1, [pc, #36]	@ (8000648 <main+0x48>)
 8000624:	4809      	ldr	r0, [pc, #36]	@ (800064c <main+0x4c>)
 8000626:	f003 fa99 	bl	8003b5c <xTaskCreate>
  xTaskCreate(ShellTask, "Shell", 1024, NULL, 2, NULL);
 800062a:	2300      	movs	r3, #0
 800062c:	9301      	str	r3, [sp, #4]
 800062e:	2302      	movs	r3, #2
 8000630:	9300      	str	r3, [sp, #0]
 8000632:	2300      	movs	r3, #0
 8000634:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000638:	4905      	ldr	r1, [pc, #20]	@ (8000650 <main+0x50>)
 800063a:	4806      	ldr	r0, [pc, #24]	@ (8000654 <main+0x54>)
 800063c:	f003 fa8e 	bl	8003b5c <xTaskCreate>
  vTaskStartScheduler();
 8000640:	f003 fc6c 	bl	8003f1c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <main+0x44>
 8000648:	080071e4 	.word	0x080071e4
 800064c:	080005c1 	.word	0x080005c1
 8000650:	080071e8 	.word	0x080071e8
 8000654:	08000de1 	.word	0x08000de1

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	@ 0x50
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 0320 	add.w	r3, r7, #32
 8000662:	2230      	movs	r2, #48	@ 0x30
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f005 fce1 	bl	800602e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	f107 030c 	add.w	r3, r7, #12
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800067c:	2300      	movs	r3, #0
 800067e:	60bb      	str	r3, [r7, #8]
 8000680:	4b28      	ldr	r3, [pc, #160]	@ (8000724 <SystemClock_Config+0xcc>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000684:	4a27      	ldr	r2, [pc, #156]	@ (8000724 <SystemClock_Config+0xcc>)
 8000686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800068a:	6413      	str	r3, [r2, #64]	@ 0x40
 800068c:	4b25      	ldr	r3, [pc, #148]	@ (8000724 <SystemClock_Config+0xcc>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000698:	2300      	movs	r3, #0
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <SystemClock_Config+0xd0>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a21      	ldr	r2, [pc, #132]	@ (8000728 <SystemClock_Config+0xd0>)
 80006a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000728 <SystemClock_Config+0xd0>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b4:	2302      	movs	r3, #2
 80006b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	2301      	movs	r3, #1
 80006ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006bc:	2310      	movs	r3, #16
 80006be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c0:	2302      	movs	r3, #2
 80006c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c4:	2300      	movs	r3, #0
 80006c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006c8:	2308      	movs	r3, #8
 80006ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80006cc:	2332      	movs	r3, #50	@ 0x32
 80006ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006d0:	2304      	movs	r3, #4
 80006d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006d4:	2307      	movs	r3, #7
 80006d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d8:	f107 0320 	add.w	r3, r7, #32
 80006dc:	4618      	mov	r0, r3
 80006de:	f001 f8c9 	bl	8001874 <HAL_RCC_OscConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e8:	f000 f9c6 	bl	8000a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ec:	230f      	movs	r3, #15
 80006ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f0:	2302      	movs	r3, #2
 80006f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006f8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000702:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000704:	f107 030c 	add.w	r3, r7, #12
 8000708:	2100      	movs	r1, #0
 800070a:	4618      	mov	r0, r3
 800070c:	f001 fb2a 	bl	8001d64 <HAL_RCC_ClockConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000716:	f000 f9af 	bl	8000a78 <Error_Handler>
  }
}
 800071a:	bf00      	nop
 800071c:	3750      	adds	r7, #80	@ 0x50
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800
 8000728:	40007000 	.word	0x40007000

0800072c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000730:	4b11      	ldr	r3, [pc, #68]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000732:	4a12      	ldr	r2, [pc, #72]	@ (800077c <MX_USART2_UART_Init+0x50>)
 8000734:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000736:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000738:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800073c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800073e:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000744:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800074a:	4b0b      	ldr	r3, [pc, #44]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000750:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000752:	220c      	movs	r2, #12
 8000754:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000756:	4b08      	ldr	r3, [pc, #32]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800075c:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000762:	4805      	ldr	r0, [pc, #20]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000764:	f001 ffec 	bl	8002740 <HAL_UART_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800076e:	f000 f983 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000090 	.word	0x20000090
 800077c:	40004400 	.word	0x40004400

08000780 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08c      	sub	sp, #48	@ 0x30
 8000784:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000786:	f107 031c 	add.w	r3, r7, #28
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
 8000790:	609a      	str	r2, [r3, #8]
 8000792:	60da      	str	r2, [r3, #12]
 8000794:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	61bb      	str	r3, [r7, #24]
 800079a:	4ba2      	ldr	r3, [pc, #648]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4aa1      	ldr	r2, [pc, #644]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007a0:	f043 0310 	orr.w	r3, r3, #16
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b9f      	ldr	r3, [pc, #636]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f003 0310 	and.w	r3, r3, #16
 80007ae:	61bb      	str	r3, [r7, #24]
 80007b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]
 80007b6:	4b9b      	ldr	r3, [pc, #620]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a9a      	ldr	r2, [pc, #616]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007bc:	f043 0304 	orr.w	r3, r3, #4
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c2:	4b98      	ldr	r3, [pc, #608]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	f003 0304 	and.w	r3, r3, #4
 80007ca:	617b      	str	r3, [r7, #20]
 80007cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	613b      	str	r3, [r7, #16]
 80007d2:	4b94      	ldr	r3, [pc, #592]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	4a93      	ldr	r2, [pc, #588]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007de:	4b91      	ldr	r3, [pc, #580]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007e6:	613b      	str	r3, [r7, #16]
 80007e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	4b8d      	ldr	r3, [pc, #564]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a8c      	ldr	r2, [pc, #560]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007f4:	f043 0301 	orr.w	r3, r3, #1
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fa:	4b8a      	ldr	r3, [pc, #552]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	60fb      	str	r3, [r7, #12]
 8000804:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	60bb      	str	r3, [r7, #8]
 800080a:	4b86      	ldr	r3, [pc, #536]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a85      	ldr	r2, [pc, #532]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 8000810:	f043 0302 	orr.w	r3, r3, #2
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b83      	ldr	r3, [pc, #524]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	60bb      	str	r3, [r7, #8]
 8000820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	4b7f      	ldr	r3, [pc, #508]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	4a7e      	ldr	r2, [pc, #504]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 800082c:	f043 0308 	orr.w	r3, r3, #8
 8000830:	6313      	str	r3, [r2, #48]	@ 0x30
 8000832:	4b7c      	ldr	r3, [pc, #496]	@ (8000a24 <MX_GPIO_Init+0x2a4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	f003 0308 	and.w	r3, r3, #8
 800083a:	607b      	str	r3, [r7, #4]
 800083c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	2108      	movs	r1, #8
 8000842:	4879      	ldr	r0, [pc, #484]	@ (8000a28 <MX_GPIO_Init+0x2a8>)
 8000844:	f000 fffc 	bl	8001840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000848:	2201      	movs	r2, #1
 800084a:	2101      	movs	r1, #1
 800084c:	4877      	ldr	r0, [pc, #476]	@ (8000a2c <MX_GPIO_Init+0x2ac>)
 800084e:	f000 fff7 	bl	8001840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000852:	2200      	movs	r2, #0
 8000854:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000858:	4875      	ldr	r0, [pc, #468]	@ (8000a30 <MX_GPIO_Init+0x2b0>)
 800085a:	f000 fff1 	bl	8001840 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800085e:	2308      	movs	r3, #8
 8000860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000862:	2301      	movs	r3, #1
 8000864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086a:	2300      	movs	r3, #0
 800086c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800086e:	f107 031c 	add.w	r3, r7, #28
 8000872:	4619      	mov	r1, r3
 8000874:	486c      	ldr	r0, [pc, #432]	@ (8000a28 <MX_GPIO_Init+0x2a8>)
 8000876:	f000 fe47 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800087a:	2301      	movs	r3, #1
 800087c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087e:	2301      	movs	r3, #1
 8000880:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000886:	2300      	movs	r3, #0
 8000888:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 031c 	add.w	r3, r7, #28
 800088e:	4619      	mov	r1, r3
 8000890:	4866      	ldr	r0, [pc, #408]	@ (8000a2c <MX_GPIO_Init+0x2ac>)
 8000892:	f000 fe39 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000896:	2308      	movs	r3, #8
 8000898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089a:	2302      	movs	r3, #2
 800089c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008a6:	2305      	movs	r3, #5
 80008a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	4619      	mov	r1, r3
 80008b0:	485e      	ldr	r0, [pc, #376]	@ (8000a2c <MX_GPIO_Init+0x2ac>)
 80008b2:	f000 fe29 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008b6:	2301      	movs	r3, #1
 80008b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008c4:	f107 031c 	add.w	r3, r7, #28
 80008c8:	4619      	mov	r1, r3
 80008ca:	485a      	ldr	r0, [pc, #360]	@ (8000a34 <MX_GPIO_Init+0x2b4>)
 80008cc:	f000 fe1c 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008d0:	2310      	movs	r3, #16
 80008d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d4:	2302      	movs	r3, #2
 80008d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008dc:	2300      	movs	r3, #0
 80008de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008e0:	2306      	movs	r3, #6
 80008e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008e4:	f107 031c 	add.w	r3, r7, #28
 80008e8:	4619      	mov	r1, r3
 80008ea:	4852      	ldr	r0, [pc, #328]	@ (8000a34 <MX_GPIO_Init+0x2b4>)
 80008ec:	f000 fe0c 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008f0:	23e0      	movs	r3, #224	@ 0xe0
 80008f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f4:	2302      	movs	r3, #2
 80008f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000900:	2305      	movs	r3, #5
 8000902:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	4619      	mov	r1, r3
 800090a:	484a      	ldr	r0, [pc, #296]	@ (8000a34 <MX_GPIO_Init+0x2b4>)
 800090c:	f000 fdfc 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000910:	2304      	movs	r3, #4
 8000912:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000914:	2300      	movs	r3, #0
 8000916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 031c 	add.w	r3, r7, #28
 8000920:	4619      	mov	r1, r3
 8000922:	4845      	ldr	r0, [pc, #276]	@ (8000a38 <MX_GPIO_Init+0x2b8>)
 8000924:	f000 fdf0 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000928:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800092c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092e:	2302      	movs	r3, #2
 8000930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800093a:	2305      	movs	r3, #5
 800093c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800093e:	f107 031c 	add.w	r3, r7, #28
 8000942:	4619      	mov	r1, r3
 8000944:	483c      	ldr	r0, [pc, #240]	@ (8000a38 <MX_GPIO_Init+0x2b8>)
 8000946:	f000 fddf 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800094a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800094e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000950:	2301      	movs	r3, #1
 8000952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000958:	2300      	movs	r3, #0
 800095a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800095c:	f107 031c 	add.w	r3, r7, #28
 8000960:	4619      	mov	r1, r3
 8000962:	4833      	ldr	r0, [pc, #204]	@ (8000a30 <MX_GPIO_Init+0x2b0>)
 8000964:	f000 fdd0 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000968:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800096c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	2302      	movs	r3, #2
 8000970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800097a:	2306      	movs	r3, #6
 800097c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800097e:	f107 031c 	add.w	r3, r7, #28
 8000982:	4619      	mov	r1, r3
 8000984:	4829      	ldr	r0, [pc, #164]	@ (8000a2c <MX_GPIO_Init+0x2ac>)
 8000986:	f000 fdbf 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800098a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800098e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000990:	2300      	movs	r3, #0
 8000992:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	4619      	mov	r1, r3
 800099e:	4825      	ldr	r0, [pc, #148]	@ (8000a34 <MX_GPIO_Init+0x2b4>)
 80009a0:	f000 fdb2 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009a4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80009a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009aa:	2302      	movs	r3, #2
 80009ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b2:	2300      	movs	r3, #0
 80009b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009b6:	230a      	movs	r3, #10
 80009b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ba:	f107 031c 	add.w	r3, r7, #28
 80009be:	4619      	mov	r1, r3
 80009c0:	481c      	ldr	r0, [pc, #112]	@ (8000a34 <MX_GPIO_Init+0x2b4>)
 80009c2:	f000 fda1 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009c6:	2320      	movs	r3, #32
 80009c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ca:	2300      	movs	r3, #0
 80009cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009d2:	f107 031c 	add.w	r3, r7, #28
 80009d6:	4619      	mov	r1, r3
 80009d8:	4815      	ldr	r0, [pc, #84]	@ (8000a30 <MX_GPIO_Init+0x2b0>)
 80009da:	f000 fd95 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009de:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80009e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009e4:	2312      	movs	r3, #18
 80009e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ec:	2300      	movs	r3, #0
 80009ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009f0:	2304      	movs	r3, #4
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f4:	f107 031c 	add.w	r3, r7, #28
 80009f8:	4619      	mov	r1, r3
 80009fa:	480f      	ldr	r0, [pc, #60]	@ (8000a38 <MX_GPIO_Init+0x2b8>)
 80009fc:	f000 fd84 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a00:	2302      	movs	r3, #2
 8000a02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a04:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	4619      	mov	r1, r3
 8000a14:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <MX_GPIO_Init+0x2a8>)
 8000a16:	f000 fd77 	bl	8001508 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a1a:	bf00      	nop
 8000a1c:	3730      	adds	r7, #48	@ 0x30
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	40020800 	.word	0x40020800
 8000a30:	40020c00 	.word	0x40020c00
 8000a34:	40020000 	.word	0x40020000
 8000a38:	40020400 	.word	0x40020400

08000a3c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a09      	ldr	r2, [pc, #36]	@ (8000a70 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d101      	bne.n	8000a52 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a4e:	f000 fc59 	bl	8001304 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7) {
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a06      	ldr	r2, [pc, #24]	@ (8000a70 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d104      	bne.n	8000a66 <HAL_TIM_PeriodElapsedCallback+0x2a>
	g_osRuntimeCounter++;
 8000a5c:	4b05      	ldr	r3, [pc, #20]	@ (8000a74 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	3301      	adds	r3, #1
 8000a62:	4a04      	ldr	r2, [pc, #16]	@ (8000a74 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a64:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END Callback 1 */
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40001400 	.word	0x40001400
 8000a74:	200000d8 	.word	0x200000d8

08000a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7c:	b672      	cpsid	i
}
 8000a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <Error_Handler+0x8>

08000a84 <shell_write>:
};

#define CMD_COUNT (sizeof(cli_commands)/sizeof(cli_commands[0]))

// 
static void shell_write(const char* s) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f7ff fba9 	bl	80001e4 <strlen>
 8000a92:	4603      	mov	r3, r0
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9a:	6879      	ldr	r1, [r7, #4]
 8000a9c:	4803      	ldr	r0, [pc, #12]	@ (8000aac <shell_write+0x28>)
 8000a9e:	f001 fe9f 	bl	80027e0 <HAL_UART_Transmit>
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	20000090 	.word	0x20000090

08000ab0 <cmd_help>:
    if (log_enabled) {
        HAL_UART_Transmit(&huart2, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
    }
}

static void cmd_help(int argc, char** argv) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	6039      	str	r1, [r7, #0]
    shell_write("\r\nAvailable commands:\r\n");
 8000aba:	4810      	ldr	r0, [pc, #64]	@ (8000afc <cmd_help+0x4c>)
 8000abc:	f7ff ffe2 	bl	8000a84 <shell_write>
    for (int i = 0; i < CMD_COUNT; i++) {
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
 8000ac4:	e011      	b.n	8000aea <cmd_help+0x3a>
        shell_write("  ");
 8000ac6:	480e      	ldr	r0, [pc, #56]	@ (8000b00 <cmd_help+0x50>)
 8000ac8:	f7ff ffdc 	bl	8000a84 <shell_write>
        shell_write(cli_commands[i].help);
 8000acc:	4a0d      	ldr	r2, [pc, #52]	@ (8000b04 <cmd_help+0x54>)
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	011b      	lsls	r3, r3, #4
 8000ad2:	4413      	add	r3, r2
 8000ad4:	330c      	adds	r3, #12
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f7ff ffd3 	bl	8000a84 <shell_write>
        shell_write("\r\n");
 8000ade:	480a      	ldr	r0, [pc, #40]	@ (8000b08 <cmd_help+0x58>)
 8000ae0:	f7ff ffd0 	bl	8000a84 <shell_write>
    for (int i = 0; i < CMD_COUNT; i++) {
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	2b04      	cmp	r3, #4
 8000aee:	d9ea      	bls.n	8000ac6 <cmd_help+0x16>
    }
}
 8000af0:	bf00      	nop
 8000af2:	bf00      	nop
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	08007578 	.word	0x08007578
 8000b00:	08007590 	.word	0x08007590
 8000b04:	08007734 	.word	0x08007734
 8000b08:	08007594 	.word	0x08007594

08000b0c <cmd_echo>:

static void cmd_echo(int argc, char** argv) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
    //  argv[1] 
    for (int i = 1; i < argc; i++) {
 8000b16:	2301      	movs	r3, #1
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	e012      	b.n	8000b42 <cmd_echo+0x36>
        shell_write(argv[i]);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	683a      	ldr	r2, [r7, #0]
 8000b22:	4413      	add	r3, r2
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff ffac 	bl	8000a84 <shell_write>
        if (i < argc - 1) shell_write(" ");
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	68fa      	ldr	r2, [r7, #12]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	da02      	bge.n	8000b3c <cmd_echo+0x30>
 8000b36:	4808      	ldr	r0, [pc, #32]	@ (8000b58 <cmd_echo+0x4c>)
 8000b38:	f7ff ffa4 	bl	8000a84 <shell_write>
    for (int i = 1; i < argc; i++) {
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	60fb      	str	r3, [r7, #12]
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	429a      	cmp	r2, r3
 8000b48:	dbe8      	blt.n	8000b1c <cmd_echo+0x10>
    }
    shell_write("\r\n");
 8000b4a:	4804      	ldr	r0, [pc, #16]	@ (8000b5c <cmd_echo+0x50>)
 8000b4c:	f7ff ff9a 	bl	8000a84 <shell_write>
}
 8000b50:	bf00      	nop
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	08007598 	.word	0x08007598
 8000b5c:	08007594 	.word	0x08007594

08000b60 <cmd_status>:

static void cmd_status(int argc, char** argv) {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	f5ad 6dfb 	sub.w	sp, sp, #2008	@ 0x7d8
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	f507 63fb 	add.w	r3, r7, #2008	@ 0x7d8
 8000b6c:	f2a3 73d4 	subw	r3, r3, #2004	@ 0x7d4
 8000b70:	6018      	str	r0, [r3, #0]
 8000b72:	f507 63fb 	add.w	r3, r7, #2008	@ 0x7d8
 8000b76:	f5a3 63fb 	sub.w	r3, r3, #2008	@ 0x7d8
 8000b7a:	6019      	str	r1, [r3, #0]
	uint8_t InfoBuffer[1000];
	uint8_t RunTimeBuffer[1000];
    vTaskList((char *)&InfoBuffer);
 8000b7c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8000b80:	4618      	mov	r0, r3
 8000b82:	f004 f82b 	bl	8004bdc <vTaskList>
    vTaskGetRunTimeStats((char *)&RunTimeBuffer);
 8000b86:	f107 0308 	add.w	r3, r7, #8
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f004 f8bc 	bl	8004d08 <vTaskGetRunTimeStats>
    shell_write("Name          State     Pr     Stack  TaskNum\r\n");
 8000b90:	480e      	ldr	r0, [pc, #56]	@ (8000bcc <cmd_status+0x6c>)
 8000b92:	f7ff ff77 	bl	8000a84 <shell_write>
    shell_write("---------------------------------------------\r\n");
 8000b96:	480e      	ldr	r0, [pc, #56]	@ (8000bd0 <cmd_status+0x70>)
 8000b98:	f7ff ff74 	bl	8000a84 <shell_write>
    shell_write(InfoBuffer);
 8000b9c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff ff6f 	bl	8000a84 <shell_write>
    shell_write("\r\n");
 8000ba6:	480b      	ldr	r0, [pc, #44]	@ (8000bd4 <cmd_status+0x74>)
 8000ba8:	f7ff ff6c 	bl	8000a84 <shell_write>
    shell_write("Name            Count        Utlization\r\n");
 8000bac:	480a      	ldr	r0, [pc, #40]	@ (8000bd8 <cmd_status+0x78>)
 8000bae:	f7ff ff69 	bl	8000a84 <shell_write>
    shell_write("---------------------------------------\r\n");
 8000bb2:	480a      	ldr	r0, [pc, #40]	@ (8000bdc <cmd_status+0x7c>)
 8000bb4:	f7ff ff66 	bl	8000a84 <shell_write>
    shell_write(RunTimeBuffer);
 8000bb8:	f107 0308 	add.w	r3, r7, #8
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff ff61 	bl	8000a84 <shell_write>
}
 8000bc2:	bf00      	nop
 8000bc4:	f507 67fb 	add.w	r7, r7, #2008	@ 0x7d8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	0800759c 	.word	0x0800759c
 8000bd0:	080075cc 	.word	0x080075cc
 8000bd4:	08007594 	.word	0x08007594
 8000bd8:	080075fc 	.word	0x080075fc
 8000bdc:	08007628 	.word	0x08007628

08000be0 <cmd_uptime>:

static void cmd_uptime(int argc, char** argv) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b09c      	sub	sp, #112	@ 0x70
 8000be4:	af04      	add	r7, sp, #16
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	6039      	str	r1, [r7, #0]
    TickType_t ticks = xTaskGetTickCount(); //  ticks
 8000bea:	f003 fa93 	bl	8004114 <xTaskGetTickCount>
 8000bee:	65f8      	str	r0, [r7, #92]	@ 0x5c
    uint32_t ms = ticks * portTICK_PERIOD_MS;
 8000bf0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000bf2:	65bb      	str	r3, [r7, #88]	@ 0x58

    uint32_t seconds = ms / 1000;
 8000bf4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000bf6:	4a1e      	ldr	r2, [pc, #120]	@ (8000c70 <cmd_uptime+0x90>)
 8000bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8000bfc:	099b      	lsrs	r3, r3, #6
 8000bfe:	657b      	str	r3, [r7, #84]	@ 0x54
    uint32_t minutes = seconds / 60;
 8000c00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c02:	4a1c      	ldr	r2, [pc, #112]	@ (8000c74 <cmd_uptime+0x94>)
 8000c04:	fba2 2303 	umull	r2, r3, r2, r3
 8000c08:	095b      	lsrs	r3, r3, #5
 8000c0a:	653b      	str	r3, [r7, #80]	@ 0x50
    uint32_t hours   = minutes / 60;
 8000c0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c0e:	4a19      	ldr	r2, [pc, #100]	@ (8000c74 <cmd_uptime+0x94>)
 8000c10:	fba2 2303 	umull	r2, r3, r2, r3
 8000c14:	095b      	lsrs	r3, r3, #5
 8000c16:	64fb      	str	r3, [r7, #76]	@ 0x4c

    seconds = seconds % 60;
 8000c18:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000c1a:	4b16      	ldr	r3, [pc, #88]	@ (8000c74 <cmd_uptime+0x94>)
 8000c1c:	fba3 1302 	umull	r1, r3, r3, r2
 8000c20:	0959      	lsrs	r1, r3, #5
 8000c22:	460b      	mov	r3, r1
 8000c24:	011b      	lsls	r3, r3, #4
 8000c26:	1a5b      	subs	r3, r3, r1
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	657b      	str	r3, [r7, #84]	@ 0x54
    minutes = minutes % 60;
 8000c2e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000c30:	4b10      	ldr	r3, [pc, #64]	@ (8000c74 <cmd_uptime+0x94>)
 8000c32:	fba3 1302 	umull	r1, r3, r3, r2
 8000c36:	0959      	lsrs	r1, r3, #5
 8000c38:	460b      	mov	r3, r1
 8000c3a:	011b      	lsls	r3, r3, #4
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	653b      	str	r3, [r7, #80]	@ 0x50

    char line[64];
    snprintf(line, sizeof(line), "Uptime: %02lu:%02lu:%02lu (%lu ms)\r\n",
 8000c44:	f107 000c 	add.w	r0, r7, #12
 8000c48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000c4a:	9302      	str	r3, [sp, #8]
 8000c4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c4e:	9301      	str	r3, [sp, #4]
 8000c50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c56:	4a08      	ldr	r2, [pc, #32]	@ (8000c78 <cmd_uptime+0x98>)
 8000c58:	2140      	movs	r1, #64	@ 0x40
 8000c5a:	f005 f951 	bl	8005f00 <sniprintf>
             hours, minutes, seconds, ms);
    shell_write(line);
 8000c5e:	f107 030c 	add.w	r3, r7, #12
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff ff0e 	bl	8000a84 <shell_write>
}
 8000c68:	bf00      	nop
 8000c6a:	3760      	adds	r7, #96	@ 0x60
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	10624dd3 	.word	0x10624dd3
 8000c74:	88888889 	.word	0x88888889
 8000c78:	08007654 	.word	0x08007654

08000c7c <cmd_log>:

static void cmd_log(int argc, char** argv) {
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
    if (strcmp(argv[1], "on") == 0) {
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	3304      	adds	r3, #4
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4912      	ldr	r1, [pc, #72]	@ (8000cd8 <cmd_log+0x5c>)
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fa9e 	bl	80001d0 <strcmp>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d106      	bne.n	8000ca8 <cmd_log+0x2c>
        log_enabled = true;
 8000c9a:	4b10      	ldr	r3, [pc, #64]	@ (8000cdc <cmd_log+0x60>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	701a      	strb	r2, [r3, #0]
        shell_write("Logging enabled\r\n");
 8000ca0:	480f      	ldr	r0, [pc, #60]	@ (8000ce0 <cmd_log+0x64>)
 8000ca2:	f7ff feef 	bl	8000a84 <shell_write>
        log_enabled = false;
        shell_write("Logging disabled\r\n");
    } else {
        shell_write("Usage: log on / off\r\n");
    }
}
 8000ca6:	e013      	b.n	8000cd0 <cmd_log+0x54>
    } else if (strcmp(argv[1], "off") == 0) {
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	3304      	adds	r3, #4
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	490d      	ldr	r1, [pc, #52]	@ (8000ce4 <cmd_log+0x68>)
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff fa8d 	bl	80001d0 <strcmp>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d106      	bne.n	8000cca <cmd_log+0x4e>
        log_enabled = false;
 8000cbc:	4b07      	ldr	r3, [pc, #28]	@ (8000cdc <cmd_log+0x60>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	701a      	strb	r2, [r3, #0]
        shell_write("Logging disabled\r\n");
 8000cc2:	4809      	ldr	r0, [pc, #36]	@ (8000ce8 <cmd_log+0x6c>)
 8000cc4:	f7ff fede 	bl	8000a84 <shell_write>
}
 8000cc8:	e002      	b.n	8000cd0 <cmd_log+0x54>
        shell_write("Usage: log on / off\r\n");
 8000cca:	4808      	ldr	r0, [pc, #32]	@ (8000cec <cmd_log+0x70>)
 8000ccc:	f7ff feda 	bl	8000a84 <shell_write>
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	0800767c 	.word	0x0800767c
 8000cdc:	200000dc 	.word	0x200000dc
 8000ce0:	08007680 	.word	0x08007680
 8000ce4:	08007694 	.word	0x08007694
 8000ce8:	08007698 	.word	0x08007698
 8000cec:	080076ac 	.word	0x080076ac

08000cf0 <parse_and_execute>:

// Parser function
static void parse_and_execute(char* line) {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b090      	sub	sp, #64	@ 0x40
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
    char* argv[10];
    int argc = 0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    char* p = strtok(line, " ");
 8000cfc:	4933      	ldr	r1, [pc, #204]	@ (8000dcc <parse_and_execute+0xdc>)
 8000cfe:	6878      	ldr	r0, [r7, #4]
 8000d00:	f005 f99e 	bl	8006040 <strtok>
 8000d04:	63b8      	str	r0, [r7, #56]	@ 0x38
    while (p && argc < 10) {
 8000d06:	e00d      	b.n	8000d24 <parse_and_execute+0x34>
        argv[argc++] = p;
 8000d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d0a:	1c5a      	adds	r2, r3, #1
 8000d0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	3340      	adds	r3, #64	@ 0x40
 8000d12:	443b      	add	r3, r7
 8000d14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d16:	f843 2c34 	str.w	r2, [r3, #-52]
        p = strtok(NULL, " ");
 8000d1a:	492c      	ldr	r1, [pc, #176]	@ (8000dcc <parse_and_execute+0xdc>)
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f005 f98f 	bl	8006040 <strtok>
 8000d22:	63b8      	str	r0, [r7, #56]	@ 0x38
    while (p && argc < 10) {
 8000d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d002      	beq.n	8000d30 <parse_and_execute+0x40>
 8000d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d2c:	2b09      	cmp	r3, #9
 8000d2e:	ddeb      	ble.n	8000d08 <parse_and_execute+0x18>
    }
    if (argc == 0) return;
 8000d30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d045      	beq.n	8000dc2 <parse_and_execute+0xd2>

    for (int i = 0; i < CMD_COUNT; i++) {
 8000d36:	2300      	movs	r3, #0
 8000d38:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d3a:	e034      	b.n	8000da6 <parse_and_execute+0xb6>
        if (strcmp(argv[0], cli_commands[i].name) == 0) {
 8000d3c:	68fa      	ldr	r2, [r7, #12]
 8000d3e:	4924      	ldr	r1, [pc, #144]	@ (8000dd0 <parse_and_execute+0xe0>)
 8000d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d42:	011b      	lsls	r3, r3, #4
 8000d44:	440b      	add	r3, r1
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4610      	mov	r0, r2
 8000d4c:	f7ff fa40 	bl	80001d0 <strcmp>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d124      	bne.n	8000da0 <parse_and_execute+0xb0>
            if (argc - 1 < cli_commands[i].argc_min) {
 8000d56:	4a1e      	ldr	r2, [pc, #120]	@ (8000dd0 <parse_and_execute+0xe0>)
 8000d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d5a:	011b      	lsls	r3, r3, #4
 8000d5c:	4413      	add	r3, r2
 8000d5e:	3304      	adds	r3, #4
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d64:	429a      	cmp	r2, r3
 8000d66:	dc0f      	bgt.n	8000d88 <parse_and_execute+0x98>
                shell_write("Usage: ");
 8000d68:	481a      	ldr	r0, [pc, #104]	@ (8000dd4 <parse_and_execute+0xe4>)
 8000d6a:	f7ff fe8b 	bl	8000a84 <shell_write>
                shell_write(cli_commands[i].help);
 8000d6e:	4a18      	ldr	r2, [pc, #96]	@ (8000dd0 <parse_and_execute+0xe0>)
 8000d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d72:	011b      	lsls	r3, r3, #4
 8000d74:	4413      	add	r3, r2
 8000d76:	330c      	adds	r3, #12
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fe82 	bl	8000a84 <shell_write>
                shell_write("\r\n");
 8000d80:	4815      	ldr	r0, [pc, #84]	@ (8000dd8 <parse_and_execute+0xe8>)
 8000d82:	f7ff fe7f 	bl	8000a84 <shell_write>
            } else {
                cli_commands[i].handler(argc, argv);
            }
            return;
 8000d86:	e01d      	b.n	8000dc4 <parse_and_execute+0xd4>
                cli_commands[i].handler(argc, argv);
 8000d88:	4a11      	ldr	r2, [pc, #68]	@ (8000dd0 <parse_and_execute+0xe0>)
 8000d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d8c:	011b      	lsls	r3, r3, #4
 8000d8e:	4413      	add	r3, r2
 8000d90:	3308      	adds	r3, #8
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f107 020c 	add.w	r2, r7, #12
 8000d98:	4611      	mov	r1, r2
 8000d9a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000d9c:	4798      	blx	r3
            return;
 8000d9e:	e011      	b.n	8000dc4 <parse_and_execute+0xd4>
    for (int i = 0; i < CMD_COUNT; i++) {
 8000da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000da2:	3301      	adds	r3, #1
 8000da4:	637b      	str	r3, [r7, #52]	@ 0x34
 8000da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000da8:	2b04      	cmp	r3, #4
 8000daa:	d9c7      	bls.n	8000d3c <parse_and_execute+0x4c>
        }
    }
    shell_write("Unknown command: ");
 8000dac:	480b      	ldr	r0, [pc, #44]	@ (8000ddc <parse_and_execute+0xec>)
 8000dae:	f7ff fe69 	bl	8000a84 <shell_write>
    shell_write(argv[0]);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff fe65 	bl	8000a84 <shell_write>
    shell_write("\r\n");
 8000dba:	4807      	ldr	r0, [pc, #28]	@ (8000dd8 <parse_and_execute+0xe8>)
 8000dbc:	f7ff fe62 	bl	8000a84 <shell_write>
 8000dc0:	e000      	b.n	8000dc4 <parse_and_execute+0xd4>
    if (argc == 0) return;
 8000dc2:	bf00      	nop
}
 8000dc4:	3740      	adds	r7, #64	@ 0x40
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	08007598 	.word	0x08007598
 8000dd0:	08007734 	.word	0x08007734
 8000dd4:	080076c4 	.word	0x080076c4
 8000dd8:	08007594 	.word	0x08007594
 8000ddc:	080076cc 	.word	0x080076cc

08000de0 <ShellTask>:

// Shell Task
void ShellTask(void* argument) {
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b0a4      	sub	sp, #144	@ 0x90
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
    static const char* banner =
       "FreeShellRTOS:/$ ";  //  banner 

    char buf[128];
    int idx = 0;
 8000de8:	2300      	movs	r3, #0
 8000dea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    char ch;

    shell_write(shell_banner);
 8000dee:	4b25      	ldr	r3, [pc, #148]	@ (8000e84 <ShellTask+0xa4>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff fe46 	bl	8000a84 <shell_write>
    shell_write(banner);
 8000df8:	4b23      	ldr	r3, [pc, #140]	@ (8000e88 <ShellTask+0xa8>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff fe41 	bl	8000a84 <shell_write>

    while (1) {
        if (HAL_UART_Receive(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY) == HAL_OK) {
 8000e02:	f107 010b 	add.w	r1, r7, #11
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	481f      	ldr	r0, [pc, #124]	@ (8000e8c <ShellTask+0xac>)
 8000e0e:	f001 fd72 	bl	80028f6 <HAL_UART_Receive>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d1f4      	bne.n	8000e02 <ShellTask+0x22>
            if (ch == '\r') {
 8000e18:	7afb      	ldrb	r3, [r7, #11]
 8000e1a:	2b0d      	cmp	r3, #13
 8000e1c:	d115      	bne.n	8000e4a <ShellTask+0x6a>
                buf[idx] = '\0';
 8000e1e:	f107 020c 	add.w	r2, r7, #12
 8000e22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000e26:	4413      	add	r3, r2
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]
                shell_write("\r\n");
 8000e2c:	4818      	ldr	r0, [pc, #96]	@ (8000e90 <ShellTask+0xb0>)
 8000e2e:	f7ff fe29 	bl	8000a84 <shell_write>
                parse_and_execute(buf);
 8000e32:	f107 030c 	add.w	r3, r7, #12
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff ff5a 	bl	8000cf0 <parse_and_execute>
                shell_write("FreeShellRTOS:/$ ");
 8000e3c:	4815      	ldr	r0, [pc, #84]	@ (8000e94 <ShellTask+0xb4>)
 8000e3e:	f7ff fe21 	bl	8000a84 <shell_write>
                idx = 0;
 8000e42:	2300      	movs	r3, #0
 8000e44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000e48:	e7db      	b.n	8000e02 <ShellTask+0x22>
            } else if (idx < (int)sizeof(buf) - 1 && ch >= 32 && ch <= 126) {
 8000e4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000e4e:	2b7e      	cmp	r3, #126	@ 0x7e
 8000e50:	dcd7      	bgt.n	8000e02 <ShellTask+0x22>
 8000e52:	7afb      	ldrb	r3, [r7, #11]
 8000e54:	2b1f      	cmp	r3, #31
 8000e56:	d9d4      	bls.n	8000e02 <ShellTask+0x22>
 8000e58:	7afb      	ldrb	r3, [r7, #11]
 8000e5a:	2b7e      	cmp	r3, #126	@ 0x7e
 8000e5c:	d8d1      	bhi.n	8000e02 <ShellTask+0x22>
                buf[idx++] = ch;
 8000e5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000e62:	1c5a      	adds	r2, r3, #1
 8000e64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8000e68:	7afa      	ldrb	r2, [r7, #11]
 8000e6a:	3390      	adds	r3, #144	@ 0x90
 8000e6c:	443b      	add	r3, r7
 8000e6e:	f803 2c84 	strb.w	r2, [r3, #-132]
                HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000e72:	f107 010b 	add.w	r1, r7, #11
 8000e76:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	4803      	ldr	r0, [pc, #12]	@ (8000e8c <ShellTask+0xac>)
 8000e7e:	f001 fcaf 	bl	80027e0 <HAL_UART_Transmit>
        if (HAL_UART_Receive(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY) == HAL_OK) {
 8000e82:	e7be      	b.n	8000e02 <ShellTask+0x22>
 8000e84:	20000000 	.word	0x20000000
 8000e88:	20000004 	.word	0x20000004
 8000e8c:	20000090 	.word	0x20000090
 8000e90:	08007594 	.word	0x08007594
 8000e94:	080076e0 	.word	0x080076e0

08000e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	607b      	str	r3, [r7, #4]
 8000ea2:	4b10      	ldr	r3, [pc, #64]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ea8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	603b      	str	r3, [r7, #0]
 8000ebe:	4b09      	ldr	r3, [pc, #36]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec2:	4a08      	ldr	r2, [pc, #32]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ec4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eca:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed2:	603b      	str	r3, [r7, #0]
 8000ed4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	40023800 	.word	0x40023800

08000ee8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b08a      	sub	sp, #40	@ 0x28
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef0:	f107 0314 	add.w	r3, r7, #20
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]
 8000efe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a19      	ldr	r2, [pc, #100]	@ (8000f6c <HAL_UART_MspInit+0x84>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d12b      	bne.n	8000f62 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
 8000f0e:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f12:	4a17      	ldr	r2, [pc, #92]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f1a:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	4a10      	ldr	r2, [pc, #64]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f36:	4b0e      	ldr	r3, [pc, #56]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f42:	230c      	movs	r3, #12
 8000f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f46:	2302      	movs	r3, #2
 8000f48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f52:	2307      	movs	r3, #7
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f56:	f107 0314 	add.w	r3, r7, #20
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4805      	ldr	r0, [pc, #20]	@ (8000f74 <HAL_UART_MspInit+0x8c>)
 8000f5e:	f000 fad3 	bl	8001508 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f62:	bf00      	nop
 8000f64:	3728      	adds	r7, #40	@ 0x28
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40004400 	.word	0x40004400
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020000 	.word	0x40020000

08000f78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08e      	sub	sp, #56	@ 0x38
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000f80:	2300      	movs	r3, #0
 8000f82:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000f84:	2300      	movs	r3, #0
 8000f86:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	4b33      	ldr	r3, [pc, #204]	@ (800105c <HAL_InitTick+0xe4>)
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f90:	4a32      	ldr	r2, [pc, #200]	@ (800105c <HAL_InitTick+0xe4>)
 8000f92:	f043 0320 	orr.w	r3, r3, #32
 8000f96:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f98:	4b30      	ldr	r3, [pc, #192]	@ (800105c <HAL_InitTick+0xe4>)
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9c:	f003 0320 	and.w	r3, r3, #32
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fa4:	f107 0210 	add.w	r2, r7, #16
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	4611      	mov	r1, r2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f001 f8f8 	bl	80021a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000fb4:	6a3b      	ldr	r3, [r7, #32]
 8000fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d103      	bne.n	8000fc6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000fbe:	f001 f8c9 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 8000fc2:	6378      	str	r0, [r7, #52]	@ 0x34
 8000fc4:	e004      	b.n	8000fd0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000fc6:	f001 f8c5 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fd2:	4a23      	ldr	r2, [pc, #140]	@ (8001060 <HAL_InitTick+0xe8>)
 8000fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd8:	0c9b      	lsrs	r3, r3, #18
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000fde:	4b21      	ldr	r3, [pc, #132]	@ (8001064 <HAL_InitTick+0xec>)
 8000fe0:	4a21      	ldr	r2, [pc, #132]	@ (8001068 <HAL_InitTick+0xf0>)
 8000fe2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8001064 <HAL_InitTick+0xec>)
 8000fe6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fea:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000fec:	4a1d      	ldr	r2, [pc, #116]	@ (8001064 <HAL_InitTick+0xec>)
 8000fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ff0:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000ff2:	4b1c      	ldr	r3, [pc, #112]	@ (8001064 <HAL_InitTick+0xec>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8001064 <HAL_InitTick+0xec>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ffe:	4b19      	ldr	r3, [pc, #100]	@ (8001064 <HAL_InitTick+0xec>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001004:	4817      	ldr	r0, [pc, #92]	@ (8001064 <HAL_InitTick+0xec>)
 8001006:	f001 f8ff 	bl	8002208 <HAL_TIM_Base_Init>
 800100a:	4603      	mov	r3, r0
 800100c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001010:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001014:	2b00      	cmp	r3, #0
 8001016:	d11b      	bne.n	8001050 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001018:	4812      	ldr	r0, [pc, #72]	@ (8001064 <HAL_InitTick+0xec>)
 800101a:	f001 f94f 	bl	80022bc <HAL_TIM_Base_Start_IT>
 800101e:	4603      	mov	r3, r0
 8001020:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001024:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001028:	2b00      	cmp	r3, #0
 800102a:	d111      	bne.n	8001050 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800102c:	2037      	movs	r0, #55	@ 0x37
 800102e:	f000 fa5d 	bl	80014ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b0f      	cmp	r3, #15
 8001036:	d808      	bhi.n	800104a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001038:	2200      	movs	r2, #0
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	2037      	movs	r0, #55	@ 0x37
 800103e:	f000 fa39 	bl	80014b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001042:	4a0a      	ldr	r2, [pc, #40]	@ (800106c <HAL_InitTick+0xf4>)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6013      	str	r3, [r2, #0]
 8001048:	e002      	b.n	8001050 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001050:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001054:	4618      	mov	r0, r3
 8001056:	3738      	adds	r7, #56	@ 0x38
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40023800 	.word	0x40023800
 8001060:	431bde83 	.word	0x431bde83
 8001064:	200000e0 	.word	0x200000e0
 8001068:	40001400 	.word	0x40001400
 800106c:	2000000c 	.word	0x2000000c

08001070 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <NMI_Handler+0x4>

08001078 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <HardFault_Handler+0x4>

08001080 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001084:	bf00      	nop
 8001086:	e7fd      	b.n	8001084 <MemManage_Handler+0x4>

08001088 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800108c:	bf00      	nop
 800108e:	e7fd      	b.n	800108c <BusFault_Handler+0x4>

08001090 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001094:	bf00      	nop
 8001096:	e7fd      	b.n	8001094 <UsageFault_Handler+0x4>

08001098 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
	...

080010a8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80010ac:	4802      	ldr	r0, [pc, #8]	@ (80010b8 <TIM7_IRQHandler+0x10>)
 80010ae:	f001 f975 	bl	800239c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200000e0 	.word	0x200000e0

080010bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return 1;
 80010c0:	2301      	movs	r3, #1
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <_kill>:

int _kill(int pid, int sig)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80010d6:	f005 f855 	bl	8006184 <__errno>
 80010da:	4603      	mov	r3, r0
 80010dc:	2216      	movs	r2, #22
 80010de:	601a      	str	r2, [r3, #0]
  return -1;
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <_exit>:

void _exit (int status)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80010f4:	f04f 31ff 	mov.w	r1, #4294967295
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f7ff ffe7 	bl	80010cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80010fe:	bf00      	nop
 8001100:	e7fd      	b.n	80010fe <_exit+0x12>

08001102 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b086      	sub	sp, #24
 8001106:	af00      	add	r7, sp, #0
 8001108:	60f8      	str	r0, [r7, #12]
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
 8001112:	e00a      	b.n	800112a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001114:	f3af 8000 	nop.w
 8001118:	4601      	mov	r1, r0
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	1c5a      	adds	r2, r3, #1
 800111e:	60ba      	str	r2, [r7, #8]
 8001120:	b2ca      	uxtb	r2, r1
 8001122:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	3301      	adds	r3, #1
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	429a      	cmp	r2, r3
 8001130:	dbf0      	blt.n	8001114 <_read+0x12>
  }

  return len;
 8001132:	687b      	ldr	r3, [r7, #4]
}
 8001134:	4618      	mov	r0, r3
 8001136:	3718      	adds	r7, #24
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]
 800114c:	e009      	b.n	8001162 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	1c5a      	adds	r2, r3, #1
 8001152:	60ba      	str	r2, [r7, #8]
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	4618      	mov	r0, r3
 8001158:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	3301      	adds	r3, #1
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	429a      	cmp	r2, r3
 8001168:	dbf1      	blt.n	800114e <_write+0x12>
  }
  return len;
 800116a:	687b      	ldr	r3, [r7, #4]
}
 800116c:	4618      	mov	r0, r3
 800116e:	3718      	adds	r7, #24
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <_close>:

int _close(int file)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800117c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001180:	4618      	mov	r0, r3
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr

0800118c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800119c:	605a      	str	r2, [r3, #4]
  return 0;
 800119e:	2300      	movs	r3, #0
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <_isatty>:

int _isatty(int file)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011b4:	2301      	movs	r3, #1
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b085      	sub	sp, #20
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	60f8      	str	r0, [r7, #12]
 80011ca:	60b9      	str	r1, [r7, #8]
 80011cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011ce:	2300      	movs	r3, #0
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3714      	adds	r7, #20
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e4:	4a14      	ldr	r2, [pc, #80]	@ (8001238 <_sbrk+0x5c>)
 80011e6:	4b15      	ldr	r3, [pc, #84]	@ (800123c <_sbrk+0x60>)
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f0:	4b13      	ldr	r3, [pc, #76]	@ (8001240 <_sbrk+0x64>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d102      	bne.n	80011fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f8:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <_sbrk+0x64>)
 80011fa:	4a12      	ldr	r2, [pc, #72]	@ (8001244 <_sbrk+0x68>)
 80011fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011fe:	4b10      	ldr	r3, [pc, #64]	@ (8001240 <_sbrk+0x64>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4413      	add	r3, r2
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	429a      	cmp	r2, r3
 800120a:	d207      	bcs.n	800121c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800120c:	f004 ffba 	bl	8006184 <__errno>
 8001210:	4603      	mov	r3, r0
 8001212:	220c      	movs	r2, #12
 8001214:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001216:	f04f 33ff 	mov.w	r3, #4294967295
 800121a:	e009      	b.n	8001230 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800121c:	4b08      	ldr	r3, [pc, #32]	@ (8001240 <_sbrk+0x64>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001222:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <_sbrk+0x64>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4413      	add	r3, r2
 800122a:	4a05      	ldr	r2, [pc, #20]	@ (8001240 <_sbrk+0x64>)
 800122c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800122e:	68fb      	ldr	r3, [r7, #12]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20020000 	.word	0x20020000
 800123c:	00000400 	.word	0x00000400
 8001240:	20000128 	.word	0x20000128
 8001244:	20013028 	.word	0x20013028

08001248 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800124c:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <SystemInit+0x20>)
 800124e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001252:	4a05      	ldr	r2, [pc, #20]	@ (8001268 <SystemInit+0x20>)
 8001254:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001258:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	e000ed00 	.word	0xe000ed00

0800126c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800126c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001270:	f7ff ffea 	bl	8001248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001274:	480c      	ldr	r0, [pc, #48]	@ (80012a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001276:	490d      	ldr	r1, [pc, #52]	@ (80012ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001278:	4a0d      	ldr	r2, [pc, #52]	@ (80012b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800127a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800127c:	e002      	b.n	8001284 <LoopCopyDataInit>

0800127e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001282:	3304      	adds	r3, #4

08001284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001288:	d3f9      	bcc.n	800127e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800128a:	4a0a      	ldr	r2, [pc, #40]	@ (80012b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800128c:	4c0a      	ldr	r4, [pc, #40]	@ (80012b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800128e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001290:	e001      	b.n	8001296 <LoopFillZerobss>

08001292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001294:	3204      	adds	r2, #4

08001296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001298:	d3fb      	bcc.n	8001292 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800129a:	f004 ff79 	bl	8006190 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800129e:	f7ff f9af 	bl	8000600 <main>
  bx  lr    
 80012a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80012a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012ac:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80012b0:	0800788c 	.word	0x0800788c
  ldr r2, =_sbss
 80012b4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80012b8:	20013024 	.word	0x20013024

080012bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012bc:	e7fe      	b.n	80012bc <ADC_IRQHandler>
	...

080012c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <HAL_Init+0x40>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001300 <HAL_Init+0x40>)
 80012ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <HAL_Init+0x40>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <HAL_Init+0x40>)
 80012d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012dc:	4b08      	ldr	r3, [pc, #32]	@ (8001300 <HAL_Init+0x40>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a07      	ldr	r2, [pc, #28]	@ (8001300 <HAL_Init+0x40>)
 80012e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e8:	2003      	movs	r0, #3
 80012ea:	f000 f8d8 	bl	800149e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ee:	2000      	movs	r0, #0
 80012f0:	f7ff fe42 	bl	8000f78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f4:	f7ff fdd0 	bl	8000e98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40023c00 	.word	0x40023c00

08001304 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001308:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <HAL_IncTick+0x20>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	461a      	mov	r2, r3
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <HAL_IncTick+0x24>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4413      	add	r3, r2
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <HAL_IncTick+0x24>)
 8001316:	6013      	str	r3, [r2, #0]
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	20000010 	.word	0x20000010
 8001328:	2000012c 	.word	0x2000012c

0800132c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return uwTick;
 8001330:	4b03      	ldr	r3, [pc, #12]	@ (8001340 <HAL_GetTick+0x14>)
 8001332:	681b      	ldr	r3, [r3, #0]
}
 8001334:	4618      	mov	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	2000012c 	.word	0x2000012c

08001344 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f003 0307 	and.w	r3, r3, #7
 8001352:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001354:	4b0c      	ldr	r3, [pc, #48]	@ (8001388 <__NVIC_SetPriorityGrouping+0x44>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001360:	4013      	ands	r3, r2
 8001362:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800136c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001370:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001374:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001376:	4a04      	ldr	r2, [pc, #16]	@ (8001388 <__NVIC_SetPriorityGrouping+0x44>)
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	60d3      	str	r3, [r2, #12]
}
 800137c:	bf00      	nop
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001390:	4b04      	ldr	r3, [pc, #16]	@ (80013a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	f003 0307 	and.w	r3, r3, #7
}
 800139a:	4618      	mov	r0, r3
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	db0b      	blt.n	80013d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	f003 021f 	and.w	r2, r3, #31
 80013c0:	4907      	ldr	r1, [pc, #28]	@ (80013e0 <__NVIC_EnableIRQ+0x38>)
 80013c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c6:	095b      	lsrs	r3, r3, #5
 80013c8:	2001      	movs	r0, #1
 80013ca:	fa00 f202 	lsl.w	r2, r0, r2
 80013ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	e000e100 	.word	0xe000e100

080013e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	6039      	str	r1, [r7, #0]
 80013ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	db0a      	blt.n	800140e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	b2da      	uxtb	r2, r3
 80013fc:	490c      	ldr	r1, [pc, #48]	@ (8001430 <__NVIC_SetPriority+0x4c>)
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	0112      	lsls	r2, r2, #4
 8001404:	b2d2      	uxtb	r2, r2
 8001406:	440b      	add	r3, r1
 8001408:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800140c:	e00a      	b.n	8001424 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	b2da      	uxtb	r2, r3
 8001412:	4908      	ldr	r1, [pc, #32]	@ (8001434 <__NVIC_SetPriority+0x50>)
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	f003 030f 	and.w	r3, r3, #15
 800141a:	3b04      	subs	r3, #4
 800141c:	0112      	lsls	r2, r2, #4
 800141e:	b2d2      	uxtb	r2, r2
 8001420:	440b      	add	r3, r1
 8001422:	761a      	strb	r2, [r3, #24]
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	e000e100 	.word	0xe000e100
 8001434:	e000ed00 	.word	0xe000ed00

08001438 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001438:	b480      	push	{r7}
 800143a:	b089      	sub	sp, #36	@ 0x24
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	f003 0307 	and.w	r3, r3, #7
 800144a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	f1c3 0307 	rsb	r3, r3, #7
 8001452:	2b04      	cmp	r3, #4
 8001454:	bf28      	it	cs
 8001456:	2304      	movcs	r3, #4
 8001458:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	3304      	adds	r3, #4
 800145e:	2b06      	cmp	r3, #6
 8001460:	d902      	bls.n	8001468 <NVIC_EncodePriority+0x30>
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	3b03      	subs	r3, #3
 8001466:	e000      	b.n	800146a <NVIC_EncodePriority+0x32>
 8001468:	2300      	movs	r3, #0
 800146a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800146c:	f04f 32ff 	mov.w	r2, #4294967295
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	43da      	mvns	r2, r3
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	401a      	ands	r2, r3
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001480:	f04f 31ff 	mov.w	r1, #4294967295
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	fa01 f303 	lsl.w	r3, r1, r3
 800148a:	43d9      	mvns	r1, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001490:	4313      	orrs	r3, r2
         );
}
 8001492:	4618      	mov	r0, r3
 8001494:	3724      	adds	r7, #36	@ 0x24
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff ff4c 	bl	8001344 <__NVIC_SetPriorityGrouping>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
 80014c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014c6:	f7ff ff61 	bl	800138c <__NVIC_GetPriorityGrouping>
 80014ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	68b9      	ldr	r1, [r7, #8]
 80014d0:	6978      	ldr	r0, [r7, #20]
 80014d2:	f7ff ffb1 	bl	8001438 <NVIC_EncodePriority>
 80014d6:	4602      	mov	r2, r0
 80014d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014dc:	4611      	mov	r1, r2
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff ff80 	bl	80013e4 <__NVIC_SetPriority>
}
 80014e4:	bf00      	nop
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff ff54 	bl	80013a8 <__NVIC_EnableIRQ>
}
 8001500:	bf00      	nop
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001508:	b480      	push	{r7}
 800150a:	b089      	sub	sp, #36	@ 0x24
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800151a:	2300      	movs	r3, #0
 800151c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800151e:	2300      	movs	r3, #0
 8001520:	61fb      	str	r3, [r7, #28]
 8001522:	e16b      	b.n	80017fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001524:	2201      	movs	r2, #1
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	4013      	ands	r3, r2
 8001536:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	429a      	cmp	r2, r3
 800153e:	f040 815a 	bne.w	80017f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	2b01      	cmp	r3, #1
 800154c:	d005      	beq.n	800155a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001556:	2b02      	cmp	r3, #2
 8001558:	d130      	bne.n	80015bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	2203      	movs	r2, #3
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4013      	ands	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	68da      	ldr	r2, [r3, #12]
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4313      	orrs	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001590:	2201      	movs	r2, #1
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	43db      	mvns	r3, r3
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	4013      	ands	r3, r2
 800159e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	091b      	lsrs	r3, r3, #4
 80015a6:	f003 0201 	and.w	r2, r3, #1
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 0303 	and.w	r3, r3, #3
 80015c4:	2b03      	cmp	r3, #3
 80015c6:	d017      	beq.n	80015f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	2203      	movs	r2, #3
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	69ba      	ldr	r2, [r7, #24]
 80015dc:	4013      	ands	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	689a      	ldr	r2, [r3, #8]
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d123      	bne.n	800164c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	08da      	lsrs	r2, r3, #3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3208      	adds	r2, #8
 800160c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001610:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	f003 0307 	and.w	r3, r3, #7
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	220f      	movs	r2, #15
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	43db      	mvns	r3, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	691a      	ldr	r2, [r3, #16]
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	08da      	lsrs	r2, r3, #3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	3208      	adds	r2, #8
 8001646:	69b9      	ldr	r1, [r7, #24]
 8001648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	2203      	movs	r2, #3
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	43db      	mvns	r3, r3
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	4013      	ands	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 0203 	and.w	r2, r3, #3
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001688:	2b00      	cmp	r3, #0
 800168a:	f000 80b4 	beq.w	80017f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b60      	ldr	r3, [pc, #384]	@ (8001814 <HAL_GPIO_Init+0x30c>)
 8001694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001696:	4a5f      	ldr	r2, [pc, #380]	@ (8001814 <HAL_GPIO_Init+0x30c>)
 8001698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800169c:	6453      	str	r3, [r2, #68]	@ 0x44
 800169e:	4b5d      	ldr	r3, [pc, #372]	@ (8001814 <HAL_GPIO_Init+0x30c>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016aa:	4a5b      	ldr	r2, [pc, #364]	@ (8001818 <HAL_GPIO_Init+0x310>)
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	089b      	lsrs	r3, r3, #2
 80016b0:	3302      	adds	r3, #2
 80016b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	f003 0303 	and.w	r3, r3, #3
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	220f      	movs	r2, #15
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	43db      	mvns	r3, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4013      	ands	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a52      	ldr	r2, [pc, #328]	@ (800181c <HAL_GPIO_Init+0x314>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d02b      	beq.n	800172e <HAL_GPIO_Init+0x226>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a51      	ldr	r2, [pc, #324]	@ (8001820 <HAL_GPIO_Init+0x318>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d025      	beq.n	800172a <HAL_GPIO_Init+0x222>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a50      	ldr	r2, [pc, #320]	@ (8001824 <HAL_GPIO_Init+0x31c>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d01f      	beq.n	8001726 <HAL_GPIO_Init+0x21e>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a4f      	ldr	r2, [pc, #316]	@ (8001828 <HAL_GPIO_Init+0x320>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d019      	beq.n	8001722 <HAL_GPIO_Init+0x21a>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a4e      	ldr	r2, [pc, #312]	@ (800182c <HAL_GPIO_Init+0x324>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d013      	beq.n	800171e <HAL_GPIO_Init+0x216>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a4d      	ldr	r2, [pc, #308]	@ (8001830 <HAL_GPIO_Init+0x328>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d00d      	beq.n	800171a <HAL_GPIO_Init+0x212>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a4c      	ldr	r2, [pc, #304]	@ (8001834 <HAL_GPIO_Init+0x32c>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d007      	beq.n	8001716 <HAL_GPIO_Init+0x20e>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a4b      	ldr	r2, [pc, #300]	@ (8001838 <HAL_GPIO_Init+0x330>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d101      	bne.n	8001712 <HAL_GPIO_Init+0x20a>
 800170e:	2307      	movs	r3, #7
 8001710:	e00e      	b.n	8001730 <HAL_GPIO_Init+0x228>
 8001712:	2308      	movs	r3, #8
 8001714:	e00c      	b.n	8001730 <HAL_GPIO_Init+0x228>
 8001716:	2306      	movs	r3, #6
 8001718:	e00a      	b.n	8001730 <HAL_GPIO_Init+0x228>
 800171a:	2305      	movs	r3, #5
 800171c:	e008      	b.n	8001730 <HAL_GPIO_Init+0x228>
 800171e:	2304      	movs	r3, #4
 8001720:	e006      	b.n	8001730 <HAL_GPIO_Init+0x228>
 8001722:	2303      	movs	r3, #3
 8001724:	e004      	b.n	8001730 <HAL_GPIO_Init+0x228>
 8001726:	2302      	movs	r3, #2
 8001728:	e002      	b.n	8001730 <HAL_GPIO_Init+0x228>
 800172a:	2301      	movs	r3, #1
 800172c:	e000      	b.n	8001730 <HAL_GPIO_Init+0x228>
 800172e:	2300      	movs	r3, #0
 8001730:	69fa      	ldr	r2, [r7, #28]
 8001732:	f002 0203 	and.w	r2, r2, #3
 8001736:	0092      	lsls	r2, r2, #2
 8001738:	4093      	lsls	r3, r2
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4313      	orrs	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001740:	4935      	ldr	r1, [pc, #212]	@ (8001818 <HAL_GPIO_Init+0x310>)
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	089b      	lsrs	r3, r3, #2
 8001746:	3302      	adds	r3, #2
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800174e:	4b3b      	ldr	r3, [pc, #236]	@ (800183c <HAL_GPIO_Init+0x334>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	43db      	mvns	r3, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4013      	ands	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d003      	beq.n	8001772 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	4313      	orrs	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001772:	4a32      	ldr	r2, [pc, #200]	@ (800183c <HAL_GPIO_Init+0x334>)
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001778:	4b30      	ldr	r3, [pc, #192]	@ (800183c <HAL_GPIO_Init+0x334>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	43db      	mvns	r3, r3
 8001782:	69ba      	ldr	r2, [r7, #24]
 8001784:	4013      	ands	r3, r2
 8001786:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d003      	beq.n	800179c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	4313      	orrs	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800179c:	4a27      	ldr	r2, [pc, #156]	@ (800183c <HAL_GPIO_Init+0x334>)
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017a2:	4b26      	ldr	r3, [pc, #152]	@ (800183c <HAL_GPIO_Init+0x334>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	43db      	mvns	r3, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4013      	ands	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d003      	beq.n	80017c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017c6:	4a1d      	ldr	r2, [pc, #116]	@ (800183c <HAL_GPIO_Init+0x334>)
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017cc:	4b1b      	ldr	r3, [pc, #108]	@ (800183c <HAL_GPIO_Init+0x334>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	43db      	mvns	r3, r3
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4013      	ands	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017f0:	4a12      	ldr	r2, [pc, #72]	@ (800183c <HAL_GPIO_Init+0x334>)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	3301      	adds	r3, #1
 80017fa:	61fb      	str	r3, [r7, #28]
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	2b0f      	cmp	r3, #15
 8001800:	f67f ae90 	bls.w	8001524 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3724      	adds	r7, #36	@ 0x24
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	40023800 	.word	0x40023800
 8001818:	40013800 	.word	0x40013800
 800181c:	40020000 	.word	0x40020000
 8001820:	40020400 	.word	0x40020400
 8001824:	40020800 	.word	0x40020800
 8001828:	40020c00 	.word	0x40020c00
 800182c:	40021000 	.word	0x40021000
 8001830:	40021400 	.word	0x40021400
 8001834:	40021800 	.word	0x40021800
 8001838:	40021c00 	.word	0x40021c00
 800183c:	40013c00 	.word	0x40013c00

08001840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	807b      	strh	r3, [r7, #2]
 800184c:	4613      	mov	r3, r2
 800184e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001850:	787b      	ldrb	r3, [r7, #1]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001856:	887a      	ldrh	r2, [r7, #2]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800185c:	e003      	b.n	8001866 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800185e:	887b      	ldrh	r3, [r7, #2]
 8001860:	041a      	lsls	r2, r3, #16
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	619a      	str	r2, [r3, #24]
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
	...

08001874 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e267      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	2b00      	cmp	r3, #0
 8001890:	d075      	beq.n	800197e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001892:	4b88      	ldr	r3, [pc, #544]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f003 030c 	and.w	r3, r3, #12
 800189a:	2b04      	cmp	r3, #4
 800189c:	d00c      	beq.n	80018b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800189e:	4b85      	ldr	r3, [pc, #532]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80018a6:	2b08      	cmp	r3, #8
 80018a8:	d112      	bne.n	80018d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018aa:	4b82      	ldr	r3, [pc, #520]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018b6:	d10b      	bne.n	80018d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018b8:	4b7e      	ldr	r3, [pc, #504]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d05b      	beq.n	800197c <HAL_RCC_OscConfig+0x108>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d157      	bne.n	800197c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e242      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018d8:	d106      	bne.n	80018e8 <HAL_RCC_OscConfig+0x74>
 80018da:	4b76      	ldr	r3, [pc, #472]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a75      	ldr	r2, [pc, #468]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	e01d      	b.n	8001924 <HAL_RCC_OscConfig+0xb0>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018f0:	d10c      	bne.n	800190c <HAL_RCC_OscConfig+0x98>
 80018f2:	4b70      	ldr	r3, [pc, #448]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a6f      	ldr	r2, [pc, #444]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	4b6d      	ldr	r3, [pc, #436]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a6c      	ldr	r2, [pc, #432]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001908:	6013      	str	r3, [r2, #0]
 800190a:	e00b      	b.n	8001924 <HAL_RCC_OscConfig+0xb0>
 800190c:	4b69      	ldr	r3, [pc, #420]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a68      	ldr	r2, [pc, #416]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001912:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	4b66      	ldr	r3, [pc, #408]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a65      	ldr	r2, [pc, #404]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 800191e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001922:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d013      	beq.n	8001954 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192c:	f7ff fcfe 	bl	800132c <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001932:	e008      	b.n	8001946 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001934:	f7ff fcfa 	bl	800132c <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b64      	cmp	r3, #100	@ 0x64
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e207      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001946:	4b5b      	ldr	r3, [pc, #364]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0f0      	beq.n	8001934 <HAL_RCC_OscConfig+0xc0>
 8001952:	e014      	b.n	800197e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001954:	f7ff fcea 	bl	800132c <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800195c:	f7ff fce6 	bl	800132c <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b64      	cmp	r3, #100	@ 0x64
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e1f3      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196e:	4b51      	ldr	r3, [pc, #324]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f0      	bne.n	800195c <HAL_RCC_OscConfig+0xe8>
 800197a:	e000      	b.n	800197e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800197c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d063      	beq.n	8001a52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800198a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f003 030c 	and.w	r3, r3, #12
 8001992:	2b00      	cmp	r3, #0
 8001994:	d00b      	beq.n	80019ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001996:	4b47      	ldr	r3, [pc, #284]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d11c      	bne.n	80019dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019a2:	4b44      	ldr	r3, [pc, #272]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d116      	bne.n	80019dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ae:	4b41      	ldr	r3, [pc, #260]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d005      	beq.n	80019c6 <HAL_RCC_OscConfig+0x152>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d001      	beq.n	80019c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e1c7      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019c6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	4937      	ldr	r1, [pc, #220]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80019d6:	4313      	orrs	r3, r2
 80019d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019da:	e03a      	b.n	8001a52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d020      	beq.n	8001a26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019e4:	4b34      	ldr	r3, [pc, #208]	@ (8001ab8 <HAL_RCC_OscConfig+0x244>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ea:	f7ff fc9f 	bl	800132c <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019f2:	f7ff fc9b 	bl	800132c <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e1a8      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a04:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f0      	beq.n	80019f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a10:	4b28      	ldr	r3, [pc, #160]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	4925      	ldr	r1, [pc, #148]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a20:	4313      	orrs	r3, r2
 8001a22:	600b      	str	r3, [r1, #0]
 8001a24:	e015      	b.n	8001a52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a26:	4b24      	ldr	r3, [pc, #144]	@ (8001ab8 <HAL_RCC_OscConfig+0x244>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2c:	f7ff fc7e 	bl	800132c <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a34:	f7ff fc7a 	bl	800132c <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e187      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a46:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1f0      	bne.n	8001a34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0308 	and.w	r3, r3, #8
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d036      	beq.n	8001acc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d016      	beq.n	8001a94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a66:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <HAL_RCC_OscConfig+0x248>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a6c:	f7ff fc5e 	bl	800132c <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a74:	f7ff fc5a 	bl	800132c <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e167      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a86:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d0f0      	beq.n	8001a74 <HAL_RCC_OscConfig+0x200>
 8001a92:	e01b      	b.n	8001acc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a94:	4b09      	ldr	r3, [pc, #36]	@ (8001abc <HAL_RCC_OscConfig+0x248>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a9a:	f7ff fc47 	bl	800132c <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa0:	e00e      	b.n	8001ac0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fc43 	bl	800132c <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d907      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e150      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	42470000 	.word	0x42470000
 8001abc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac0:	4b88      	ldr	r3, [pc, #544]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001ac2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1ea      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0304 	and.w	r3, r3, #4
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f000 8097 	beq.w	8001c08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ade:	4b81      	ldr	r3, [pc, #516]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d10f      	bne.n	8001b0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	4b7d      	ldr	r3, [pc, #500]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af2:	4a7c      	ldr	r2, [pc, #496]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001af4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001af8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001afa:	4b7a      	ldr	r3, [pc, #488]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b02:	60bb      	str	r3, [r7, #8]
 8001b04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b06:	2301      	movs	r3, #1
 8001b08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0a:	4b77      	ldr	r3, [pc, #476]	@ (8001ce8 <HAL_RCC_OscConfig+0x474>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d118      	bne.n	8001b48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b16:	4b74      	ldr	r3, [pc, #464]	@ (8001ce8 <HAL_RCC_OscConfig+0x474>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a73      	ldr	r2, [pc, #460]	@ (8001ce8 <HAL_RCC_OscConfig+0x474>)
 8001b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b22:	f7ff fc03 	bl	800132c <HAL_GetTick>
 8001b26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b2a:	f7ff fbff 	bl	800132c <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e10c      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b3c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ce8 <HAL_RCC_OscConfig+0x474>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d0f0      	beq.n	8001b2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d106      	bne.n	8001b5e <HAL_RCC_OscConfig+0x2ea>
 8001b50:	4b64      	ldr	r3, [pc, #400]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b54:	4a63      	ldr	r2, [pc, #396]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b5c:	e01c      	b.n	8001b98 <HAL_RCC_OscConfig+0x324>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	2b05      	cmp	r3, #5
 8001b64:	d10c      	bne.n	8001b80 <HAL_RCC_OscConfig+0x30c>
 8001b66:	4b5f      	ldr	r3, [pc, #380]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b6a:	4a5e      	ldr	r2, [pc, #376]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b6c:	f043 0304 	orr.w	r3, r3, #4
 8001b70:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b72:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b76:	4a5b      	ldr	r2, [pc, #364]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b7e:	e00b      	b.n	8001b98 <HAL_RCC_OscConfig+0x324>
 8001b80:	4b58      	ldr	r3, [pc, #352]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b84:	4a57      	ldr	r2, [pc, #348]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b86:	f023 0301 	bic.w	r3, r3, #1
 8001b8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b8c:	4b55      	ldr	r3, [pc, #340]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b90:	4a54      	ldr	r2, [pc, #336]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b92:	f023 0304 	bic.w	r3, r3, #4
 8001b96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d015      	beq.n	8001bcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba0:	f7ff fbc4 	bl	800132c <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba6:	e00a      	b.n	8001bbe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba8:	f7ff fbc0 	bl	800132c <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e0cb      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bbe:	4b49      	ldr	r3, [pc, #292]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001bc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d0ee      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x334>
 8001bca:	e014      	b.n	8001bf6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bcc:	f7ff fbae 	bl	800132c <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd2:	e00a      	b.n	8001bea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bd4:	f7ff fbaa 	bl	800132c <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e0b5      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1ee      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bf6:	7dfb      	ldrb	r3, [r7, #23]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d105      	bne.n	8001c08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bfc:	4b39      	ldr	r3, [pc, #228]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	4a38      	ldr	r2, [pc, #224]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f000 80a1 	beq.w	8001d54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c12:	4b34      	ldr	r3, [pc, #208]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 030c 	and.w	r3, r3, #12
 8001c1a:	2b08      	cmp	r3, #8
 8001c1c:	d05c      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d141      	bne.n	8001caa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c26:	4b31      	ldr	r3, [pc, #196]	@ (8001cec <HAL_RCC_OscConfig+0x478>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2c:	f7ff fb7e 	bl	800132c <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c34:	f7ff fb7a 	bl	800132c <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e087      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c46:	4b27      	ldr	r3, [pc, #156]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d1f0      	bne.n	8001c34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69da      	ldr	r2, [r3, #28]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c60:	019b      	lsls	r3, r3, #6
 8001c62:	431a      	orrs	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c68:	085b      	lsrs	r3, r3, #1
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	041b      	lsls	r3, r3, #16
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c74:	061b      	lsls	r3, r3, #24
 8001c76:	491b      	ldr	r1, [pc, #108]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cec <HAL_RCC_OscConfig+0x478>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c82:	f7ff fb53 	bl	800132c <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c8a:	f7ff fb4f 	bl	800132c <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e05c      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCC_OscConfig+0x416>
 8001ca8:	e054      	b.n	8001d54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001caa:	4b10      	ldr	r3, [pc, #64]	@ (8001cec <HAL_RCC_OscConfig+0x478>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb0:	f7ff fb3c 	bl	800132c <HAL_GetTick>
 8001cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb8:	f7ff fb38 	bl	800132c <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e045      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cca:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f0      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x444>
 8001cd6:	e03d      	b.n	8001d54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d107      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e038      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40007000 	.word	0x40007000
 8001cec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d60 <HAL_RCC_OscConfig+0x4ec>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d028      	beq.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d121      	bne.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d11a      	bne.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001d20:	4013      	ands	r3, r2
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d111      	bne.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d36:	085b      	lsrs	r3, r3, #1
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d107      	bne.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d001      	beq.n	8001d54 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e000      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3718      	adds	r7, #24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800

08001d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d101      	bne.n	8001d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e0cc      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d78:	4b68      	ldr	r3, [pc, #416]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d90c      	bls.n	8001da0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d86:	4b65      	ldr	r3, [pc, #404]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d8e:	4b63      	ldr	r3, [pc, #396]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d001      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e0b8      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d020      	beq.n	8001dee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001db8:	4b59      	ldr	r3, [pc, #356]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	4a58      	ldr	r2, [pc, #352]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001dc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d005      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dd0:	4b53      	ldr	r3, [pc, #332]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	4a52      	ldr	r2, [pc, #328]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001dda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ddc:	4b50      	ldr	r3, [pc, #320]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	494d      	ldr	r1, [pc, #308]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d044      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d107      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e02:	4b47      	ldr	r3, [pc, #284]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d119      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e07f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d003      	beq.n	8001e22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d107      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e22:	4b3f      	ldr	r3, [pc, #252]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d109      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e06f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e32:	4b3b      	ldr	r3, [pc, #236]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e067      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e42:	4b37      	ldr	r3, [pc, #220]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f023 0203 	bic.w	r2, r3, #3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	4934      	ldr	r1, [pc, #208]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e54:	f7ff fa6a 	bl	800132c <HAL_GetTick>
 8001e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5a:	e00a      	b.n	8001e72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e5c:	f7ff fa66 	bl	800132c <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e04f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e72:	4b2b      	ldr	r3, [pc, #172]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 020c 	and.w	r2, r3, #12
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d1eb      	bne.n	8001e5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e84:	4b25      	ldr	r3, [pc, #148]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d20c      	bcs.n	8001eac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e92:	4b22      	ldr	r3, [pc, #136]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9a:	4b20      	ldr	r3, [pc, #128]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d001      	beq.n	8001eac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e032      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d008      	beq.n	8001eca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eb8:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	4916      	ldr	r1, [pc, #88]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0308 	and.w	r3, r3, #8
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d009      	beq.n	8001eea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ed6:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	490e      	ldr	r1, [pc, #56]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001eea:	f000 f821 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	091b      	lsrs	r3, r3, #4
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	490a      	ldr	r1, [pc, #40]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	5ccb      	ldrb	r3, [r1, r3]
 8001efe:	fa22 f303 	lsr.w	r3, r2, r3
 8001f02:	4a09      	ldr	r2, [pc, #36]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff f834 	bl	8000f78 <HAL_InitTick>

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40023c00 	.word	0x40023c00
 8001f20:	40023800 	.word	0x40023800
 8001f24:	08007784 	.word	0x08007784
 8001f28:	20000008 	.word	0x20000008
 8001f2c:	2000000c 	.word	0x2000000c

08001f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f34:	b094      	sub	sp, #80	@ 0x50
 8001f36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001f44:	2300      	movs	r3, #0
 8001f46:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f48:	4b79      	ldr	r3, [pc, #484]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f003 030c 	and.w	r3, r3, #12
 8001f50:	2b08      	cmp	r3, #8
 8001f52:	d00d      	beq.n	8001f70 <HAL_RCC_GetSysClockFreq+0x40>
 8001f54:	2b08      	cmp	r3, #8
 8001f56:	f200 80e1 	bhi.w	800211c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d002      	beq.n	8001f64 <HAL_RCC_GetSysClockFreq+0x34>
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	d003      	beq.n	8001f6a <HAL_RCC_GetSysClockFreq+0x3a>
 8001f62:	e0db      	b.n	800211c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f64:	4b73      	ldr	r3, [pc, #460]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x204>)
 8001f66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f68:	e0db      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f6a:	4b73      	ldr	r3, [pc, #460]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x208>)
 8001f6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f6e:	e0d8      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f70:	4b6f      	ldr	r3, [pc, #444]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f78:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d063      	beq.n	800204e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f86:	4b6a      	ldr	r3, [pc, #424]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	099b      	lsrs	r3, r3, #6
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f98:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001fa2:	4622      	mov	r2, r4
 8001fa4:	462b      	mov	r3, r5
 8001fa6:	f04f 0000 	mov.w	r0, #0
 8001faa:	f04f 0100 	mov.w	r1, #0
 8001fae:	0159      	lsls	r1, r3, #5
 8001fb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fb4:	0150      	lsls	r0, r2, #5
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4621      	mov	r1, r4
 8001fbc:	1a51      	subs	r1, r2, r1
 8001fbe:	6139      	str	r1, [r7, #16]
 8001fc0:	4629      	mov	r1, r5
 8001fc2:	eb63 0301 	sbc.w	r3, r3, r1
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	f04f 0200 	mov.w	r2, #0
 8001fcc:	f04f 0300 	mov.w	r3, #0
 8001fd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001fd4:	4659      	mov	r1, fp
 8001fd6:	018b      	lsls	r3, r1, #6
 8001fd8:	4651      	mov	r1, sl
 8001fda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fde:	4651      	mov	r1, sl
 8001fe0:	018a      	lsls	r2, r1, #6
 8001fe2:	4651      	mov	r1, sl
 8001fe4:	ebb2 0801 	subs.w	r8, r2, r1
 8001fe8:	4659      	mov	r1, fp
 8001fea:	eb63 0901 	sbc.w	r9, r3, r1
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	f04f 0300 	mov.w	r3, #0
 8001ff6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ffa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ffe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002002:	4690      	mov	r8, r2
 8002004:	4699      	mov	r9, r3
 8002006:	4623      	mov	r3, r4
 8002008:	eb18 0303 	adds.w	r3, r8, r3
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	462b      	mov	r3, r5
 8002010:	eb49 0303 	adc.w	r3, r9, r3
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	f04f 0300 	mov.w	r3, #0
 800201e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002022:	4629      	mov	r1, r5
 8002024:	024b      	lsls	r3, r1, #9
 8002026:	4621      	mov	r1, r4
 8002028:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800202c:	4621      	mov	r1, r4
 800202e:	024a      	lsls	r2, r1, #9
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002036:	2200      	movs	r2, #0
 8002038:	62bb      	str	r3, [r7, #40]	@ 0x28
 800203a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800203c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002040:	f7fe f92e 	bl	80002a0 <__aeabi_uldivmod>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4613      	mov	r3, r2
 800204a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800204c:	e058      	b.n	8002100 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800204e:	4b38      	ldr	r3, [pc, #224]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	099b      	lsrs	r3, r3, #6
 8002054:	2200      	movs	r2, #0
 8002056:	4618      	mov	r0, r3
 8002058:	4611      	mov	r1, r2
 800205a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800205e:	623b      	str	r3, [r7, #32]
 8002060:	2300      	movs	r3, #0
 8002062:	627b      	str	r3, [r7, #36]	@ 0x24
 8002064:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002068:	4642      	mov	r2, r8
 800206a:	464b      	mov	r3, r9
 800206c:	f04f 0000 	mov.w	r0, #0
 8002070:	f04f 0100 	mov.w	r1, #0
 8002074:	0159      	lsls	r1, r3, #5
 8002076:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800207a:	0150      	lsls	r0, r2, #5
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4641      	mov	r1, r8
 8002082:	ebb2 0a01 	subs.w	sl, r2, r1
 8002086:	4649      	mov	r1, r9
 8002088:	eb63 0b01 	sbc.w	fp, r3, r1
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	f04f 0300 	mov.w	r3, #0
 8002094:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002098:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800209c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80020a0:	ebb2 040a 	subs.w	r4, r2, sl
 80020a4:	eb63 050b 	sbc.w	r5, r3, fp
 80020a8:	f04f 0200 	mov.w	r2, #0
 80020ac:	f04f 0300 	mov.w	r3, #0
 80020b0:	00eb      	lsls	r3, r5, #3
 80020b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020b6:	00e2      	lsls	r2, r4, #3
 80020b8:	4614      	mov	r4, r2
 80020ba:	461d      	mov	r5, r3
 80020bc:	4643      	mov	r3, r8
 80020be:	18e3      	adds	r3, r4, r3
 80020c0:	603b      	str	r3, [r7, #0]
 80020c2:	464b      	mov	r3, r9
 80020c4:	eb45 0303 	adc.w	r3, r5, r3
 80020c8:	607b      	str	r3, [r7, #4]
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	f04f 0300 	mov.w	r3, #0
 80020d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020d6:	4629      	mov	r1, r5
 80020d8:	028b      	lsls	r3, r1, #10
 80020da:	4621      	mov	r1, r4
 80020dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020e0:	4621      	mov	r1, r4
 80020e2:	028a      	lsls	r2, r1, #10
 80020e4:	4610      	mov	r0, r2
 80020e6:	4619      	mov	r1, r3
 80020e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020ea:	2200      	movs	r2, #0
 80020ec:	61bb      	str	r3, [r7, #24]
 80020ee:	61fa      	str	r2, [r7, #28]
 80020f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020f4:	f7fe f8d4 	bl	80002a0 <__aeabi_uldivmod>
 80020f8:	4602      	mov	r2, r0
 80020fa:	460b      	mov	r3, r1
 80020fc:	4613      	mov	r3, r2
 80020fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002100:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	0c1b      	lsrs	r3, r3, #16
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	3301      	adds	r3, #1
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002110:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002114:	fbb2 f3f3 	udiv	r3, r2, r3
 8002118:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800211a:	e002      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800211c:	4b05      	ldr	r3, [pc, #20]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x204>)
 800211e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002120:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002122:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002124:	4618      	mov	r0, r3
 8002126:	3750      	adds	r7, #80	@ 0x50
 8002128:	46bd      	mov	sp, r7
 800212a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800212e:	bf00      	nop
 8002130:	40023800 	.word	0x40023800
 8002134:	00f42400 	.word	0x00f42400
 8002138:	007a1200 	.word	0x007a1200

0800213c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002140:	4b03      	ldr	r3, [pc, #12]	@ (8002150 <HAL_RCC_GetHCLKFreq+0x14>)
 8002142:	681b      	ldr	r3, [r3, #0]
}
 8002144:	4618      	mov	r0, r3
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	20000008 	.word	0x20000008

08002154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002158:	f7ff fff0 	bl	800213c <HAL_RCC_GetHCLKFreq>
 800215c:	4602      	mov	r2, r0
 800215e:	4b05      	ldr	r3, [pc, #20]	@ (8002174 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	0a9b      	lsrs	r3, r3, #10
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	4903      	ldr	r1, [pc, #12]	@ (8002178 <HAL_RCC_GetPCLK1Freq+0x24>)
 800216a:	5ccb      	ldrb	r3, [r1, r3]
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002170:	4618      	mov	r0, r3
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40023800 	.word	0x40023800
 8002178:	08007794 	.word	0x08007794

0800217c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002180:	f7ff ffdc 	bl	800213c <HAL_RCC_GetHCLKFreq>
 8002184:	4602      	mov	r2, r0
 8002186:	4b05      	ldr	r3, [pc, #20]	@ (800219c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	0b5b      	lsrs	r3, r3, #13
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	4903      	ldr	r1, [pc, #12]	@ (80021a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002192:	5ccb      	ldrb	r3, [r1, r3]
 8002194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002198:	4618      	mov	r0, r3
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40023800 	.word	0x40023800
 80021a0:	08007794 	.word	0x08007794

080021a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	220f      	movs	r2, #15
 80021b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021b4:	4b12      	ldr	r3, [pc, #72]	@ (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f003 0203 	and.w	r2, r3, #3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80021c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80021cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80021d8:	4b09      	ldr	r3, [pc, #36]	@ (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	08db      	lsrs	r3, r3, #3
 80021de:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80021e6:	4b07      	ldr	r3, [pc, #28]	@ (8002204 <HAL_RCC_GetClockConfig+0x60>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0207 	and.w	r2, r3, #7
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	601a      	str	r2, [r3, #0]
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40023800 	.word	0x40023800
 8002204:	40023c00 	.word	0x40023c00

08002208 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e041      	b.n	800229e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d106      	bne.n	8002234 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 f839 	bl	80022a6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2202      	movs	r2, #2
 8002238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3304      	adds	r3, #4
 8002244:	4619      	mov	r1, r3
 8002246:	4610      	mov	r0, r2
 8002248:	f000 f9c0 	bl	80025cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80022a6:	b480      	push	{r7}
 80022a8:	b083      	sub	sp, #12
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
	...

080022bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d001      	beq.n	80022d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e04e      	b.n	8002372 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f042 0201 	orr.w	r2, r2, #1
 80022ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a23      	ldr	r2, [pc, #140]	@ (8002380 <HAL_TIM_Base_Start_IT+0xc4>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d022      	beq.n	800233c <HAL_TIM_Base_Start_IT+0x80>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022fe:	d01d      	beq.n	800233c <HAL_TIM_Base_Start_IT+0x80>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a1f      	ldr	r2, [pc, #124]	@ (8002384 <HAL_TIM_Base_Start_IT+0xc8>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d018      	beq.n	800233c <HAL_TIM_Base_Start_IT+0x80>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a1e      	ldr	r2, [pc, #120]	@ (8002388 <HAL_TIM_Base_Start_IT+0xcc>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d013      	beq.n	800233c <HAL_TIM_Base_Start_IT+0x80>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a1c      	ldr	r2, [pc, #112]	@ (800238c <HAL_TIM_Base_Start_IT+0xd0>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d00e      	beq.n	800233c <HAL_TIM_Base_Start_IT+0x80>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a1b      	ldr	r2, [pc, #108]	@ (8002390 <HAL_TIM_Base_Start_IT+0xd4>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d009      	beq.n	800233c <HAL_TIM_Base_Start_IT+0x80>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a19      	ldr	r2, [pc, #100]	@ (8002394 <HAL_TIM_Base_Start_IT+0xd8>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d004      	beq.n	800233c <HAL_TIM_Base_Start_IT+0x80>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a18      	ldr	r2, [pc, #96]	@ (8002398 <HAL_TIM_Base_Start_IT+0xdc>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d111      	bne.n	8002360 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2b06      	cmp	r3, #6
 800234c:	d010      	beq.n	8002370 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f042 0201 	orr.w	r2, r2, #1
 800235c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800235e:	e007      	b.n	8002370 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 0201 	orr.w	r2, r2, #1
 800236e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3714      	adds	r7, #20
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	40010000 	.word	0x40010000
 8002384:	40000400 	.word	0x40000400
 8002388:	40000800 	.word	0x40000800
 800238c:	40000c00 	.word	0x40000c00
 8002390:	40010400 	.word	0x40010400
 8002394:	40014000 	.word	0x40014000
 8002398:	40001800 	.word	0x40001800

0800239c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d020      	beq.n	8002400 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d01b      	beq.n	8002400 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f06f 0202 	mvn.w	r2, #2
 80023d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	f003 0303 	and.w	r3, r3, #3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d003      	beq.n	80023ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 f8d2 	bl	8002590 <HAL_TIM_IC_CaptureCallback>
 80023ec:	e005      	b.n	80023fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 f8c4 	bl	800257c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f000 f8d5 	bl	80025a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	f003 0304 	and.w	r3, r3, #4
 8002406:	2b00      	cmp	r3, #0
 8002408:	d020      	beq.n	800244c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	d01b      	beq.n	800244c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f06f 0204 	mvn.w	r2, #4
 800241c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2202      	movs	r2, #2
 8002422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f000 f8ac 	bl	8002590 <HAL_TIM_IC_CaptureCallback>
 8002438:	e005      	b.n	8002446 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 f89e 	bl	800257c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f000 f8af 	bl	80025a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d020      	beq.n	8002498 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f003 0308 	and.w	r3, r3, #8
 800245c:	2b00      	cmp	r3, #0
 800245e:	d01b      	beq.n	8002498 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f06f 0208 	mvn.w	r2, #8
 8002468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2204      	movs	r2, #4
 800246e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	f003 0303 	and.w	r3, r3, #3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f886 	bl	8002590 <HAL_TIM_IC_CaptureCallback>
 8002484:	e005      	b.n	8002492 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f878 	bl	800257c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f000 f889 	bl	80025a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	f003 0310 	and.w	r3, r3, #16
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d020      	beq.n	80024e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f003 0310 	and.w	r3, r3, #16
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d01b      	beq.n	80024e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f06f 0210 	mvn.w	r2, #16
 80024b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2208      	movs	r2, #8
 80024ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f860 	bl	8002590 <HAL_TIM_IC_CaptureCallback>
 80024d0:	e005      	b.n	80024de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f852 	bl	800257c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f000 f863 	bl	80025a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00c      	beq.n	8002508 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d007      	beq.n	8002508 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f06f 0201 	mvn.w	r2, #1
 8002500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7fe fa9a 	bl	8000a3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800250e:	2b00      	cmp	r3, #0
 8002510:	d00c      	beq.n	800252c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002518:	2b00      	cmp	r3, #0
 800251a:	d007      	beq.n	800252c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f900 	bl	800272c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00c      	beq.n	8002550 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800253c:	2b00      	cmp	r3, #0
 800253e:	d007      	beq.n	8002550 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 f834 	bl	80025b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	f003 0320 	and.w	r3, r3, #32
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00c      	beq.n	8002574 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f003 0320 	and.w	r3, r3, #32
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f06f 0220 	mvn.w	r2, #32
 800256c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f000 f8d2 	bl	8002718 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002574:	bf00      	nop
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a43      	ldr	r2, [pc, #268]	@ (80026ec <TIM_Base_SetConfig+0x120>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d013      	beq.n	800260c <TIM_Base_SetConfig+0x40>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025ea:	d00f      	beq.n	800260c <TIM_Base_SetConfig+0x40>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a40      	ldr	r2, [pc, #256]	@ (80026f0 <TIM_Base_SetConfig+0x124>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d00b      	beq.n	800260c <TIM_Base_SetConfig+0x40>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a3f      	ldr	r2, [pc, #252]	@ (80026f4 <TIM_Base_SetConfig+0x128>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d007      	beq.n	800260c <TIM_Base_SetConfig+0x40>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a3e      	ldr	r2, [pc, #248]	@ (80026f8 <TIM_Base_SetConfig+0x12c>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d003      	beq.n	800260c <TIM_Base_SetConfig+0x40>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a3d      	ldr	r2, [pc, #244]	@ (80026fc <TIM_Base_SetConfig+0x130>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d108      	bne.n	800261e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002612:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	4313      	orrs	r3, r2
 800261c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a32      	ldr	r2, [pc, #200]	@ (80026ec <TIM_Base_SetConfig+0x120>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d02b      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800262c:	d027      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a2f      	ldr	r2, [pc, #188]	@ (80026f0 <TIM_Base_SetConfig+0x124>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d023      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a2e      	ldr	r2, [pc, #184]	@ (80026f4 <TIM_Base_SetConfig+0x128>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d01f      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a2d      	ldr	r2, [pc, #180]	@ (80026f8 <TIM_Base_SetConfig+0x12c>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d01b      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a2c      	ldr	r2, [pc, #176]	@ (80026fc <TIM_Base_SetConfig+0x130>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d017      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a2b      	ldr	r2, [pc, #172]	@ (8002700 <TIM_Base_SetConfig+0x134>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d013      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a2a      	ldr	r2, [pc, #168]	@ (8002704 <TIM_Base_SetConfig+0x138>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d00f      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a29      	ldr	r2, [pc, #164]	@ (8002708 <TIM_Base_SetConfig+0x13c>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d00b      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a28      	ldr	r2, [pc, #160]	@ (800270c <TIM_Base_SetConfig+0x140>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d007      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a27      	ldr	r2, [pc, #156]	@ (8002710 <TIM_Base_SetConfig+0x144>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d003      	beq.n	800267e <TIM_Base_SetConfig+0xb2>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4a26      	ldr	r2, [pc, #152]	@ (8002714 <TIM_Base_SetConfig+0x148>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d108      	bne.n	8002690 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002684:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	68fa      	ldr	r2, [r7, #12]
 800268c:	4313      	orrs	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	4313      	orrs	r3, r2
 800269c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	689a      	ldr	r2, [r3, #8]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a0e      	ldr	r2, [pc, #56]	@ (80026ec <TIM_Base_SetConfig+0x120>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d003      	beq.n	80026be <TIM_Base_SetConfig+0xf2>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a10      	ldr	r2, [pc, #64]	@ (80026fc <TIM_Base_SetConfig+0x130>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d103      	bne.n	80026c6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	691a      	ldr	r2, [r3, #16]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f043 0204 	orr.w	r2, r3, #4
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	601a      	str	r2, [r3, #0]
}
 80026de:	bf00      	nop
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40010000 	.word	0x40010000
 80026f0:	40000400 	.word	0x40000400
 80026f4:	40000800 	.word	0x40000800
 80026f8:	40000c00 	.word	0x40000c00
 80026fc:	40010400 	.word	0x40010400
 8002700:	40014000 	.word	0x40014000
 8002704:	40014400 	.word	0x40014400
 8002708:	40014800 	.word	0x40014800
 800270c:	40001800 	.word	0x40001800
 8002710:	40001c00 	.word	0x40001c00
 8002714:	40002000 	.word	0x40002000

08002718 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e042      	b.n	80027d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d106      	bne.n	800276c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7fe fbbe 	bl	8000ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2224      	movs	r2, #36	@ 0x24
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68da      	ldr	r2, [r3, #12]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002782:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f000 fa09 	bl	8002b9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	691a      	ldr	r2, [r3, #16]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002798:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	695a      	ldr	r2, [r3, #20]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68da      	ldr	r2, [r3, #12]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80027b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2220      	movs	r2, #32
 80027c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2220      	movs	r2, #32
 80027cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b08a      	sub	sp, #40	@ 0x28
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	603b      	str	r3, [r7, #0]
 80027ec:	4613      	mov	r3, r2
 80027ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027f0:	2300      	movs	r3, #0
 80027f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b20      	cmp	r3, #32
 80027fe:	d175      	bne.n	80028ec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d002      	beq.n	800280c <HAL_UART_Transmit+0x2c>
 8002806:	88fb      	ldrh	r3, [r7, #6]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d101      	bne.n	8002810 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e06e      	b.n	80028ee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2200      	movs	r2, #0
 8002814:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2221      	movs	r2, #33	@ 0x21
 800281a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800281e:	f7fe fd85 	bl	800132c <HAL_GetTick>
 8002822:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	88fa      	ldrh	r2, [r7, #6]
 8002828:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	88fa      	ldrh	r2, [r7, #6]
 800282e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002838:	d108      	bne.n	800284c <HAL_UART_Transmit+0x6c>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d104      	bne.n	800284c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	61bb      	str	r3, [r7, #24]
 800284a:	e003      	b.n	8002854 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002850:	2300      	movs	r3, #0
 8002852:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002854:	e02e      	b.n	80028b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	9300      	str	r3, [sp, #0]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2200      	movs	r2, #0
 800285e:	2180      	movs	r1, #128	@ 0x80
 8002860:	68f8      	ldr	r0, [r7, #12]
 8002862:	f000 f8df 	bl	8002a24 <UART_WaitOnFlagUntilTimeout>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d005      	beq.n	8002878 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2220      	movs	r2, #32
 8002870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e03a      	b.n	80028ee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10b      	bne.n	8002896 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	881b      	ldrh	r3, [r3, #0]
 8002882:	461a      	mov	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800288c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	3302      	adds	r3, #2
 8002892:	61bb      	str	r3, [r7, #24]
 8002894:	e007      	b.n	80028a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	781a      	ldrb	r2, [r3, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	3301      	adds	r3, #1
 80028a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	3b01      	subs	r3, #1
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1cb      	bne.n	8002856 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	2200      	movs	r2, #0
 80028c6:	2140      	movs	r1, #64	@ 0x40
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 f8ab 	bl	8002a24 <UART_WaitOnFlagUntilTimeout>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d005      	beq.n	80028e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2220      	movs	r2, #32
 80028d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e006      	b.n	80028ee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2220      	movs	r2, #32
 80028e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80028e8:	2300      	movs	r3, #0
 80028ea:	e000      	b.n	80028ee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80028ec:	2302      	movs	r3, #2
  }
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3720      	adds	r7, #32
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b08a      	sub	sp, #40	@ 0x28
 80028fa:	af02      	add	r7, sp, #8
 80028fc:	60f8      	str	r0, [r7, #12]
 80028fe:	60b9      	str	r1, [r7, #8]
 8002900:	603b      	str	r3, [r7, #0]
 8002902:	4613      	mov	r3, r2
 8002904:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002906:	2300      	movs	r3, #0
 8002908:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b20      	cmp	r3, #32
 8002914:	f040 8081 	bne.w	8002a1a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d002      	beq.n	8002924 <HAL_UART_Receive+0x2e>
 800291e:	88fb      	ldrh	r3, [r7, #6]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e079      	b.n	8002a1c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2222      	movs	r2, #34	@ 0x22
 8002932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800293c:	f7fe fcf6 	bl	800132c <HAL_GetTick>
 8002940:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	88fa      	ldrh	r2, [r7, #6]
 8002946:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	88fa      	ldrh	r2, [r7, #6]
 800294c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002956:	d108      	bne.n	800296a <HAL_UART_Receive+0x74>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	691b      	ldr	r3, [r3, #16]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d104      	bne.n	800296a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002960:	2300      	movs	r3, #0
 8002962:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	61bb      	str	r3, [r7, #24]
 8002968:	e003      	b.n	8002972 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800296e:	2300      	movs	r3, #0
 8002970:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002972:	e047      	b.n	8002a04 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	2200      	movs	r2, #0
 800297c:	2120      	movs	r1, #32
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f000 f850 	bl	8002a24 <UART_WaitOnFlagUntilTimeout>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d005      	beq.n	8002996 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2220      	movs	r2, #32
 800298e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e042      	b.n	8002a1c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10c      	bne.n	80029b6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	3302      	adds	r3, #2
 80029b2:	61bb      	str	r3, [r7, #24]
 80029b4:	e01f      	b.n	80029f6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029be:	d007      	beq.n	80029d0 <HAL_UART_Receive+0xda>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10a      	bne.n	80029de <HAL_UART_Receive+0xe8>
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d106      	bne.n	80029de <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	b2da      	uxtb	r2, r3
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	701a      	strb	r2, [r3, #0]
 80029dc:	e008      	b.n	80029f0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029ea:	b2da      	uxtb	r2, r3
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	3301      	adds	r3, #1
 80029f4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	3b01      	subs	r3, #1
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1b2      	bne.n	8002974 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2220      	movs	r2, #32
 8002a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002a16:	2300      	movs	r3, #0
 8002a18:	e000      	b.n	8002a1c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002a1a:	2302      	movs	r3, #2
  }
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3720      	adds	r7, #32
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	4613      	mov	r3, r2
 8002a32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a34:	e03b      	b.n	8002aae <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a36:	6a3b      	ldr	r3, [r7, #32]
 8002a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a3c:	d037      	beq.n	8002aae <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a3e:	f7fe fc75 	bl	800132c <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	6a3a      	ldr	r2, [r7, #32]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d302      	bcc.n	8002a54 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e03a      	b.n	8002ace <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d023      	beq.n	8002aae <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	2b80      	cmp	r3, #128	@ 0x80
 8002a6a:	d020      	beq.n	8002aae <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2b40      	cmp	r3, #64	@ 0x40
 8002a70:	d01d      	beq.n	8002aae <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0308 	and.w	r3, r3, #8
 8002a7c:	2b08      	cmp	r3, #8
 8002a7e:	d116      	bne.n	8002aae <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	617b      	str	r3, [r7, #20]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	617b      	str	r3, [r7, #20]
 8002a94:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f000 f81d 	bl	8002ad6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2208      	movs	r2, #8
 8002aa0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e00f      	b.n	8002ace <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	68ba      	ldr	r2, [r7, #8]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	bf0c      	ite	eq
 8002abe:	2301      	moveq	r3, #1
 8002ac0:	2300      	movne	r3, #0
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d0b4      	beq.n	8002a36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3718      	adds	r7, #24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b095      	sub	sp, #84	@ 0x54
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	330c      	adds	r3, #12
 8002ae4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ae8:	e853 3f00 	ldrex	r3, [r3]
 8002aec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002af4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	330c      	adds	r3, #12
 8002afc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002afe:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b02:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b06:	e841 2300 	strex	r3, r2, [r1]
 8002b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1e5      	bne.n	8002ade <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	3314      	adds	r3, #20
 8002b18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b1a:	6a3b      	ldr	r3, [r7, #32]
 8002b1c:	e853 3f00 	ldrex	r3, [r3]
 8002b20:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	f023 0301 	bic.w	r3, r3, #1
 8002b28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	3314      	adds	r3, #20
 8002b30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b3a:	e841 2300 	strex	r3, r2, [r1]
 8002b3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1e5      	bne.n	8002b12 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d119      	bne.n	8002b82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	330c      	adds	r3, #12
 8002b54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	e853 3f00 	ldrex	r3, [r3]
 8002b5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	f023 0310 	bic.w	r3, r3, #16
 8002b64:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	330c      	adds	r3, #12
 8002b6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b6e:	61ba      	str	r2, [r7, #24]
 8002b70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b72:	6979      	ldr	r1, [r7, #20]
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	e841 2300 	strex	r3, r2, [r1]
 8002b7a:	613b      	str	r3, [r7, #16]
   return(result);
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1e5      	bne.n	8002b4e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2220      	movs	r2, #32
 8002b86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002b90:	bf00      	nop
 8002b92:	3754      	adds	r7, #84	@ 0x54
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ba0:	b0c0      	sub	sp, #256	@ 0x100
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bb8:	68d9      	ldr	r1, [r3, #12]
 8002bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	ea40 0301 	orr.w	r3, r0, r1
 8002bc4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bca:	689a      	ldr	r2, [r3, #8]
 8002bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002bf4:	f021 010c 	bic.w	r1, r1, #12
 8002bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c02:	430b      	orrs	r3, r1
 8002c04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c16:	6999      	ldr	r1, [r3, #24]
 8002c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	ea40 0301 	orr.w	r3, r0, r1
 8002c22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	4b8f      	ldr	r3, [pc, #572]	@ (8002e68 <UART_SetConfig+0x2cc>)
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d005      	beq.n	8002c3c <UART_SetConfig+0xa0>
 8002c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	4b8d      	ldr	r3, [pc, #564]	@ (8002e6c <UART_SetConfig+0x2d0>)
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d104      	bne.n	8002c46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c3c:	f7ff fa9e 	bl	800217c <HAL_RCC_GetPCLK2Freq>
 8002c40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002c44:	e003      	b.n	8002c4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c46:	f7ff fa85 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 8002c4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c52:	69db      	ldr	r3, [r3, #28]
 8002c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c58:	f040 810c 	bne.w	8002e74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c60:	2200      	movs	r2, #0
 8002c62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002c66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002c6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002c6e:	4622      	mov	r2, r4
 8002c70:	462b      	mov	r3, r5
 8002c72:	1891      	adds	r1, r2, r2
 8002c74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002c76:	415b      	adcs	r3, r3
 8002c78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002c7e:	4621      	mov	r1, r4
 8002c80:	eb12 0801 	adds.w	r8, r2, r1
 8002c84:	4629      	mov	r1, r5
 8002c86:	eb43 0901 	adc.w	r9, r3, r1
 8002c8a:	f04f 0200 	mov.w	r2, #0
 8002c8e:	f04f 0300 	mov.w	r3, #0
 8002c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c9e:	4690      	mov	r8, r2
 8002ca0:	4699      	mov	r9, r3
 8002ca2:	4623      	mov	r3, r4
 8002ca4:	eb18 0303 	adds.w	r3, r8, r3
 8002ca8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002cac:	462b      	mov	r3, r5
 8002cae:	eb49 0303 	adc.w	r3, r9, r3
 8002cb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002cc2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002cc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002cca:	460b      	mov	r3, r1
 8002ccc:	18db      	adds	r3, r3, r3
 8002cce:	653b      	str	r3, [r7, #80]	@ 0x50
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	eb42 0303 	adc.w	r3, r2, r3
 8002cd6:	657b      	str	r3, [r7, #84]	@ 0x54
 8002cd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002cdc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002ce0:	f7fd fade 	bl	80002a0 <__aeabi_uldivmod>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	4b61      	ldr	r3, [pc, #388]	@ (8002e70 <UART_SetConfig+0x2d4>)
 8002cea:	fba3 2302 	umull	r2, r3, r3, r2
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	011c      	lsls	r4, r3, #4
 8002cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002cfc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002d00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002d04:	4642      	mov	r2, r8
 8002d06:	464b      	mov	r3, r9
 8002d08:	1891      	adds	r1, r2, r2
 8002d0a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002d0c:	415b      	adcs	r3, r3
 8002d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d14:	4641      	mov	r1, r8
 8002d16:	eb12 0a01 	adds.w	sl, r2, r1
 8002d1a:	4649      	mov	r1, r9
 8002d1c:	eb43 0b01 	adc.w	fp, r3, r1
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	f04f 0300 	mov.w	r3, #0
 8002d28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d34:	4692      	mov	sl, r2
 8002d36:	469b      	mov	fp, r3
 8002d38:	4643      	mov	r3, r8
 8002d3a:	eb1a 0303 	adds.w	r3, sl, r3
 8002d3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d42:	464b      	mov	r3, r9
 8002d44:	eb4b 0303 	adc.w	r3, fp, r3
 8002d48:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d58:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002d5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002d60:	460b      	mov	r3, r1
 8002d62:	18db      	adds	r3, r3, r3
 8002d64:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d66:	4613      	mov	r3, r2
 8002d68:	eb42 0303 	adc.w	r3, r2, r3
 8002d6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002d72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002d76:	f7fd fa93 	bl	80002a0 <__aeabi_uldivmod>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4611      	mov	r1, r2
 8002d80:	4b3b      	ldr	r3, [pc, #236]	@ (8002e70 <UART_SetConfig+0x2d4>)
 8002d82:	fba3 2301 	umull	r2, r3, r3, r1
 8002d86:	095b      	lsrs	r3, r3, #5
 8002d88:	2264      	movs	r2, #100	@ 0x64
 8002d8a:	fb02 f303 	mul.w	r3, r2, r3
 8002d8e:	1acb      	subs	r3, r1, r3
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002d96:	4b36      	ldr	r3, [pc, #216]	@ (8002e70 <UART_SetConfig+0x2d4>)
 8002d98:	fba3 2302 	umull	r2, r3, r3, r2
 8002d9c:	095b      	lsrs	r3, r3, #5
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002da4:	441c      	add	r4, r3
 8002da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002daa:	2200      	movs	r2, #0
 8002dac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002db0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002db4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002db8:	4642      	mov	r2, r8
 8002dba:	464b      	mov	r3, r9
 8002dbc:	1891      	adds	r1, r2, r2
 8002dbe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002dc0:	415b      	adcs	r3, r3
 8002dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002dc8:	4641      	mov	r1, r8
 8002dca:	1851      	adds	r1, r2, r1
 8002dcc:	6339      	str	r1, [r7, #48]	@ 0x30
 8002dce:	4649      	mov	r1, r9
 8002dd0:	414b      	adcs	r3, r1
 8002dd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dd4:	f04f 0200 	mov.w	r2, #0
 8002dd8:	f04f 0300 	mov.w	r3, #0
 8002ddc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002de0:	4659      	mov	r1, fp
 8002de2:	00cb      	lsls	r3, r1, #3
 8002de4:	4651      	mov	r1, sl
 8002de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002dea:	4651      	mov	r1, sl
 8002dec:	00ca      	lsls	r2, r1, #3
 8002dee:	4610      	mov	r0, r2
 8002df0:	4619      	mov	r1, r3
 8002df2:	4603      	mov	r3, r0
 8002df4:	4642      	mov	r2, r8
 8002df6:	189b      	adds	r3, r3, r2
 8002df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002dfc:	464b      	mov	r3, r9
 8002dfe:	460a      	mov	r2, r1
 8002e00:	eb42 0303 	adc.w	r3, r2, r3
 8002e04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e14:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002e18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	18db      	adds	r3, r3, r3
 8002e20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e22:	4613      	mov	r3, r2
 8002e24:	eb42 0303 	adc.w	r3, r2, r3
 8002e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002e32:	f7fd fa35 	bl	80002a0 <__aeabi_uldivmod>
 8002e36:	4602      	mov	r2, r0
 8002e38:	460b      	mov	r3, r1
 8002e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e70 <UART_SetConfig+0x2d4>)
 8002e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e40:	095b      	lsrs	r3, r3, #5
 8002e42:	2164      	movs	r1, #100	@ 0x64
 8002e44:	fb01 f303 	mul.w	r3, r1, r3
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	3332      	adds	r3, #50	@ 0x32
 8002e4e:	4a08      	ldr	r2, [pc, #32]	@ (8002e70 <UART_SetConfig+0x2d4>)
 8002e50:	fba2 2303 	umull	r2, r3, r2, r3
 8002e54:	095b      	lsrs	r3, r3, #5
 8002e56:	f003 0207 	and.w	r2, r3, #7
 8002e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4422      	add	r2, r4
 8002e62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e64:	e106      	b.n	8003074 <UART_SetConfig+0x4d8>
 8002e66:	bf00      	nop
 8002e68:	40011000 	.word	0x40011000
 8002e6c:	40011400 	.word	0x40011400
 8002e70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002e7e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002e82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002e86:	4642      	mov	r2, r8
 8002e88:	464b      	mov	r3, r9
 8002e8a:	1891      	adds	r1, r2, r2
 8002e8c:	6239      	str	r1, [r7, #32]
 8002e8e:	415b      	adcs	r3, r3
 8002e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e96:	4641      	mov	r1, r8
 8002e98:	1854      	adds	r4, r2, r1
 8002e9a:	4649      	mov	r1, r9
 8002e9c:	eb43 0501 	adc.w	r5, r3, r1
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	f04f 0300 	mov.w	r3, #0
 8002ea8:	00eb      	lsls	r3, r5, #3
 8002eaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eae:	00e2      	lsls	r2, r4, #3
 8002eb0:	4614      	mov	r4, r2
 8002eb2:	461d      	mov	r5, r3
 8002eb4:	4643      	mov	r3, r8
 8002eb6:	18e3      	adds	r3, r4, r3
 8002eb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ebc:	464b      	mov	r3, r9
 8002ebe:	eb45 0303 	adc.w	r3, r5, r3
 8002ec2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002ed2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	f04f 0300 	mov.w	r3, #0
 8002ede:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002ee2:	4629      	mov	r1, r5
 8002ee4:	008b      	lsls	r3, r1, #2
 8002ee6:	4621      	mov	r1, r4
 8002ee8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002eec:	4621      	mov	r1, r4
 8002eee:	008a      	lsls	r2, r1, #2
 8002ef0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002ef4:	f7fd f9d4 	bl	80002a0 <__aeabi_uldivmod>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	460b      	mov	r3, r1
 8002efc:	4b60      	ldr	r3, [pc, #384]	@ (8003080 <UART_SetConfig+0x4e4>)
 8002efe:	fba3 2302 	umull	r2, r3, r3, r2
 8002f02:	095b      	lsrs	r3, r3, #5
 8002f04:	011c      	lsls	r4, r3, #4
 8002f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002f18:	4642      	mov	r2, r8
 8002f1a:	464b      	mov	r3, r9
 8002f1c:	1891      	adds	r1, r2, r2
 8002f1e:	61b9      	str	r1, [r7, #24]
 8002f20:	415b      	adcs	r3, r3
 8002f22:	61fb      	str	r3, [r7, #28]
 8002f24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f28:	4641      	mov	r1, r8
 8002f2a:	1851      	adds	r1, r2, r1
 8002f2c:	6139      	str	r1, [r7, #16]
 8002f2e:	4649      	mov	r1, r9
 8002f30:	414b      	adcs	r3, r1
 8002f32:	617b      	str	r3, [r7, #20]
 8002f34:	f04f 0200 	mov.w	r2, #0
 8002f38:	f04f 0300 	mov.w	r3, #0
 8002f3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f40:	4659      	mov	r1, fp
 8002f42:	00cb      	lsls	r3, r1, #3
 8002f44:	4651      	mov	r1, sl
 8002f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f4a:	4651      	mov	r1, sl
 8002f4c:	00ca      	lsls	r2, r1, #3
 8002f4e:	4610      	mov	r0, r2
 8002f50:	4619      	mov	r1, r3
 8002f52:	4603      	mov	r3, r0
 8002f54:	4642      	mov	r2, r8
 8002f56:	189b      	adds	r3, r3, r2
 8002f58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f5c:	464b      	mov	r3, r9
 8002f5e:	460a      	mov	r2, r1
 8002f60:	eb42 0303 	adc.w	r3, r2, r3
 8002f64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002f74:	f04f 0200 	mov.w	r2, #0
 8002f78:	f04f 0300 	mov.w	r3, #0
 8002f7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002f80:	4649      	mov	r1, r9
 8002f82:	008b      	lsls	r3, r1, #2
 8002f84:	4641      	mov	r1, r8
 8002f86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f8a:	4641      	mov	r1, r8
 8002f8c:	008a      	lsls	r2, r1, #2
 8002f8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002f92:	f7fd f985 	bl	80002a0 <__aeabi_uldivmod>
 8002f96:	4602      	mov	r2, r0
 8002f98:	460b      	mov	r3, r1
 8002f9a:	4611      	mov	r1, r2
 8002f9c:	4b38      	ldr	r3, [pc, #224]	@ (8003080 <UART_SetConfig+0x4e4>)
 8002f9e:	fba3 2301 	umull	r2, r3, r3, r1
 8002fa2:	095b      	lsrs	r3, r3, #5
 8002fa4:	2264      	movs	r2, #100	@ 0x64
 8002fa6:	fb02 f303 	mul.w	r3, r2, r3
 8002faa:	1acb      	subs	r3, r1, r3
 8002fac:	011b      	lsls	r3, r3, #4
 8002fae:	3332      	adds	r3, #50	@ 0x32
 8002fb0:	4a33      	ldr	r2, [pc, #204]	@ (8003080 <UART_SetConfig+0x4e4>)
 8002fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb6:	095b      	lsrs	r3, r3, #5
 8002fb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fbc:	441c      	add	r4, r3
 8002fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	673b      	str	r3, [r7, #112]	@ 0x70
 8002fc6:	677a      	str	r2, [r7, #116]	@ 0x74
 8002fc8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002fcc:	4642      	mov	r2, r8
 8002fce:	464b      	mov	r3, r9
 8002fd0:	1891      	adds	r1, r2, r2
 8002fd2:	60b9      	str	r1, [r7, #8]
 8002fd4:	415b      	adcs	r3, r3
 8002fd6:	60fb      	str	r3, [r7, #12]
 8002fd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002fdc:	4641      	mov	r1, r8
 8002fde:	1851      	adds	r1, r2, r1
 8002fe0:	6039      	str	r1, [r7, #0]
 8002fe2:	4649      	mov	r1, r9
 8002fe4:	414b      	adcs	r3, r1
 8002fe6:	607b      	str	r3, [r7, #4]
 8002fe8:	f04f 0200 	mov.w	r2, #0
 8002fec:	f04f 0300 	mov.w	r3, #0
 8002ff0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002ff4:	4659      	mov	r1, fp
 8002ff6:	00cb      	lsls	r3, r1, #3
 8002ff8:	4651      	mov	r1, sl
 8002ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ffe:	4651      	mov	r1, sl
 8003000:	00ca      	lsls	r2, r1, #3
 8003002:	4610      	mov	r0, r2
 8003004:	4619      	mov	r1, r3
 8003006:	4603      	mov	r3, r0
 8003008:	4642      	mov	r2, r8
 800300a:	189b      	adds	r3, r3, r2
 800300c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800300e:	464b      	mov	r3, r9
 8003010:	460a      	mov	r2, r1
 8003012:	eb42 0303 	adc.w	r3, r2, r3
 8003016:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	663b      	str	r3, [r7, #96]	@ 0x60
 8003022:	667a      	str	r2, [r7, #100]	@ 0x64
 8003024:	f04f 0200 	mov.w	r2, #0
 8003028:	f04f 0300 	mov.w	r3, #0
 800302c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003030:	4649      	mov	r1, r9
 8003032:	008b      	lsls	r3, r1, #2
 8003034:	4641      	mov	r1, r8
 8003036:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800303a:	4641      	mov	r1, r8
 800303c:	008a      	lsls	r2, r1, #2
 800303e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003042:	f7fd f92d 	bl	80002a0 <__aeabi_uldivmod>
 8003046:	4602      	mov	r2, r0
 8003048:	460b      	mov	r3, r1
 800304a:	4b0d      	ldr	r3, [pc, #52]	@ (8003080 <UART_SetConfig+0x4e4>)
 800304c:	fba3 1302 	umull	r1, r3, r3, r2
 8003050:	095b      	lsrs	r3, r3, #5
 8003052:	2164      	movs	r1, #100	@ 0x64
 8003054:	fb01 f303 	mul.w	r3, r1, r3
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	011b      	lsls	r3, r3, #4
 800305c:	3332      	adds	r3, #50	@ 0x32
 800305e:	4a08      	ldr	r2, [pc, #32]	@ (8003080 <UART_SetConfig+0x4e4>)
 8003060:	fba2 2303 	umull	r2, r3, r2, r3
 8003064:	095b      	lsrs	r3, r3, #5
 8003066:	f003 020f 	and.w	r2, r3, #15
 800306a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4422      	add	r2, r4
 8003072:	609a      	str	r2, [r3, #8]
}
 8003074:	bf00      	nop
 8003076:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800307a:	46bd      	mov	sp, r7
 800307c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003080:	51eb851f 	.word	0x51eb851f

08003084 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f103 0208 	add.w	r2, r3, #8
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f04f 32ff 	mov.w	r2, #4294967295
 800309c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f103 0208 	add.w	r2, r3, #8
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f103 0208 	add.w	r2, r3, #8
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80030de:	b480      	push	{r7}
 80030e0:	b085      	sub	sp, #20
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
 80030e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	683a      	ldr	r2, [r7, #0]
 8003108:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	1c5a      	adds	r2, r3, #1
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	601a      	str	r2, [r3, #0]
}
 800311a:	bf00      	nop
 800311c:	3714      	adds	r7, #20
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr

08003126 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003126:	b480      	push	{r7}
 8003128:	b085      	sub	sp, #20
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
 800312e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313c:	d103      	bne.n	8003146 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	e00c      	b.n	8003160 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	3308      	adds	r3, #8
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	e002      	b.n	8003154 <vListInsert+0x2e>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	429a      	cmp	r2, r3
 800315e:	d2f6      	bcs.n	800314e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	685a      	ldr	r2, [r3, #4]
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	683a      	ldr	r2, [r7, #0]
 800316e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	1c5a      	adds	r2, r3, #1
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	601a      	str	r2, [r3, #0]
}
 800318c:	bf00      	nop
 800318e:	3714      	adds	r7, #20
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	691b      	ldr	r3, [r3, #16]
 80031a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6892      	ldr	r2, [r2, #8]
 80031ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	6852      	ldr	r2, [r2, #4]
 80031b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d103      	bne.n	80031cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	1e5a      	subs	r2, r3, #1
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10b      	bne.n	8003218 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003204:	f383 8811 	msr	BASEPRI, r3
 8003208:	f3bf 8f6f 	isb	sy
 800320c:	f3bf 8f4f 	dsb	sy
 8003210:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003212:	bf00      	nop
 8003214:	bf00      	nop
 8003216:	e7fd      	b.n	8003214 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003218:	f002 faae 	bl	8005778 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003224:	68f9      	ldr	r1, [r7, #12]
 8003226:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003228:	fb01 f303 	mul.w	r3, r1, r3
 800322c:	441a      	add	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003248:	3b01      	subs	r3, #1
 800324a:	68f9      	ldr	r1, [r7, #12]
 800324c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800324e:	fb01 f303 	mul.w	r3, r1, r3
 8003252:	441a      	add	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	22ff      	movs	r2, #255	@ 0xff
 800325c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	22ff      	movs	r2, #255	@ 0xff
 8003264:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d114      	bne.n	8003298 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d01a      	beq.n	80032ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	3310      	adds	r3, #16
 800327a:	4618      	mov	r0, r3
 800327c:	f001 f96e 	bl	800455c <xTaskRemoveFromEventList>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d012      	beq.n	80032ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003286:	4b0d      	ldr	r3, [pc, #52]	@ (80032bc <xQueueGenericReset+0xd0>)
 8003288:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	f3bf 8f4f 	dsb	sy
 8003292:	f3bf 8f6f 	isb	sy
 8003296:	e009      	b.n	80032ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	3310      	adds	r3, #16
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff fef1 	bl	8003084 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	3324      	adds	r3, #36	@ 0x24
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff feec 	bl	8003084 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80032ac:	f002 fa96 	bl	80057dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80032b0:	2301      	movs	r3, #1
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	e000ed04 	.word	0xe000ed04

080032c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08a      	sub	sp, #40	@ 0x28
 80032c4:	af02      	add	r7, sp, #8
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	4613      	mov	r3, r2
 80032cc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10b      	bne.n	80032ec <xQueueGenericCreate+0x2c>
	__asm volatile
 80032d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032d8:	f383 8811 	msr	BASEPRI, r3
 80032dc:	f3bf 8f6f 	isb	sy
 80032e0:	f3bf 8f4f 	dsb	sy
 80032e4:	613b      	str	r3, [r7, #16]
}
 80032e6:	bf00      	nop
 80032e8:	bf00      	nop
 80032ea:	e7fd      	b.n	80032e8 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d102      	bne.n	80032f8 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80032f2:	2300      	movs	r3, #0
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	e004      	b.n	8003302 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	fb02 f303 	mul.w	r3, r2, r3
 8003300:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	3350      	adds	r3, #80	@ 0x50
 8003306:	4618      	mov	r0, r3
 8003308:	f002 fb58 	bl	80059bc <pvPortMalloc>
 800330c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00d      	beq.n	8003330 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	3350      	adds	r3, #80	@ 0x50
 800331c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800331e:	79fa      	ldrb	r2, [r7, #7]
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	4613      	mov	r3, r2
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	68b9      	ldr	r1, [r7, #8]
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 f805 	bl	800333a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003330:	69bb      	ldr	r3, [r7, #24]
	}
 8003332:	4618      	mov	r0, r3
 8003334:	3720      	adds	r7, #32
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b084      	sub	sp, #16
 800333e:	af00      	add	r7, sp, #0
 8003340:	60f8      	str	r0, [r7, #12]
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
 8003346:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d103      	bne.n	8003356 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	e002      	b.n	800335c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	68ba      	ldr	r2, [r7, #8]
 8003366:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003368:	2101      	movs	r1, #1
 800336a:	69b8      	ldr	r0, [r7, #24]
 800336c:	f7ff ff3e 	bl	80031ec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	78fa      	ldrb	r2, [r7, #3]
 8003374:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003378:	bf00      	nop
 800337a:	3710      	adds	r7, #16
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b08e      	sub	sp, #56	@ 0x38
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
 800338c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800338e:	2300      	movs	r3, #0
 8003390:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003398:	2b00      	cmp	r3, #0
 800339a:	d10b      	bne.n	80033b4 <xQueueGenericSend+0x34>
	__asm volatile
 800339c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a0:	f383 8811 	msr	BASEPRI, r3
 80033a4:	f3bf 8f6f 	isb	sy
 80033a8:	f3bf 8f4f 	dsb	sy
 80033ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80033ae:	bf00      	nop
 80033b0:	bf00      	nop
 80033b2:	e7fd      	b.n	80033b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d103      	bne.n	80033c2 <xQueueGenericSend+0x42>
 80033ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <xQueueGenericSend+0x46>
 80033c2:	2301      	movs	r3, #1
 80033c4:	e000      	b.n	80033c8 <xQueueGenericSend+0x48>
 80033c6:	2300      	movs	r3, #0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10b      	bne.n	80033e4 <xQueueGenericSend+0x64>
	__asm volatile
 80033cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033d0:	f383 8811 	msr	BASEPRI, r3
 80033d4:	f3bf 8f6f 	isb	sy
 80033d8:	f3bf 8f4f 	dsb	sy
 80033dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80033de:	bf00      	nop
 80033e0:	bf00      	nop
 80033e2:	e7fd      	b.n	80033e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d103      	bne.n	80033f2 <xQueueGenericSend+0x72>
 80033ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d101      	bne.n	80033f6 <xQueueGenericSend+0x76>
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <xQueueGenericSend+0x78>
 80033f6:	2300      	movs	r3, #0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10b      	bne.n	8003414 <xQueueGenericSend+0x94>
	__asm volatile
 80033fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003400:	f383 8811 	msr	BASEPRI, r3
 8003404:	f3bf 8f6f 	isb	sy
 8003408:	f3bf 8f4f 	dsb	sy
 800340c:	623b      	str	r3, [r7, #32]
}
 800340e:	bf00      	nop
 8003410:	bf00      	nop
 8003412:	e7fd      	b.n	8003410 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003414:	f001 fb16 	bl	8004a44 <xTaskGetSchedulerState>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d102      	bne.n	8003424 <xQueueGenericSend+0xa4>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <xQueueGenericSend+0xa8>
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <xQueueGenericSend+0xaa>
 8003428:	2300      	movs	r3, #0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10b      	bne.n	8003446 <xQueueGenericSend+0xc6>
	__asm volatile
 800342e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003432:	f383 8811 	msr	BASEPRI, r3
 8003436:	f3bf 8f6f 	isb	sy
 800343a:	f3bf 8f4f 	dsb	sy
 800343e:	61fb      	str	r3, [r7, #28]
}
 8003440:	bf00      	nop
 8003442:	bf00      	nop
 8003444:	e7fd      	b.n	8003442 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003446:	f002 f997 	bl	8005778 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800344a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800344c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800344e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003452:	429a      	cmp	r2, r3
 8003454:	d302      	bcc.n	800345c <xQueueGenericSend+0xdc>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	2b02      	cmp	r3, #2
 800345a:	d129      	bne.n	80034b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	68b9      	ldr	r1, [r7, #8]
 8003460:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003462:	f000 fa0d 	bl	8003880 <prvCopyDataToQueue>
 8003466:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	2b00      	cmp	r3, #0
 800346e:	d010      	beq.n	8003492 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003472:	3324      	adds	r3, #36	@ 0x24
 8003474:	4618      	mov	r0, r3
 8003476:	f001 f871 	bl	800455c <xTaskRemoveFromEventList>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d013      	beq.n	80034a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003480:	4b3f      	ldr	r3, [pc, #252]	@ (8003580 <xQueueGenericSend+0x200>)
 8003482:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	f3bf 8f4f 	dsb	sy
 800348c:	f3bf 8f6f 	isb	sy
 8003490:	e00a      	b.n	80034a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003494:	2b00      	cmp	r3, #0
 8003496:	d007      	beq.n	80034a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003498:	4b39      	ldr	r3, [pc, #228]	@ (8003580 <xQueueGenericSend+0x200>)
 800349a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	f3bf 8f4f 	dsb	sy
 80034a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80034a8:	f002 f998 	bl	80057dc <vPortExitCritical>
				return pdPASS;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e063      	b.n	8003578 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d103      	bne.n	80034be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80034b6:	f002 f991 	bl	80057dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80034ba:	2300      	movs	r3, #0
 80034bc:	e05c      	b.n	8003578 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80034be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d106      	bne.n	80034d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80034c4:	f107 0314 	add.w	r3, r7, #20
 80034c8:	4618      	mov	r0, r3
 80034ca:	f001 f8ab 	bl	8004624 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80034ce:	2301      	movs	r3, #1
 80034d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80034d2:	f002 f983 	bl	80057dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80034d6:	f000 fd71 	bl	8003fbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80034da:	f002 f94d 	bl	8005778 <vPortEnterCritical>
 80034de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80034e4:	b25b      	sxtb	r3, r3
 80034e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ea:	d103      	bne.n	80034f4 <xQueueGenericSend+0x174>
 80034ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80034fa:	b25b      	sxtb	r3, r3
 80034fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003500:	d103      	bne.n	800350a <xQueueGenericSend+0x18a>
 8003502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800350a:	f002 f967 	bl	80057dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800350e:	1d3a      	adds	r2, r7, #4
 8003510:	f107 0314 	add.w	r3, r7, #20
 8003514:	4611      	mov	r1, r2
 8003516:	4618      	mov	r0, r3
 8003518:	f001 f89a 	bl	8004650 <xTaskCheckForTimeOut>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d124      	bne.n	800356c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003522:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003524:	f000 faa4 	bl	8003a70 <prvIsQueueFull>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d018      	beq.n	8003560 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800352e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003530:	3310      	adds	r3, #16
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	4611      	mov	r1, r2
 8003536:	4618      	mov	r0, r3
 8003538:	f000 ffbe 	bl	80044b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800353c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800353e:	f000 fa2f 	bl	80039a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003542:	f000 fd49 	bl	8003fd8 <xTaskResumeAll>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	f47f af7c 	bne.w	8003446 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800354e:	4b0c      	ldr	r3, [pc, #48]	@ (8003580 <xQueueGenericSend+0x200>)
 8003550:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	f3bf 8f4f 	dsb	sy
 800355a:	f3bf 8f6f 	isb	sy
 800355e:	e772      	b.n	8003446 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003560:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003562:	f000 fa1d 	bl	80039a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003566:	f000 fd37 	bl	8003fd8 <xTaskResumeAll>
 800356a:	e76c      	b.n	8003446 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800356c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800356e:	f000 fa17 	bl	80039a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003572:	f000 fd31 	bl	8003fd8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003576:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003578:	4618      	mov	r0, r3
 800357a:	3738      	adds	r7, #56	@ 0x38
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	e000ed04 	.word	0xe000ed04

08003584 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08e      	sub	sp, #56	@ 0x38
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003598:	2b00      	cmp	r3, #0
 800359a:	d10b      	bne.n	80035b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800359c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a0:	f383 8811 	msr	BASEPRI, r3
 80035a4:	f3bf 8f6f 	isb	sy
 80035a8:	f3bf 8f4f 	dsb	sy
 80035ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80035ae:	bf00      	nop
 80035b0:	bf00      	nop
 80035b2:	e7fd      	b.n	80035b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d103      	bne.n	80035c2 <xQueueGenericSendFromISR+0x3e>
 80035ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <xQueueGenericSendFromISR+0x42>
 80035c2:	2301      	movs	r3, #1
 80035c4:	e000      	b.n	80035c8 <xQueueGenericSendFromISR+0x44>
 80035c6:	2300      	movs	r3, #0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10b      	bne.n	80035e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80035cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d0:	f383 8811 	msr	BASEPRI, r3
 80035d4:	f3bf 8f6f 	isb	sy
 80035d8:	f3bf 8f4f 	dsb	sy
 80035dc:	623b      	str	r3, [r7, #32]
}
 80035de:	bf00      	nop
 80035e0:	bf00      	nop
 80035e2:	e7fd      	b.n	80035e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d103      	bne.n	80035f2 <xQueueGenericSendFromISR+0x6e>
 80035ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d101      	bne.n	80035f6 <xQueueGenericSendFromISR+0x72>
 80035f2:	2301      	movs	r3, #1
 80035f4:	e000      	b.n	80035f8 <xQueueGenericSendFromISR+0x74>
 80035f6:	2300      	movs	r3, #0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d10b      	bne.n	8003614 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80035fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003600:	f383 8811 	msr	BASEPRI, r3
 8003604:	f3bf 8f6f 	isb	sy
 8003608:	f3bf 8f4f 	dsb	sy
 800360c:	61fb      	str	r3, [r7, #28]
}
 800360e:	bf00      	nop
 8003610:	bf00      	nop
 8003612:	e7fd      	b.n	8003610 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003614:	f002 f990 	bl	8005938 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003618:	f3ef 8211 	mrs	r2, BASEPRI
 800361c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003620:	f383 8811 	msr	BASEPRI, r3
 8003624:	f3bf 8f6f 	isb	sy
 8003628:	f3bf 8f4f 	dsb	sy
 800362c:	61ba      	str	r2, [r7, #24]
 800362e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003630:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003632:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003636:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363c:	429a      	cmp	r2, r3
 800363e:	d302      	bcc.n	8003646 <xQueueGenericSendFromISR+0xc2>
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	2b02      	cmp	r3, #2
 8003644:	d12c      	bne.n	80036a0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003648:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800364c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	68b9      	ldr	r1, [r7, #8]
 8003654:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003656:	f000 f913 	bl	8003880 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800365a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800365e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003662:	d112      	bne.n	800368a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003668:	2b00      	cmp	r3, #0
 800366a:	d016      	beq.n	800369a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800366c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800366e:	3324      	adds	r3, #36	@ 0x24
 8003670:	4618      	mov	r0, r3
 8003672:	f000 ff73 	bl	800455c <xTaskRemoveFromEventList>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00e      	beq.n	800369a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00b      	beq.n	800369a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2201      	movs	r2, #1
 8003686:	601a      	str	r2, [r3, #0]
 8003688:	e007      	b.n	800369a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800368a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800368e:	3301      	adds	r3, #1
 8003690:	b2db      	uxtb	r3, r3
 8003692:	b25a      	sxtb	r2, r3
 8003694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003696:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800369a:	2301      	movs	r3, #1
 800369c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800369e:	e001      	b.n	80036a4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80036a0:	2300      	movs	r3, #0
 80036a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80036a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036a6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80036ae:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80036b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3738      	adds	r7, #56	@ 0x38
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
	...

080036bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08c      	sub	sp, #48	@ 0x30
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80036c8:	2300      	movs	r3, #0
 80036ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80036d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10b      	bne.n	80036ee <xQueueReceive+0x32>
	__asm volatile
 80036d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036da:	f383 8811 	msr	BASEPRI, r3
 80036de:	f3bf 8f6f 	isb	sy
 80036e2:	f3bf 8f4f 	dsb	sy
 80036e6:	623b      	str	r3, [r7, #32]
}
 80036e8:	bf00      	nop
 80036ea:	bf00      	nop
 80036ec:	e7fd      	b.n	80036ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d103      	bne.n	80036fc <xQueueReceive+0x40>
 80036f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <xQueueReceive+0x44>
 80036fc:	2301      	movs	r3, #1
 80036fe:	e000      	b.n	8003702 <xQueueReceive+0x46>
 8003700:	2300      	movs	r3, #0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10b      	bne.n	800371e <xQueueReceive+0x62>
	__asm volatile
 8003706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800370a:	f383 8811 	msr	BASEPRI, r3
 800370e:	f3bf 8f6f 	isb	sy
 8003712:	f3bf 8f4f 	dsb	sy
 8003716:	61fb      	str	r3, [r7, #28]
}
 8003718:	bf00      	nop
 800371a:	bf00      	nop
 800371c:	e7fd      	b.n	800371a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800371e:	f001 f991 	bl	8004a44 <xTaskGetSchedulerState>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d102      	bne.n	800372e <xQueueReceive+0x72>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <xQueueReceive+0x76>
 800372e:	2301      	movs	r3, #1
 8003730:	e000      	b.n	8003734 <xQueueReceive+0x78>
 8003732:	2300      	movs	r3, #0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d10b      	bne.n	8003750 <xQueueReceive+0x94>
	__asm volatile
 8003738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800373c:	f383 8811 	msr	BASEPRI, r3
 8003740:	f3bf 8f6f 	isb	sy
 8003744:	f3bf 8f4f 	dsb	sy
 8003748:	61bb      	str	r3, [r7, #24]
}
 800374a:	bf00      	nop
 800374c:	bf00      	nop
 800374e:	e7fd      	b.n	800374c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003750:	f002 f812 	bl	8005778 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003758:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800375a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375c:	2b00      	cmp	r3, #0
 800375e:	d01f      	beq.n	80037a0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003760:	68b9      	ldr	r1, [r7, #8]
 8003762:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003764:	f000 f8f6 	bl	8003954 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376a:	1e5a      	subs	r2, r3, #1
 800376c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800376e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00f      	beq.n	8003798 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800377a:	3310      	adds	r3, #16
 800377c:	4618      	mov	r0, r3
 800377e:	f000 feed 	bl	800455c <xTaskRemoveFromEventList>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d007      	beq.n	8003798 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003788:	4b3c      	ldr	r3, [pc, #240]	@ (800387c <xQueueReceive+0x1c0>)
 800378a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800378e:	601a      	str	r2, [r3, #0]
 8003790:	f3bf 8f4f 	dsb	sy
 8003794:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003798:	f002 f820 	bl	80057dc <vPortExitCritical>
				return pdPASS;
 800379c:	2301      	movs	r3, #1
 800379e:	e069      	b.n	8003874 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d103      	bne.n	80037ae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80037a6:	f002 f819 	bl	80057dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80037aa:	2300      	movs	r3, #0
 80037ac:	e062      	b.n	8003874 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80037ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d106      	bne.n	80037c2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80037b4:	f107 0310 	add.w	r3, r7, #16
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 ff33 	bl	8004624 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80037be:	2301      	movs	r3, #1
 80037c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80037c2:	f002 f80b 	bl	80057dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80037c6:	f000 fbf9 	bl	8003fbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80037ca:	f001 ffd5 	bl	8005778 <vPortEnterCritical>
 80037ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80037d4:	b25b      	sxtb	r3, r3
 80037d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037da:	d103      	bne.n	80037e4 <xQueueReceive+0x128>
 80037dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80037ea:	b25b      	sxtb	r3, r3
 80037ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f0:	d103      	bne.n	80037fa <xQueueReceive+0x13e>
 80037f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037fa:	f001 ffef 	bl	80057dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80037fe:	1d3a      	adds	r2, r7, #4
 8003800:	f107 0310 	add.w	r3, r7, #16
 8003804:	4611      	mov	r1, r2
 8003806:	4618      	mov	r0, r3
 8003808:	f000 ff22 	bl	8004650 <xTaskCheckForTimeOut>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d123      	bne.n	800385a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003814:	f000 f916 	bl	8003a44 <prvIsQueueEmpty>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d017      	beq.n	800384e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800381e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003820:	3324      	adds	r3, #36	@ 0x24
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	4611      	mov	r1, r2
 8003826:	4618      	mov	r0, r3
 8003828:	f000 fe46 	bl	80044b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800382c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800382e:	f000 f8b7 	bl	80039a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003832:	f000 fbd1 	bl	8003fd8 <xTaskResumeAll>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d189      	bne.n	8003750 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800383c:	4b0f      	ldr	r3, [pc, #60]	@ (800387c <xQueueReceive+0x1c0>)
 800383e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003842:	601a      	str	r2, [r3, #0]
 8003844:	f3bf 8f4f 	dsb	sy
 8003848:	f3bf 8f6f 	isb	sy
 800384c:	e780      	b.n	8003750 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800384e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003850:	f000 f8a6 	bl	80039a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003854:	f000 fbc0 	bl	8003fd8 <xTaskResumeAll>
 8003858:	e77a      	b.n	8003750 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800385a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800385c:	f000 f8a0 	bl	80039a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003860:	f000 fbba 	bl	8003fd8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003864:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003866:	f000 f8ed 	bl	8003a44 <prvIsQueueEmpty>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	f43f af6f 	beq.w	8003750 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003872:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003874:	4618      	mov	r0, r3
 8003876:	3730      	adds	r7, #48	@ 0x30
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	e000ed04 	.word	0xe000ed04

08003880 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800388c:	2300      	movs	r3, #0
 800388e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003894:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10d      	bne.n	80038ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d14d      	bne.n	8003942 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f001 f8e8 	bl	8004a80 <xTaskPriorityDisinherit>
 80038b0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	609a      	str	r2, [r3, #8]
 80038b8:	e043      	b.n	8003942 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d119      	bne.n	80038f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6858      	ldr	r0, [r3, #4]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c8:	461a      	mov	r2, r3
 80038ca:	68b9      	ldr	r1, [r7, #8]
 80038cc:	f002 fc8f 	bl	80061ee <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d8:	441a      	add	r2, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	685a      	ldr	r2, [r3, #4]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d32b      	bcc.n	8003942 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	605a      	str	r2, [r3, #4]
 80038f2:	e026      	b.n	8003942 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	68d8      	ldr	r0, [r3, #12]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fc:	461a      	mov	r2, r3
 80038fe:	68b9      	ldr	r1, [r7, #8]
 8003900:	f002 fc75 	bl	80061ee <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	68da      	ldr	r2, [r3, #12]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390c:	425b      	negs	r3, r3
 800390e:	441a      	add	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	68da      	ldr	r2, [r3, #12]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d207      	bcs.n	8003930 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	689a      	ldr	r2, [r3, #8]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003928:	425b      	negs	r3, r3
 800392a:	441a      	add	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2b02      	cmp	r3, #2
 8003934:	d105      	bne.n	8003942 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d002      	beq.n	8003942 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	3b01      	subs	r3, #1
 8003940:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1c5a      	adds	r2, r3, #1
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800394a:	697b      	ldr	r3, [r7, #20]
}
 800394c:	4618      	mov	r0, r3
 800394e:	3718      	adds	r7, #24
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	2b00      	cmp	r3, #0
 8003964:	d018      	beq.n	8003998 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	68da      	ldr	r2, [r3, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396e:	441a      	add	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68da      	ldr	r2, [r3, #12]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	429a      	cmp	r2, r3
 800397e:	d303      	bcc.n	8003988 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	68d9      	ldr	r1, [r3, #12]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003990:	461a      	mov	r2, r3
 8003992:	6838      	ldr	r0, [r7, #0]
 8003994:	f002 fc2b 	bl	80061ee <memcpy>
	}
}
 8003998:	bf00      	nop
 800399a:	3708      	adds	r7, #8
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80039a8:	f001 fee6 	bl	8005778 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80039b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80039b4:	e011      	b.n	80039da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d012      	beq.n	80039e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	3324      	adds	r3, #36	@ 0x24
 80039c2:	4618      	mov	r0, r3
 80039c4:	f000 fdca 	bl	800455c <xTaskRemoveFromEventList>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d001      	beq.n	80039d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80039ce:	f000 fea3 	bl	8004718 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80039d2:	7bfb      	ldrb	r3, [r7, #15]
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80039da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	dce9      	bgt.n	80039b6 <prvUnlockQueue+0x16>
 80039e2:	e000      	b.n	80039e6 <prvUnlockQueue+0x46>
					break;
 80039e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	22ff      	movs	r2, #255	@ 0xff
 80039ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80039ee:	f001 fef5 	bl	80057dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80039f2:	f001 fec1 	bl	8005778 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80039fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80039fe:	e011      	b.n	8003a24 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d012      	beq.n	8003a2e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	3310      	adds	r3, #16
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f000 fda5 	bl	800455c <xTaskRemoveFromEventList>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003a18:	f000 fe7e 	bl	8004718 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003a1c:	7bbb      	ldrb	r3, [r7, #14]
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	dce9      	bgt.n	8003a00 <prvUnlockQueue+0x60>
 8003a2c:	e000      	b.n	8003a30 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003a2e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	22ff      	movs	r2, #255	@ 0xff
 8003a34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003a38:	f001 fed0 	bl	80057dc <vPortExitCritical>
}
 8003a3c:	bf00      	nop
 8003a3e:	3710      	adds	r7, #16
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003a4c:	f001 fe94 	bl	8005778 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d102      	bne.n	8003a5e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	e001      	b.n	8003a62 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003a62:	f001 febb 	bl	80057dc <vPortExitCritical>

	return xReturn;
 8003a66:	68fb      	ldr	r3, [r7, #12]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3710      	adds	r7, #16
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003a78:	f001 fe7e 	bl	8005778 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d102      	bne.n	8003a8e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	60fb      	str	r3, [r7, #12]
 8003a8c:	e001      	b.n	8003a92 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003a92:	f001 fea3 	bl	80057dc <vPortExitCritical>

	return xReturn;
 8003a96:	68fb      	ldr	r3, [r7, #12]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	e014      	b.n	8003ada <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003ab0:	4a0f      	ldr	r2, [pc, #60]	@ (8003af0 <vQueueAddToRegistry+0x50>)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d10b      	bne.n	8003ad4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003abc:	490c      	ldr	r1, [pc, #48]	@ (8003af0 <vQueueAddToRegistry+0x50>)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8003af0 <vQueueAddToRegistry+0x50>)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	4413      	add	r3, r2
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003ad2:	e006      	b.n	8003ae2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	60fb      	str	r3, [r7, #12]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2b07      	cmp	r3, #7
 8003ade:	d9e7      	bls.n	8003ab0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003ae0:	bf00      	nop
 8003ae2:	bf00      	nop
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	20000130 	.word	0x20000130

08003af4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003b04:	f001 fe38 	bl	8005778 <vPortEnterCritical>
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b0e:	b25b      	sxtb	r3, r3
 8003b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b14:	d103      	bne.n	8003b1e <vQueueWaitForMessageRestricted+0x2a>
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b24:	b25b      	sxtb	r3, r3
 8003b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2a:	d103      	bne.n	8003b34 <vQueueWaitForMessageRestricted+0x40>
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b34:	f001 fe52 	bl	80057dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d106      	bne.n	8003b4e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	3324      	adds	r3, #36	@ 0x24
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	68b9      	ldr	r1, [r7, #8]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fcdb 	bl	8004504 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003b4e:	6978      	ldr	r0, [r7, #20]
 8003b50:	f7ff ff26 	bl	80039a0 <prvUnlockQueue>
	}
 8003b54:	bf00      	nop
 8003b56:	3718      	adds	r7, #24
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b08c      	sub	sp, #48	@ 0x30
 8003b60:	af04      	add	r7, sp, #16
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	603b      	str	r3, [r7, #0]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003b6c:	88fb      	ldrh	r3, [r7, #6]
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4618      	mov	r0, r3
 8003b72:	f001 ff23 	bl	80059bc <pvPortMalloc>
 8003b76:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00e      	beq.n	8003b9c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003b7e:	205c      	movs	r0, #92	@ 0x5c
 8003b80:	f001 ff1c 	bl	80059bc <pvPortMalloc>
 8003b84:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d003      	beq.n	8003b94 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b92:	e005      	b.n	8003ba0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b94:	6978      	ldr	r0, [r7, #20]
 8003b96:	f001 ffd9 	bl	8005b4c <vPortFree>
 8003b9a:	e001      	b.n	8003ba0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d013      	beq.n	8003bce <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003ba6:	88fa      	ldrh	r2, [r7, #6]
 8003ba8:	2300      	movs	r3, #0
 8003baa:	9303      	str	r3, [sp, #12]
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	9302      	str	r3, [sp, #8]
 8003bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb2:	9301      	str	r3, [sp, #4]
 8003bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	68b9      	ldr	r1, [r7, #8]
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 f80e 	bl	8003bde <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bc2:	69f8      	ldr	r0, [r7, #28]
 8003bc4:	f000 f89e 	bl	8003d04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	61bb      	str	r3, [r7, #24]
 8003bcc:	e002      	b.n	8003bd4 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003bce:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bd4:	69bb      	ldr	r3, [r7, #24]
	}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3720      	adds	r7, #32
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b088      	sub	sp, #32
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	60f8      	str	r0, [r7, #12]
 8003be6:	60b9      	str	r1, [r7, #8]
 8003be8:	607a      	str	r2, [r7, #4]
 8003bea:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bee:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	21a5      	movs	r1, #165	@ 0xa5
 8003bf8:	f002 fa19 	bl	800602e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003c06:	3b01      	subs	r3, #1
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4413      	add	r3, r2
 8003c0c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	f023 0307 	bic.w	r3, r3, #7
 8003c14:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00b      	beq.n	8003c38 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c24:	f383 8811 	msr	BASEPRI, r3
 8003c28:	f3bf 8f6f 	isb	sy
 8003c2c:	f3bf 8f4f 	dsb	sy
 8003c30:	617b      	str	r3, [r7, #20]
}
 8003c32:	bf00      	nop
 8003c34:	bf00      	nop
 8003c36:	e7fd      	b.n	8003c34 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d01f      	beq.n	8003c7e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c3e:	2300      	movs	r3, #0
 8003c40:	61fb      	str	r3, [r7, #28]
 8003c42:	e012      	b.n	8003c6a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c44:	68ba      	ldr	r2, [r7, #8]
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	4413      	add	r3, r2
 8003c4a:	7819      	ldrb	r1, [r3, #0]
 8003c4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	4413      	add	r3, r2
 8003c52:	3334      	adds	r3, #52	@ 0x34
 8003c54:	460a      	mov	r2, r1
 8003c56:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d006      	beq.n	8003c72 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	3301      	adds	r3, #1
 8003c68:	61fb      	str	r3, [r7, #28]
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	2b09      	cmp	r3, #9
 8003c6e:	d9e9      	bls.n	8003c44 <prvInitialiseNewTask+0x66>
 8003c70:	e000      	b.n	8003c74 <prvInitialiseNewTask+0x96>
			{
				break;
 8003c72:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003c7c:	e003      	b.n	8003c86 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c88:	2b04      	cmp	r3, #4
 8003c8a:	d901      	bls.n	8003c90 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c8c:	2304      	movs	r3, #4
 8003c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c94:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c9a:	649a      	str	r2, [r3, #72]	@ 0x48
		pxNewTCB->uxMutexesHeld = 0;
 8003c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7ff fa0c 	bl	80030c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cae:	3318      	adds	r3, #24
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7ff fa07 	bl	80030c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cbe:	f1c3 0205 	rsb	r2, r3, #5
 8003cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cca:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8003ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cce:	2200      	movs	r2, #0
 8003cd0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	68f9      	ldr	r1, [r7, #12]
 8003ce4:	69b8      	ldr	r0, [r7, #24]
 8003ce6:	f001 fc17 	bl	8005518 <pxPortInitialiseStack>
 8003cea:	4602      	mov	r2, r0
 8003cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d002      	beq.n	8003cfc <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cfa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003cfc:	bf00      	nop
 8003cfe:	3720      	adds	r7, #32
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003d0c:	f001 fd34 	bl	8005778 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003d10:	4b2c      	ldr	r3, [pc, #176]	@ (8003dc4 <prvAddNewTaskToReadyList+0xc0>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3301      	adds	r3, #1
 8003d16:	4a2b      	ldr	r2, [pc, #172]	@ (8003dc4 <prvAddNewTaskToReadyList+0xc0>)
 8003d18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003d1a:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003d22:	4a29      	ldr	r2, [pc, #164]	@ (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d28:	4b26      	ldr	r3, [pc, #152]	@ (8003dc4 <prvAddNewTaskToReadyList+0xc0>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d110      	bne.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d30:	f000 fd16 	bl	8004760 <prvInitialiseTaskLists>
 8003d34:	e00d      	b.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d36:	4b25      	ldr	r3, [pc, #148]	@ (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d109      	bne.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d3e:	4b22      	ldr	r3, [pc, #136]	@ (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d802      	bhi.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d4c:	4a1e      	ldr	r2, [pc, #120]	@ (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d52:	4b1f      	ldr	r3, [pc, #124]	@ (8003dd0 <prvAddNewTaskToReadyList+0xcc>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3301      	adds	r3, #1
 8003d58:	4a1d      	ldr	r2, [pc, #116]	@ (8003dd0 <prvAddNewTaskToReadyList+0xcc>)
 8003d5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8003dd0 <prvAddNewTaskToReadyList+0xcc>)
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	641a      	str	r2, [r3, #64]	@ 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d68:	2201      	movs	r2, #1
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	4b19      	ldr	r3, [pc, #100]	@ (8003dd4 <prvAddNewTaskToReadyList+0xd0>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	4a18      	ldr	r2, [pc, #96]	@ (8003dd4 <prvAddNewTaskToReadyList+0xd0>)
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	4a15      	ldr	r2, [pc, #84]	@ (8003dd8 <prvAddNewTaskToReadyList+0xd4>)
 8003d84:	441a      	add	r2, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	3304      	adds	r3, #4
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	4610      	mov	r0, r2
 8003d8e:	f7ff f9a6 	bl	80030de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d92:	f001 fd23 	bl	80057dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d96:	4b0d      	ldr	r3, [pc, #52]	@ (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00e      	beq.n	8003dbc <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d207      	bcs.n	8003dbc <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003dac:	4b0b      	ldr	r3, [pc, #44]	@ (8003ddc <prvAddNewTaskToReadyList+0xd8>)
 8003dae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003db2:	601a      	str	r2, [r3, #0]
 8003db4:	f3bf 8f4f 	dsb	sy
 8003db8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003dbc:	bf00      	nop
 8003dbe:	3708      	adds	r7, #8
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	20000248 	.word	0x20000248
 8003dc8:	20000170 	.word	0x20000170
 8003dcc:	20000254 	.word	0x20000254
 8003dd0:	20000264 	.word	0x20000264
 8003dd4:	20000250 	.word	0x20000250
 8003dd8:	20000174 	.word	0x20000174
 8003ddc:	e000ed04 	.word	0xe000ed04

08003de0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d018      	beq.n	8003e24 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003df2:	4b14      	ldr	r3, [pc, #80]	@ (8003e44 <vTaskDelay+0x64>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00b      	beq.n	8003e12 <vTaskDelay+0x32>
	__asm volatile
 8003dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dfe:	f383 8811 	msr	BASEPRI, r3
 8003e02:	f3bf 8f6f 	isb	sy
 8003e06:	f3bf 8f4f 	dsb	sy
 8003e0a:	60bb      	str	r3, [r7, #8]
}
 8003e0c:	bf00      	nop
 8003e0e:	bf00      	nop
 8003e10:	e7fd      	b.n	8003e0e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003e12:	f000 f8d3 	bl	8003fbc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003e16:	2100      	movs	r1, #0
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f000 fff9 	bl	8004e10 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003e1e:	f000 f8db 	bl	8003fd8 <xTaskResumeAll>
 8003e22:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d107      	bne.n	8003e3a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003e2a:	4b07      	ldr	r3, [pc, #28]	@ (8003e48 <vTaskDelay+0x68>)
 8003e2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e30:	601a      	str	r2, [r3, #0]
 8003e32:	f3bf 8f4f 	dsb	sy
 8003e36:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e3a:	bf00      	nop
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	20000270 	.word	0x20000270
 8003e48:	e000ed04 	.word	0xe000ed04

08003e4c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b088      	sub	sp, #32
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10b      	bne.n	8003e76 <eTaskGetState+0x2a>
	__asm volatile
 8003e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e62:	f383 8811 	msr	BASEPRI, r3
 8003e66:	f3bf 8f6f 	isb	sy
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	60bb      	str	r3, [r7, #8]
}
 8003e70:	bf00      	nop
 8003e72:	bf00      	nop
 8003e74:	e7fd      	b.n	8003e72 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8003e76:	4b24      	ldr	r3, [pc, #144]	@ (8003f08 <eTaskGetState+0xbc>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	69ba      	ldr	r2, [r7, #24]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d102      	bne.n	8003e86 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8003e80:	2300      	movs	r3, #0
 8003e82:	77fb      	strb	r3, [r7, #31]
 8003e84:	e03a      	b.n	8003efc <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8003e86:	f001 fc77 	bl	8005778 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8003e90:	4b1e      	ldr	r3, [pc, #120]	@ (8003f0c <eTaskGetState+0xc0>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8003e96:	4b1e      	ldr	r3, [pc, #120]	@ (8003f10 <eTaskGetState+0xc4>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8003e9c:	f001 fc9e 	bl	80057dc <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d003      	beq.n	8003eb0 <eTaskGetState+0x64>
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d102      	bne.n	8003eb6 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	77fb      	strb	r3, [r7, #31]
 8003eb4:	e022      	b.n	8003efc <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	4a16      	ldr	r2, [pc, #88]	@ (8003f14 <eTaskGetState+0xc8>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d112      	bne.n	8003ee4 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10b      	bne.n	8003ede <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d102      	bne.n	8003ed8 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	77fb      	strb	r3, [r7, #31]
 8003ed6:	e011      	b.n	8003efc <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	77fb      	strb	r3, [r7, #31]
 8003edc:	e00e      	b.n	8003efc <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8003ede:	2302      	movs	r3, #2
 8003ee0:	77fb      	strb	r3, [r7, #31]
 8003ee2:	e00b      	b.n	8003efc <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8003f18 <eTaskGetState+0xcc>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d002      	beq.n	8003ef2 <eTaskGetState+0xa6>
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d102      	bne.n	8003ef8 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8003ef2:	2304      	movs	r3, #4
 8003ef4:	77fb      	strb	r3, [r7, #31]
 8003ef6:	e001      	b.n	8003efc <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8003efc:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8003efe:	4618      	mov	r0, r3
 8003f00:	3720      	adds	r7, #32
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	20000170 	.word	0x20000170
 8003f0c:	20000200 	.word	0x20000200
 8003f10:	20000204 	.word	0x20000204
 8003f14:	20000234 	.word	0x20000234
 8003f18:	2000021c 	.word	0x2000021c

08003f1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003f22:	4b20      	ldr	r3, [pc, #128]	@ (8003fa4 <vTaskStartScheduler+0x88>)
 8003f24:	9301      	str	r3, [sp, #4]
 8003f26:	2300      	movs	r3, #0
 8003f28:	9300      	str	r3, [sp, #0]
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	2282      	movs	r2, #130	@ 0x82
 8003f2e:	491e      	ldr	r1, [pc, #120]	@ (8003fa8 <vTaskStartScheduler+0x8c>)
 8003f30:	481e      	ldr	r0, [pc, #120]	@ (8003fac <vTaskStartScheduler+0x90>)
 8003f32:	f7ff fe13 	bl	8003b5c <xTaskCreate>
 8003f36:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d102      	bne.n	8003f44 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8003f3e:	f000 ffcd 	bl	8004edc <xTimerCreateTimerTask>
 8003f42:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d118      	bne.n	8003f7c <vTaskStartScheduler+0x60>
	__asm volatile
 8003f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f4e:	f383 8811 	msr	BASEPRI, r3
 8003f52:	f3bf 8f6f 	isb	sy
 8003f56:	f3bf 8f4f 	dsb	sy
 8003f5a:	60bb      	str	r3, [r7, #8]
}
 8003f5c:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003f5e:	4b14      	ldr	r3, [pc, #80]	@ (8003fb0 <vTaskStartScheduler+0x94>)
 8003f60:	f04f 32ff 	mov.w	r2, #4294967295
 8003f64:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003f66:	4b13      	ldr	r3, [pc, #76]	@ (8003fb4 <vTaskStartScheduler+0x98>)
 8003f68:	2201      	movs	r2, #1
 8003f6a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003f6c:	4b12      	ldr	r3, [pc, #72]	@ (8003fb8 <vTaskStartScheduler+0x9c>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8003f72:	f7fc fb0d 	bl	8000590 <AppTimerStatsInit>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003f76:	f001 fb5b 	bl	8005630 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003f7a:	e00f      	b.n	8003f9c <vTaskStartScheduler+0x80>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f82:	d10b      	bne.n	8003f9c <vTaskStartScheduler+0x80>
	__asm volatile
 8003f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f88:	f383 8811 	msr	BASEPRI, r3
 8003f8c:	f3bf 8f6f 	isb	sy
 8003f90:	f3bf 8f4f 	dsb	sy
 8003f94:	607b      	str	r3, [r7, #4]
}
 8003f96:	bf00      	nop
 8003f98:	bf00      	nop
 8003f9a:	e7fd      	b.n	8003f98 <vTaskStartScheduler+0x7c>
}
 8003f9c:	bf00      	nop
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	2000026c 	.word	0x2000026c
 8003fa8:	080076f4 	.word	0x080076f4
 8003fac:	08004731 	.word	0x08004731
 8003fb0:	20000268 	.word	0x20000268
 8003fb4:	20000254 	.word	0x20000254
 8003fb8:	2000024c 	.word	0x2000024c

08003fbc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003fc0:	4b04      	ldr	r3, [pc, #16]	@ (8003fd4 <vTaskSuspendAll+0x18>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	4a03      	ldr	r2, [pc, #12]	@ (8003fd4 <vTaskSuspendAll+0x18>)
 8003fc8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8003fca:	bf00      	nop
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	20000270 	.word	0x20000270

08003fd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003fe6:	4b42      	ldr	r3, [pc, #264]	@ (80040f0 <xTaskResumeAll+0x118>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10b      	bne.n	8004006 <xTaskResumeAll+0x2e>
	__asm volatile
 8003fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff2:	f383 8811 	msr	BASEPRI, r3
 8003ff6:	f3bf 8f6f 	isb	sy
 8003ffa:	f3bf 8f4f 	dsb	sy
 8003ffe:	603b      	str	r3, [r7, #0]
}
 8004000:	bf00      	nop
 8004002:	bf00      	nop
 8004004:	e7fd      	b.n	8004002 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004006:	f001 fbb7 	bl	8005778 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800400a:	4b39      	ldr	r3, [pc, #228]	@ (80040f0 <xTaskResumeAll+0x118>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	3b01      	subs	r3, #1
 8004010:	4a37      	ldr	r2, [pc, #220]	@ (80040f0 <xTaskResumeAll+0x118>)
 8004012:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004014:	4b36      	ldr	r3, [pc, #216]	@ (80040f0 <xTaskResumeAll+0x118>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d161      	bne.n	80040e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800401c:	4b35      	ldr	r3, [pc, #212]	@ (80040f4 <xTaskResumeAll+0x11c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d05d      	beq.n	80040e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004024:	e02e      	b.n	8004084 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004026:	4b34      	ldr	r3, [pc, #208]	@ (80040f8 <xTaskResumeAll+0x120>)
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	3318      	adds	r3, #24
 8004032:	4618      	mov	r0, r3
 8004034:	f7ff f8b0 	bl	8003198 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	3304      	adds	r3, #4
 800403c:	4618      	mov	r0, r3
 800403e:	f7ff f8ab 	bl	8003198 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004046:	2201      	movs	r2, #1
 8004048:	409a      	lsls	r2, r3
 800404a:	4b2c      	ldr	r3, [pc, #176]	@ (80040fc <xTaskResumeAll+0x124>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4313      	orrs	r3, r2
 8004050:	4a2a      	ldr	r2, [pc, #168]	@ (80040fc <xTaskResumeAll+0x124>)
 8004052:	6013      	str	r3, [r2, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004058:	4613      	mov	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4a27      	ldr	r2, [pc, #156]	@ (8004100 <xTaskResumeAll+0x128>)
 8004062:	441a      	add	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	3304      	adds	r3, #4
 8004068:	4619      	mov	r1, r3
 800406a:	4610      	mov	r0, r2
 800406c:	f7ff f837 	bl	80030de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004074:	4b23      	ldr	r3, [pc, #140]	@ (8004104 <xTaskResumeAll+0x12c>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800407a:	429a      	cmp	r2, r3
 800407c:	d302      	bcc.n	8004084 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800407e:	4b22      	ldr	r3, [pc, #136]	@ (8004108 <xTaskResumeAll+0x130>)
 8004080:	2201      	movs	r2, #1
 8004082:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004084:	4b1c      	ldr	r3, [pc, #112]	@ (80040f8 <xTaskResumeAll+0x120>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1cc      	bne.n	8004026 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004092:	f000 fcb7 	bl	8004a04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004096:	4b1d      	ldr	r3, [pc, #116]	@ (800410c <xTaskResumeAll+0x134>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d010      	beq.n	80040c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80040a2:	f000 f8d7 	bl	8004254 <xTaskIncrementTick>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d002      	beq.n	80040b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80040ac:	4b16      	ldr	r3, [pc, #88]	@ (8004108 <xTaskResumeAll+0x130>)
 80040ae:	2201      	movs	r2, #1
 80040b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3b01      	subs	r3, #1
 80040b6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1f1      	bne.n	80040a2 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80040be:	4b13      	ldr	r3, [pc, #76]	@ (800410c <xTaskResumeAll+0x134>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80040c4:	4b10      	ldr	r3, [pc, #64]	@ (8004108 <xTaskResumeAll+0x130>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d009      	beq.n	80040e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80040cc:	2301      	movs	r3, #1
 80040ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80040d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004110 <xTaskResumeAll+0x138>)
 80040d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040d6:	601a      	str	r2, [r3, #0]
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80040e0:	f001 fb7c 	bl	80057dc <vPortExitCritical>

	return xAlreadyYielded;
 80040e4:	68bb      	ldr	r3, [r7, #8]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3710      	adds	r7, #16
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000270 	.word	0x20000270
 80040f4:	20000248 	.word	0x20000248
 80040f8:	20000208 	.word	0x20000208
 80040fc:	20000250 	.word	0x20000250
 8004100:	20000174 	.word	0x20000174
 8004104:	20000170 	.word	0x20000170
 8004108:	2000025c 	.word	0x2000025c
 800410c:	20000258 	.word	0x20000258
 8004110:	e000ed04 	.word	0xe000ed04

08004114 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800411a:	4b05      	ldr	r3, [pc, #20]	@ (8004130 <xTaskGetTickCount+0x1c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004120:	687b      	ldr	r3, [r7, #4]
}
 8004122:	4618      	mov	r0, r3
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	2000024c 	.word	0x2000024c

08004134 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8004140:	2300      	movs	r3, #0
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	2305      	movs	r3, #5
 8004146:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8004148:	f7ff ff38 	bl	8003fbc <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 800414c:	4b3b      	ldr	r3, [pc, #236]	@ (800423c <uxTaskGetSystemState+0x108>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	429a      	cmp	r2, r3
 8004154:	d36b      	bcc.n	800422e <uxTaskGetSystemState+0xfa>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	3b01      	subs	r3, #1
 800415a:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	4613      	mov	r3, r2
 8004160:	00db      	lsls	r3, r3, #3
 8004162:	4413      	add	r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	461a      	mov	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	1898      	adds	r0, r3, r2
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	4613      	mov	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	4413      	add	r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	4a32      	ldr	r2, [pc, #200]	@ (8004240 <uxTaskGetSystemState+0x10c>)
 8004178:	4413      	add	r3, r2
 800417a:	2201      	movs	r2, #1
 800417c:	4619      	mov	r1, r3
 800417e:	f000 fbc3 	bl	8004908 <prvListTasksWithinSingleList>
 8004182:	4602      	mov	r2, r0
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	4413      	add	r3, r2
 8004188:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1e2      	bne.n	8004156 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	4613      	mov	r3, r2
 8004194:	00db      	lsls	r3, r3, #3
 8004196:	4413      	add	r3, r2
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	461a      	mov	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	4413      	add	r3, r2
 80041a0:	4a28      	ldr	r2, [pc, #160]	@ (8004244 <uxTaskGetSystemState+0x110>)
 80041a2:	6811      	ldr	r1, [r2, #0]
 80041a4:	2202      	movs	r2, #2
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 fbae 	bl	8004908 <prvListTasksWithinSingleList>
 80041ac:	4602      	mov	r2, r0
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	4413      	add	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 80041b4:	697a      	ldr	r2, [r7, #20]
 80041b6:	4613      	mov	r3, r2
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	4413      	add	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	461a      	mov	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	4413      	add	r3, r2
 80041c4:	4a20      	ldr	r2, [pc, #128]	@ (8004248 <uxTaskGetSystemState+0x114>)
 80041c6:	6811      	ldr	r1, [r2, #0]
 80041c8:	2202      	movs	r2, #2
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 fb9c 	bl	8004908 <prvListTasksWithinSingleList>
 80041d0:	4602      	mov	r2, r0
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	4413      	add	r3, r2
 80041d6:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	4613      	mov	r3, r2
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	4413      	add	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	461a      	mov	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4413      	add	r3, r2
 80041e8:	2204      	movs	r2, #4
 80041ea:	4918      	ldr	r1, [pc, #96]	@ (800424c <uxTaskGetSystemState+0x118>)
 80041ec:	4618      	mov	r0, r3
 80041ee:	f000 fb8b 	bl	8004908 <prvListTasksWithinSingleList>
 80041f2:	4602      	mov	r2, r0
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	4413      	add	r3, r2
 80041f8:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	4613      	mov	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	461a      	mov	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	4413      	add	r3, r2
 800420a:	2203      	movs	r2, #3
 800420c:	4910      	ldr	r1, [pc, #64]	@ (8004250 <uxTaskGetSystemState+0x11c>)
 800420e:	4618      	mov	r0, r3
 8004210:	f000 fb7a 	bl	8004908 <prvListTasksWithinSingleList>
 8004214:	4602      	mov	r2, r0
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	4413      	add	r3, r2
 800421a:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <uxTaskGetSystemState+0xfa>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8004222:	f7fc f9c1 	bl	80005a8 <AppTimerStatsValue>
 8004226:	4603      	mov	r3, r0
 8004228:	461a      	mov	r2, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 800422e:	f7ff fed3 	bl	8003fd8 <xTaskResumeAll>

		return uxTask;
 8004232:	697b      	ldr	r3, [r7, #20]
	}
 8004234:	4618      	mov	r0, r3
 8004236:	3718      	adds	r7, #24
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	20000248 	.word	0x20000248
 8004240:	20000174 	.word	0x20000174
 8004244:	20000200 	.word	0x20000200
 8004248:	20000204 	.word	0x20000204
 800424c:	2000021c 	.word	0x2000021c
 8004250:	20000234 	.word	0x20000234

08004254 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800425a:	2300      	movs	r3, #0
 800425c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800425e:	4b4f      	ldr	r3, [pc, #316]	@ (800439c <xTaskIncrementTick+0x148>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	f040 8089 	bne.w	800437a <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004268:	4b4d      	ldr	r3, [pc, #308]	@ (80043a0 <xTaskIncrementTick+0x14c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	3301      	adds	r3, #1
 800426e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004270:	4a4b      	ldr	r2, [pc, #300]	@ (80043a0 <xTaskIncrementTick+0x14c>)
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d121      	bne.n	80042c0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800427c:	4b49      	ldr	r3, [pc, #292]	@ (80043a4 <xTaskIncrementTick+0x150>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00b      	beq.n	800429e <xTaskIncrementTick+0x4a>
	__asm volatile
 8004286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800428a:	f383 8811 	msr	BASEPRI, r3
 800428e:	f3bf 8f6f 	isb	sy
 8004292:	f3bf 8f4f 	dsb	sy
 8004296:	603b      	str	r3, [r7, #0]
}
 8004298:	bf00      	nop
 800429a:	bf00      	nop
 800429c:	e7fd      	b.n	800429a <xTaskIncrementTick+0x46>
 800429e:	4b41      	ldr	r3, [pc, #260]	@ (80043a4 <xTaskIncrementTick+0x150>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	4b40      	ldr	r3, [pc, #256]	@ (80043a8 <xTaskIncrementTick+0x154>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a3e      	ldr	r2, [pc, #248]	@ (80043a4 <xTaskIncrementTick+0x150>)
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	4a3e      	ldr	r2, [pc, #248]	@ (80043a8 <xTaskIncrementTick+0x154>)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6013      	str	r3, [r2, #0]
 80042b2:	4b3e      	ldr	r3, [pc, #248]	@ (80043ac <xTaskIncrementTick+0x158>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	3301      	adds	r3, #1
 80042b8:	4a3c      	ldr	r2, [pc, #240]	@ (80043ac <xTaskIncrementTick+0x158>)
 80042ba:	6013      	str	r3, [r2, #0]
 80042bc:	f000 fba2 	bl	8004a04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80042c0:	4b3b      	ldr	r3, [pc, #236]	@ (80043b0 <xTaskIncrementTick+0x15c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d348      	bcc.n	800435c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042ca:	4b36      	ldr	r3, [pc, #216]	@ (80043a4 <xTaskIncrementTick+0x150>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d104      	bne.n	80042de <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042d4:	4b36      	ldr	r3, [pc, #216]	@ (80043b0 <xTaskIncrementTick+0x15c>)
 80042d6:	f04f 32ff 	mov.w	r2, #4294967295
 80042da:	601a      	str	r2, [r3, #0]
					break;
 80042dc:	e03e      	b.n	800435c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042de:	4b31      	ldr	r3, [pc, #196]	@ (80043a4 <xTaskIncrementTick+0x150>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d203      	bcs.n	80042fe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80042f6:	4a2e      	ldr	r2, [pc, #184]	@ (80043b0 <xTaskIncrementTick+0x15c>)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80042fc:	e02e      	b.n	800435c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	3304      	adds	r3, #4
 8004302:	4618      	mov	r0, r3
 8004304:	f7fe ff48 	bl	8003198 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800430c:	2b00      	cmp	r3, #0
 800430e:	d004      	beq.n	800431a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	3318      	adds	r3, #24
 8004314:	4618      	mov	r0, r3
 8004316:	f7fe ff3f 	bl	8003198 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800431e:	2201      	movs	r2, #1
 8004320:	409a      	lsls	r2, r3
 8004322:	4b24      	ldr	r3, [pc, #144]	@ (80043b4 <xTaskIncrementTick+0x160>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4313      	orrs	r3, r2
 8004328:	4a22      	ldr	r2, [pc, #136]	@ (80043b4 <xTaskIncrementTick+0x160>)
 800432a:	6013      	str	r3, [r2, #0]
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004330:	4613      	mov	r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	4413      	add	r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4a1f      	ldr	r2, [pc, #124]	@ (80043b8 <xTaskIncrementTick+0x164>)
 800433a:	441a      	add	r2, r3
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	3304      	adds	r3, #4
 8004340:	4619      	mov	r1, r3
 8004342:	4610      	mov	r0, r2
 8004344:	f7fe fecb 	bl	80030de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800434c:	4b1b      	ldr	r3, [pc, #108]	@ (80043bc <xTaskIncrementTick+0x168>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004352:	429a      	cmp	r2, r3
 8004354:	d3b9      	bcc.n	80042ca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004356:	2301      	movs	r3, #1
 8004358:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800435a:	e7b6      	b.n	80042ca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800435c:	4b17      	ldr	r3, [pc, #92]	@ (80043bc <xTaskIncrementTick+0x168>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004362:	4915      	ldr	r1, [pc, #84]	@ (80043b8 <xTaskIncrementTick+0x164>)
 8004364:	4613      	mov	r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	4413      	add	r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	440b      	add	r3, r1
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d907      	bls.n	8004384 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8004374:	2301      	movs	r3, #1
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	e004      	b.n	8004384 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800437a:	4b11      	ldr	r3, [pc, #68]	@ (80043c0 <xTaskIncrementTick+0x16c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	3301      	adds	r3, #1
 8004380:	4a0f      	ldr	r2, [pc, #60]	@ (80043c0 <xTaskIncrementTick+0x16c>)
 8004382:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004384:	4b0f      	ldr	r3, [pc, #60]	@ (80043c4 <xTaskIncrementTick+0x170>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 800438c:	2301      	movs	r3, #1
 800438e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004390:	697b      	ldr	r3, [r7, #20]
}
 8004392:	4618      	mov	r0, r3
 8004394:	3718      	adds	r7, #24
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	20000270 	.word	0x20000270
 80043a0:	2000024c 	.word	0x2000024c
 80043a4:	20000200 	.word	0x20000200
 80043a8:	20000204 	.word	0x20000204
 80043ac:	20000260 	.word	0x20000260
 80043b0:	20000268 	.word	0x20000268
 80043b4:	20000250 	.word	0x20000250
 80043b8:	20000174 	.word	0x20000174
 80043bc:	20000170 	.word	0x20000170
 80043c0:	20000258 	.word	0x20000258
 80043c4:	2000025c 	.word	0x2000025c

080043c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80043ce:	4b33      	ldr	r3, [pc, #204]	@ (800449c <vTaskSwitchContext+0xd4>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80043d6:	4b32      	ldr	r3, [pc, #200]	@ (80044a0 <vTaskSwitchContext+0xd8>)
 80043d8:	2201      	movs	r2, #1
 80043da:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80043dc:	e05a      	b.n	8004494 <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 80043de:	4b30      	ldr	r3, [pc, #192]	@ (80044a0 <vTaskSwitchContext+0xd8>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80043e4:	f7fc f8e0 	bl	80005a8 <AppTimerStatsValue>
 80043e8:	4603      	mov	r3, r0
 80043ea:	461a      	mov	r2, r3
 80043ec:	4b2d      	ldr	r3, [pc, #180]	@ (80044a4 <vTaskSwitchContext+0xdc>)
 80043ee:	601a      	str	r2, [r3, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80043f0:	4b2c      	ldr	r3, [pc, #176]	@ (80044a4 <vTaskSwitchContext+0xdc>)
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	4b2c      	ldr	r3, [pc, #176]	@ (80044a8 <vTaskSwitchContext+0xe0>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d909      	bls.n	8004410 <vTaskSwitchContext+0x48>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80043fc:	4b2b      	ldr	r3, [pc, #172]	@ (80044ac <vTaskSwitchContext+0xe4>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004402:	4a28      	ldr	r2, [pc, #160]	@ (80044a4 <vTaskSwitchContext+0xdc>)
 8004404:	6810      	ldr	r0, [r2, #0]
 8004406:	4a28      	ldr	r2, [pc, #160]	@ (80044a8 <vTaskSwitchContext+0xe0>)
 8004408:	6812      	ldr	r2, [r2, #0]
 800440a:	1a82      	subs	r2, r0, r2
 800440c:	440a      	add	r2, r1
 800440e:	651a      	str	r2, [r3, #80]	@ 0x50
			ulTaskSwitchedInTime = ulTotalRunTime;
 8004410:	4b24      	ldr	r3, [pc, #144]	@ (80044a4 <vTaskSwitchContext+0xdc>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a24      	ldr	r2, [pc, #144]	@ (80044a8 <vTaskSwitchContext+0xe0>)
 8004416:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004418:	4b25      	ldr	r3, [pc, #148]	@ (80044b0 <vTaskSwitchContext+0xe8>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	fab3 f383 	clz	r3, r3
 8004424:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004426:	7afb      	ldrb	r3, [r7, #11]
 8004428:	f1c3 031f 	rsb	r3, r3, #31
 800442c:	617b      	str	r3, [r7, #20]
 800442e:	4921      	ldr	r1, [pc, #132]	@ (80044b4 <vTaskSwitchContext+0xec>)
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	4613      	mov	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	440b      	add	r3, r1
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10b      	bne.n	800445a <vTaskSwitchContext+0x92>
	__asm volatile
 8004442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004446:	f383 8811 	msr	BASEPRI, r3
 800444a:	f3bf 8f6f 	isb	sy
 800444e:	f3bf 8f4f 	dsb	sy
 8004452:	607b      	str	r3, [r7, #4]
}
 8004454:	bf00      	nop
 8004456:	bf00      	nop
 8004458:	e7fd      	b.n	8004456 <vTaskSwitchContext+0x8e>
 800445a:	697a      	ldr	r2, [r7, #20]
 800445c:	4613      	mov	r3, r2
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	4413      	add	r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	4a13      	ldr	r2, [pc, #76]	@ (80044b4 <vTaskSwitchContext+0xec>)
 8004466:	4413      	add	r3, r2
 8004468:	613b      	str	r3, [r7, #16]
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	605a      	str	r2, [r3, #4]
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	3308      	adds	r3, #8
 800447c:	429a      	cmp	r2, r3
 800447e:	d104      	bne.n	800448a <vTaskSwitchContext+0xc2>
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	4a06      	ldr	r2, [pc, #24]	@ (80044ac <vTaskSwitchContext+0xe4>)
 8004492:	6013      	str	r3, [r2, #0]
}
 8004494:	bf00      	nop
 8004496:	3718      	adds	r7, #24
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	20000270 	.word	0x20000270
 80044a0:	2000025c 	.word	0x2000025c
 80044a4:	20000278 	.word	0x20000278
 80044a8:	20000274 	.word	0x20000274
 80044ac:	20000170 	.word	0x20000170
 80044b0:	20000250 	.word	0x20000250
 80044b4:	20000174 	.word	0x20000174

080044b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10b      	bne.n	80044e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	60fb      	str	r3, [r7, #12]
}
 80044da:	bf00      	nop
 80044dc:	bf00      	nop
 80044de:	e7fd      	b.n	80044dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80044e0:	4b07      	ldr	r3, [pc, #28]	@ (8004500 <vTaskPlaceOnEventList+0x48>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	3318      	adds	r3, #24
 80044e6:	4619      	mov	r1, r3
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f7fe fe1c 	bl	8003126 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80044ee:	2101      	movs	r1, #1
 80044f0:	6838      	ldr	r0, [r7, #0]
 80044f2:	f000 fc8d 	bl	8004e10 <prvAddCurrentTaskToDelayedList>
}
 80044f6:	bf00      	nop
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	20000170 	.word	0x20000170

08004504 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d10b      	bne.n	800452e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800451a:	f383 8811 	msr	BASEPRI, r3
 800451e:	f3bf 8f6f 	isb	sy
 8004522:	f3bf 8f4f 	dsb	sy
 8004526:	617b      	str	r3, [r7, #20]
}
 8004528:	bf00      	nop
 800452a:	bf00      	nop
 800452c:	e7fd      	b.n	800452a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800452e:	4b0a      	ldr	r3, [pc, #40]	@ (8004558 <vTaskPlaceOnEventListRestricted+0x54>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	3318      	adds	r3, #24
 8004534:	4619      	mov	r1, r3
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f7fe fdd1 	bl	80030de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d002      	beq.n	8004548 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004542:	f04f 33ff 	mov.w	r3, #4294967295
 8004546:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004548:	6879      	ldr	r1, [r7, #4]
 800454a:	68b8      	ldr	r0, [r7, #8]
 800454c:	f000 fc60 	bl	8004e10 <prvAddCurrentTaskToDelayedList>
	}
 8004550:	bf00      	nop
 8004552:	3718      	adds	r7, #24
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	20000170 	.word	0x20000170

0800455c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10b      	bne.n	800458a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004576:	f383 8811 	msr	BASEPRI, r3
 800457a:	f3bf 8f6f 	isb	sy
 800457e:	f3bf 8f4f 	dsb	sy
 8004582:	60fb      	str	r3, [r7, #12]
}
 8004584:	bf00      	nop
 8004586:	bf00      	nop
 8004588:	e7fd      	b.n	8004586 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	3318      	adds	r3, #24
 800458e:	4618      	mov	r0, r3
 8004590:	f7fe fe02 	bl	8003198 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004594:	4b1d      	ldr	r3, [pc, #116]	@ (800460c <xTaskRemoveFromEventList+0xb0>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d11c      	bne.n	80045d6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	3304      	adds	r3, #4
 80045a0:	4618      	mov	r0, r3
 80045a2:	f7fe fdf9 	bl	8003198 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045aa:	2201      	movs	r2, #1
 80045ac:	409a      	lsls	r2, r3
 80045ae:	4b18      	ldr	r3, [pc, #96]	@ (8004610 <xTaskRemoveFromEventList+0xb4>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	4a16      	ldr	r2, [pc, #88]	@ (8004610 <xTaskRemoveFromEventList+0xb4>)
 80045b6:	6013      	str	r3, [r2, #0]
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045bc:	4613      	mov	r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	4413      	add	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	4a13      	ldr	r2, [pc, #76]	@ (8004614 <xTaskRemoveFromEventList+0xb8>)
 80045c6:	441a      	add	r2, r3
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	3304      	adds	r3, #4
 80045cc:	4619      	mov	r1, r3
 80045ce:	4610      	mov	r0, r2
 80045d0:	f7fe fd85 	bl	80030de <vListInsertEnd>
 80045d4:	e005      	b.n	80045e2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	3318      	adds	r3, #24
 80045da:	4619      	mov	r1, r3
 80045dc:	480e      	ldr	r0, [pc, #56]	@ (8004618 <xTaskRemoveFromEventList+0xbc>)
 80045de:	f7fe fd7e 	bl	80030de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045e6:	4b0d      	ldr	r3, [pc, #52]	@ (800461c <xTaskRemoveFromEventList+0xc0>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d905      	bls.n	80045fc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80045f0:	2301      	movs	r3, #1
 80045f2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80045f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004620 <xTaskRemoveFromEventList+0xc4>)
 80045f6:	2201      	movs	r2, #1
 80045f8:	601a      	str	r2, [r3, #0]
 80045fa:	e001      	b.n	8004600 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80045fc:	2300      	movs	r3, #0
 80045fe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004600:	697b      	ldr	r3, [r7, #20]
}
 8004602:	4618      	mov	r0, r3
 8004604:	3718      	adds	r7, #24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	20000270 	.word	0x20000270
 8004610:	20000250 	.word	0x20000250
 8004614:	20000174 	.word	0x20000174
 8004618:	20000208 	.word	0x20000208
 800461c:	20000170 	.word	0x20000170
 8004620:	2000025c 	.word	0x2000025c

08004624 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800462c:	4b06      	ldr	r3, [pc, #24]	@ (8004648 <vTaskInternalSetTimeOutState+0x24>)
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004634:	4b05      	ldr	r3, [pc, #20]	@ (800464c <vTaskInternalSetTimeOutState+0x28>)
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	605a      	str	r2, [r3, #4]
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	20000260 	.word	0x20000260
 800464c:	2000024c 	.word	0x2000024c

08004650 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b088      	sub	sp, #32
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10b      	bne.n	8004678 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004664:	f383 8811 	msr	BASEPRI, r3
 8004668:	f3bf 8f6f 	isb	sy
 800466c:	f3bf 8f4f 	dsb	sy
 8004670:	613b      	str	r3, [r7, #16]
}
 8004672:	bf00      	nop
 8004674:	bf00      	nop
 8004676:	e7fd      	b.n	8004674 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10b      	bne.n	8004696 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800467e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004682:	f383 8811 	msr	BASEPRI, r3
 8004686:	f3bf 8f6f 	isb	sy
 800468a:	f3bf 8f4f 	dsb	sy
 800468e:	60fb      	str	r3, [r7, #12]
}
 8004690:	bf00      	nop
 8004692:	bf00      	nop
 8004694:	e7fd      	b.n	8004692 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004696:	f001 f86f 	bl	8005778 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800469a:	4b1d      	ldr	r3, [pc, #116]	@ (8004710 <xTaskCheckForTimeOut+0xc0>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b2:	d102      	bne.n	80046ba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80046b4:	2300      	movs	r3, #0
 80046b6:	61fb      	str	r3, [r7, #28]
 80046b8:	e023      	b.n	8004702 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	4b15      	ldr	r3, [pc, #84]	@ (8004714 <xTaskCheckForTimeOut+0xc4>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d007      	beq.n	80046d6 <xTaskCheckForTimeOut+0x86>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	69ba      	ldr	r2, [r7, #24]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d302      	bcc.n	80046d6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80046d0:	2301      	movs	r3, #1
 80046d2:	61fb      	str	r3, [r7, #28]
 80046d4:	e015      	b.n	8004702 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d20b      	bcs.n	80046f8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	1ad2      	subs	r2, r2, r3
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7ff ff99 	bl	8004624 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80046f2:	2300      	movs	r3, #0
 80046f4:	61fb      	str	r3, [r7, #28]
 80046f6:	e004      	b.n	8004702 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	2200      	movs	r2, #0
 80046fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80046fe:	2301      	movs	r3, #1
 8004700:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004702:	f001 f86b 	bl	80057dc <vPortExitCritical>

	return xReturn;
 8004706:	69fb      	ldr	r3, [r7, #28]
}
 8004708:	4618      	mov	r0, r3
 800470a:	3720      	adds	r7, #32
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	2000024c 	.word	0x2000024c
 8004714:	20000260 	.word	0x20000260

08004718 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004718:	b480      	push	{r7}
 800471a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800471c:	4b03      	ldr	r3, [pc, #12]	@ (800472c <vTaskMissedYield+0x14>)
 800471e:	2201      	movs	r2, #1
 8004720:	601a      	str	r2, [r3, #0]
}
 8004722:	bf00      	nop
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr
 800472c:	2000025c 	.word	0x2000025c

08004730 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004738:	f000 f852 	bl	80047e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800473c:	4b06      	ldr	r3, [pc, #24]	@ (8004758 <prvIdleTask+0x28>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d9f9      	bls.n	8004738 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004744:	4b05      	ldr	r3, [pc, #20]	@ (800475c <prvIdleTask+0x2c>)
 8004746:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	f3bf 8f4f 	dsb	sy
 8004750:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004754:	e7f0      	b.n	8004738 <prvIdleTask+0x8>
 8004756:	bf00      	nop
 8004758:	20000174 	.word	0x20000174
 800475c:	e000ed04 	.word	0xe000ed04

08004760 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004766:	2300      	movs	r3, #0
 8004768:	607b      	str	r3, [r7, #4]
 800476a:	e00c      	b.n	8004786 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	4613      	mov	r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	4413      	add	r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	4a12      	ldr	r2, [pc, #72]	@ (80047c0 <prvInitialiseTaskLists+0x60>)
 8004778:	4413      	add	r3, r2
 800477a:	4618      	mov	r0, r3
 800477c:	f7fe fc82 	bl	8003084 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	3301      	adds	r3, #1
 8004784:	607b      	str	r3, [r7, #4]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2b04      	cmp	r3, #4
 800478a:	d9ef      	bls.n	800476c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800478c:	480d      	ldr	r0, [pc, #52]	@ (80047c4 <prvInitialiseTaskLists+0x64>)
 800478e:	f7fe fc79 	bl	8003084 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004792:	480d      	ldr	r0, [pc, #52]	@ (80047c8 <prvInitialiseTaskLists+0x68>)
 8004794:	f7fe fc76 	bl	8003084 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004798:	480c      	ldr	r0, [pc, #48]	@ (80047cc <prvInitialiseTaskLists+0x6c>)
 800479a:	f7fe fc73 	bl	8003084 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800479e:	480c      	ldr	r0, [pc, #48]	@ (80047d0 <prvInitialiseTaskLists+0x70>)
 80047a0:	f7fe fc70 	bl	8003084 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80047a4:	480b      	ldr	r0, [pc, #44]	@ (80047d4 <prvInitialiseTaskLists+0x74>)
 80047a6:	f7fe fc6d 	bl	8003084 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80047aa:	4b0b      	ldr	r3, [pc, #44]	@ (80047d8 <prvInitialiseTaskLists+0x78>)
 80047ac:	4a05      	ldr	r2, [pc, #20]	@ (80047c4 <prvInitialiseTaskLists+0x64>)
 80047ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80047b0:	4b0a      	ldr	r3, [pc, #40]	@ (80047dc <prvInitialiseTaskLists+0x7c>)
 80047b2:	4a05      	ldr	r2, [pc, #20]	@ (80047c8 <prvInitialiseTaskLists+0x68>)
 80047b4:	601a      	str	r2, [r3, #0]
}
 80047b6:	bf00      	nop
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	20000174 	.word	0x20000174
 80047c4:	200001d8 	.word	0x200001d8
 80047c8:	200001ec 	.word	0x200001ec
 80047cc:	20000208 	.word	0x20000208
 80047d0:	2000021c 	.word	0x2000021c
 80047d4:	20000234 	.word	0x20000234
 80047d8:	20000200 	.word	0x20000200
 80047dc:	20000204 	.word	0x20000204

080047e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047e6:	e019      	b.n	800481c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80047e8:	f000 ffc6 	bl	8005778 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047ec:	4b10      	ldr	r3, [pc, #64]	@ (8004830 <prvCheckTasksWaitingTermination+0x50>)
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	3304      	adds	r3, #4
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7fe fccd 	bl	8003198 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80047fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004834 <prvCheckTasksWaitingTermination+0x54>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	3b01      	subs	r3, #1
 8004804:	4a0b      	ldr	r2, [pc, #44]	@ (8004834 <prvCheckTasksWaitingTermination+0x54>)
 8004806:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004808:	4b0b      	ldr	r3, [pc, #44]	@ (8004838 <prvCheckTasksWaitingTermination+0x58>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	3b01      	subs	r3, #1
 800480e:	4a0a      	ldr	r2, [pc, #40]	@ (8004838 <prvCheckTasksWaitingTermination+0x58>)
 8004810:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004812:	f000 ffe3 	bl	80057dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 f8e4 	bl	80049e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800481c:	4b06      	ldr	r3, [pc, #24]	@ (8004838 <prvCheckTasksWaitingTermination+0x58>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1e1      	bne.n	80047e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004824:	bf00      	nop
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	2000021c 	.word	0x2000021c
 8004834:	20000248 	.word	0x20000248
 8004838:	20000230 	.word	0x20000230

0800483c <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
 8004848:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d102      	bne.n	8004856 <vTaskGetInfo+0x1a>
 8004850:	4b2c      	ldr	r3, [pc, #176]	@ (8004904 <vTaskGetInfo+0xc8>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	e000      	b.n	8004858 <vTaskGetInfo+0x1c>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8004892:	78fb      	ldrb	r3, [r7, #3]
 8004894:	2b05      	cmp	r3, #5
 8004896:	d01a      	beq.n	80048ce <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 8004898:	4b1a      	ldr	r3, [pc, #104]	@ (8004904 <vTaskGetInfo+0xc8>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d103      	bne.n	80048aa <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2200      	movs	r2, #0
 80048a6:	731a      	strb	r2, [r3, #12]
 80048a8:	e018      	b.n	80048dc <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	78fa      	ldrb	r2, [r7, #3]
 80048ae:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 80048b0:	78fb      	ldrb	r3, [r7, #3]
 80048b2:	2b03      	cmp	r3, #3
 80048b4:	d112      	bne.n	80048dc <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 80048b6:	f7ff fb81 	bl	8003fbc <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d002      	beq.n	80048c8 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2202      	movs	r2, #2
 80048c6:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 80048c8:	f7ff fb86 	bl	8003fd8 <xTaskResumeAll>
 80048cc:	e006      	b.n	80048dc <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 80048ce:	6978      	ldr	r0, [r7, #20]
 80048d0:	f7ff fabc 	bl	8003e4c <eTaskGetState>
 80048d4:	4603      	mov	r3, r0
 80048d6:	461a      	mov	r2, r3
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d009      	beq.n	80048f6 <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 f860 	bl	80049ac <prvTaskCheckFreeStackSpace>
 80048ec:	4603      	mov	r3, r0
 80048ee:	461a      	mov	r2, r3
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 80048f4:	e002      	b.n	80048fc <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	2200      	movs	r2, #0
 80048fa:	841a      	strh	r2, [r3, #32]
	}
 80048fc:	bf00      	nop
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	20000170 	.word	0x20000170

08004908 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8004908:	b580      	push	{r7, lr}
 800490a:	b08a      	sub	sp, #40	@ 0x28
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	4613      	mov	r3, r2
 8004914:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 8004916:	2300      	movs	r3, #0
 8004918:	627b      	str	r3, [r7, #36]	@ 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d03f      	beq.n	80049a2 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	623b      	str	r3, [r7, #32]
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	685a      	ldr	r2, [r3, #4]
 800492c:	6a3b      	ldr	r3, [r7, #32]
 800492e:	605a      	str	r2, [r3, #4]
 8004930:	6a3b      	ldr	r3, [r7, #32]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	6a3b      	ldr	r3, [r7, #32]
 8004936:	3308      	adds	r3, #8
 8004938:	429a      	cmp	r2, r3
 800493a:	d104      	bne.n	8004946 <prvListTasksWithinSingleList+0x3e>
 800493c:	6a3b      	ldr	r3, [r7, #32]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	6a3b      	ldr	r3, [r7, #32]
 8004944:	605a      	str	r2, [r3, #4]
 8004946:	6a3b      	ldr	r3, [r7, #32]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	61bb      	str	r3, [r7, #24]
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	605a      	str	r2, [r3, #4]
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	3308      	adds	r3, #8
 8004964:	429a      	cmp	r2, r3
 8004966:	d104      	bne.n	8004972 <prvListTasksWithinSingleList+0x6a>
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	605a      	str	r2, [r3, #4]
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800497a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800497c:	4613      	mov	r3, r2
 800497e:	00db      	lsls	r3, r3, #3
 8004980:	4413      	add	r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	461a      	mov	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	1899      	adds	r1, r3, r2
 800498a:	79fb      	ldrb	r3, [r7, #7]
 800498c:	2201      	movs	r2, #1
 800498e:	6978      	ldr	r0, [r7, #20]
 8004990:	f7ff ff54 	bl	800483c <vTaskGetInfo>
				uxTask++;
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004996:	3301      	adds	r3, #1
 8004998:	627b      	str	r3, [r7, #36]	@ 0x24
			} while( pxNextTCB != pxFirstTCB );
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d1d5      	bne.n	800494e <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 80049a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3728      	adds	r7, #40	@ 0x28
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80049b4:	2300      	movs	r3, #0
 80049b6:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80049b8:	e005      	b.n	80049c6 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	3301      	adds	r3, #1
 80049be:	607b      	str	r3, [r7, #4]
			ulCount++;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	3301      	adds	r3, #1
 80049c4:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	2ba5      	cmp	r3, #165	@ 0xa5
 80049cc:	d0f5      	beq.n	80049ba <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	089b      	lsrs	r3, r3, #2
 80049d2:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	b29b      	uxth	r3, r3
	}
 80049d8:	4618      	mov	r0, r3
 80049da:	3714      	adds	r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f0:	4618      	mov	r0, r3
 80049f2:	f001 f8ab 	bl	8005b4c <vPortFree>
			vPortFree( pxTCB );
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f001 f8a8 	bl	8005b4c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80049fc:	bf00      	nop
 80049fe:	3708      	adds	r7, #8
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8004a3c <prvResetNextTaskUnblockTime+0x38>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d104      	bne.n	8004a1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004a14:	4b0a      	ldr	r3, [pc, #40]	@ (8004a40 <prvResetNextTaskUnblockTime+0x3c>)
 8004a16:	f04f 32ff 	mov.w	r2, #4294967295
 8004a1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004a1c:	e008      	b.n	8004a30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a1e:	4b07      	ldr	r3, [pc, #28]	@ (8004a3c <prvResetNextTaskUnblockTime+0x38>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	4a04      	ldr	r2, [pc, #16]	@ (8004a40 <prvResetNextTaskUnblockTime+0x3c>)
 8004a2e:	6013      	str	r3, [r2, #0]
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr
 8004a3c:	20000200 	.word	0x20000200
 8004a40:	20000268 	.word	0x20000268

08004a44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8004a78 <xTaskGetSchedulerState+0x34>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d102      	bne.n	8004a58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004a52:	2301      	movs	r3, #1
 8004a54:	607b      	str	r3, [r7, #4]
 8004a56:	e008      	b.n	8004a6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a58:	4b08      	ldr	r3, [pc, #32]	@ (8004a7c <xTaskGetSchedulerState+0x38>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d102      	bne.n	8004a66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004a60:	2302      	movs	r3, #2
 8004a62:	607b      	str	r3, [r7, #4]
 8004a64:	e001      	b.n	8004a6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004a66:	2300      	movs	r3, #0
 8004a68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004a6a:	687b      	ldr	r3, [r7, #4]
	}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr
 8004a78:	20000254 	.word	0x20000254
 8004a7c:	20000270 	.word	0x20000270

08004a80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b086      	sub	sp, #24
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d070      	beq.n	8004b78 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004a96:	4b3b      	ldr	r3, [pc, #236]	@ (8004b84 <xTaskPriorityDisinherit+0x104>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	693a      	ldr	r2, [r7, #16]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d00b      	beq.n	8004ab8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa4:	f383 8811 	msr	BASEPRI, r3
 8004aa8:	f3bf 8f6f 	isb	sy
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	60fb      	str	r3, [r7, #12]
}
 8004ab2:	bf00      	nop
 8004ab4:	bf00      	nop
 8004ab6:	e7fd      	b.n	8004ab4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d10b      	bne.n	8004ad8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac4:	f383 8811 	msr	BASEPRI, r3
 8004ac8:	f3bf 8f6f 	isb	sy
 8004acc:	f3bf 8f4f 	dsb	sy
 8004ad0:	60bb      	str	r3, [r7, #8]
}
 8004ad2:	bf00      	nop
 8004ad4:	bf00      	nop
 8004ad6:	e7fd      	b.n	8004ad4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004adc:	1e5a      	subs	r2, r3, #1
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	64da      	str	r2, [r3, #76]	@ 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d044      	beq.n	8004b78 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d140      	bne.n	8004b78 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	3304      	adds	r3, #4
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fe fb4c 	bl	8003198 <uxListRemove>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d115      	bne.n	8004b32 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b0a:	491f      	ldr	r1, [pc, #124]	@ (8004b88 <xTaskPriorityDisinherit+0x108>)
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	4413      	add	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10a      	bne.n	8004b32 <xTaskPriorityDisinherit+0xb2>
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b20:	2201      	movs	r2, #1
 8004b22:	fa02 f303 	lsl.w	r3, r2, r3
 8004b26:	43da      	mvns	r2, r3
 8004b28:	4b18      	ldr	r3, [pc, #96]	@ (8004b8c <xTaskPriorityDisinherit+0x10c>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	4a17      	ldr	r2, [pc, #92]	@ (8004b8c <xTaskPriorityDisinherit+0x10c>)
 8004b30:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b3e:	f1c3 0205 	rsb	r2, r3, #5
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	409a      	lsls	r2, r3
 8004b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b8c <xTaskPriorityDisinherit+0x10c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	4a0d      	ldr	r2, [pc, #52]	@ (8004b8c <xTaskPriorityDisinherit+0x10c>)
 8004b56:	6013      	str	r3, [r2, #0]
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	4413      	add	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4a08      	ldr	r2, [pc, #32]	@ (8004b88 <xTaskPriorityDisinherit+0x108>)
 8004b66:	441a      	add	r2, r3
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	3304      	adds	r3, #4
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	4610      	mov	r0, r2
 8004b70:	f7fe fab5 	bl	80030de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004b74:	2301      	movs	r3, #1
 8004b76:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004b78:	697b      	ldr	r3, [r7, #20]
	}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3718      	adds	r7, #24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	20000170 	.word	0x20000170
 8004b88:	20000174 	.word	0x20000174
 8004b8c:	20000250 	.word	0x20000250

08004b90 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 8004b9a:	6839      	ldr	r1, [r7, #0]
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f001 fb1e 	bl	80061de <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fb fb1e 	bl	80001e4 <strlen>
 8004ba8:	60f8      	str	r0, [r7, #12]
 8004baa:	e007      	b.n	8004bbc <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2b08      	cmp	r3, #8
 8004bc0:	d9f4      	bls.n	8004bac <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4413      	add	r3, r2
 8004bc8:	2200      	movs	r2, #0
 8004bca:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	4413      	add	r3, r2
	}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3710      	adds	r7, #16
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}
	...

08004bdc <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 8004bdc:	b590      	push	{r4, r7, lr}
 8004bde:	b089      	sub	sp, #36	@ 0x24
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8004bea:	4b45      	ldr	r3, [pc, #276]	@ (8004d00 <vTaskList+0x124>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8004bf0:	4b43      	ldr	r3, [pc, #268]	@ (8004d00 <vTaskList+0x124>)
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	00db      	lsls	r3, r3, #3
 8004bf8:	4413      	add	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 fedd 	bl	80059bc <pvPortMalloc>
 8004c02:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d076      	beq.n	8004cf8 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	68f9      	ldr	r1, [r7, #12]
 8004c0e:	68b8      	ldr	r0, [r7, #8]
 8004c10:	f7ff fa90 	bl	8004134 <uxTaskGetSystemState>
 8004c14:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 8004c16:	2300      	movs	r3, #0
 8004c18:	617b      	str	r3, [r7, #20]
 8004c1a:	e066      	b.n	8004cea <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	00db      	lsls	r3, r3, #3
 8004c22:	4413      	add	r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	461a      	mov	r2, r3
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	4413      	add	r3, r2
 8004c2c:	7b1b      	ldrb	r3, [r3, #12]
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d81b      	bhi.n	8004c6a <vTaskList+0x8e>
 8004c32:	a201      	add	r2, pc, #4	@ (adr r2, 8004c38 <vTaskList+0x5c>)
 8004c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c38:	08004c4d 	.word	0x08004c4d
 8004c3c:	08004c53 	.word	0x08004c53
 8004c40:	08004c59 	.word	0x08004c59
 8004c44:	08004c5f 	.word	0x08004c5f
 8004c48:	08004c65 	.word	0x08004c65
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 8004c4c:	2358      	movs	r3, #88	@ 0x58
 8004c4e:	74fb      	strb	r3, [r7, #19]
										break;
 8004c50:	e00e      	b.n	8004c70 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 8004c52:	2352      	movs	r3, #82	@ 0x52
 8004c54:	74fb      	strb	r3, [r7, #19]
										break;
 8004c56:	e00b      	b.n	8004c70 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 8004c58:	2342      	movs	r3, #66	@ 0x42
 8004c5a:	74fb      	strb	r3, [r7, #19]
										break;
 8004c5c:	e008      	b.n	8004c70 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 8004c5e:	2353      	movs	r3, #83	@ 0x53
 8004c60:	74fb      	strb	r3, [r7, #19]
										break;
 8004c62:	e005      	b.n	8004c70 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8004c64:	2344      	movs	r3, #68	@ 0x44
 8004c66:	74fb      	strb	r3, [r7, #19]
										break;
 8004c68:	e002      	b.n	8004c70 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	74fb      	strb	r3, [r7, #19]
										break;
 8004c6e:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	4613      	mov	r3, r2
 8004c74:	00db      	lsls	r3, r3, #3
 8004c76:	4413      	add	r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	4413      	add	r3, r2
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	4619      	mov	r1, r3
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f7ff ff83 	bl	8004b90 <prvWriteNameToBuffer>
 8004c8a:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8004c8c:	7cf9      	ldrb	r1, [r7, #19]
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	4613      	mov	r3, r2
 8004c92:	00db      	lsls	r3, r3, #3
 8004c94:	4413      	add	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	461a      	mov	r2, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	6918      	ldr	r0, [r3, #16]
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	00db      	lsls	r3, r3, #3
 8004ca6:	4413      	add	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	461a      	mov	r2, r3
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	4413      	add	r3, r2
 8004cb0:	8c1b      	ldrh	r3, [r3, #32]
 8004cb2:	461c      	mov	r4, r3
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	00db      	lsls	r3, r3, #3
 8004cba:	4413      	add	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	9301      	str	r3, [sp, #4]
 8004cc8:	9400      	str	r4, [sp, #0]
 8004cca:	4603      	mov	r3, r0
 8004ccc:	460a      	mov	r2, r1
 8004cce:	490d      	ldr	r1, [pc, #52]	@ (8004d04 <vTaskList+0x128>)
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f001 f949 	bl	8005f68 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f7fb fa84 	bl	80001e4 <strlen>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	617b      	str	r3, [r7, #20]
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d394      	bcc.n	8004c1c <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8004cf2:	68b8      	ldr	r0, [r7, #8]
 8004cf4:	f000 ff2a 	bl	8005b4c <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004cf8:	bf00      	nop
 8004cfa:	371c      	adds	r7, #28
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd90      	pop	{r4, r7, pc}
 8004d00:	20000248 	.word	0x20000248
 8004d04:	080076fc 	.word	0x080076fc

08004d08 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b088      	sub	sp, #32
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8004d16:	4b3a      	ldr	r3, [pc, #232]	@ (8004e00 <vTaskGetRunTimeStats+0xf8>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8004d1c:	4b38      	ldr	r3, [pc, #224]	@ (8004e00 <vTaskGetRunTimeStats+0xf8>)
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	4613      	mov	r3, r2
 8004d22:	00db      	lsls	r3, r3, #3
 8004d24:	4413      	add	r3, r2
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f000 fe47 	bl	80059bc <pvPortMalloc>
 8004d2e:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d05f      	beq.n	8004df6 <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 8004d36:	f107 030c 	add.w	r3, r7, #12
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	69b9      	ldr	r1, [r7, #24]
 8004d3e:	6978      	ldr	r0, [r7, #20]
 8004d40:	f7ff f9f8 	bl	8004134 <uxTaskGetSystemState>
 8004d44:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	4a2e      	ldr	r2, [pc, #184]	@ (8004e04 <vTaskGetRunTimeStats+0xfc>)
 8004d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4e:	095b      	lsrs	r3, r3, #5
 8004d50:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d04b      	beq.n	8004df0 <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 8004d58:	2300      	movs	r3, #0
 8004d5a:	61fb      	str	r3, [r7, #28]
 8004d5c:	e044      	b.n	8004de8 <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 8004d5e:	69fa      	ldr	r2, [r7, #28]
 8004d60:	4613      	mov	r3, r2
 8004d62:	00db      	lsls	r3, r3, #3
 8004d64:	4413      	add	r3, r2
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	461a      	mov	r2, r3
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	699a      	ldr	r2, [r3, #24]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d76:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8004d78:	69fa      	ldr	r2, [r7, #28]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	00db      	lsls	r3, r3, #3
 8004d7e:	4413      	add	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	461a      	mov	r2, r3
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	4413      	add	r3, r2
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f7ff feff 	bl	8004b90 <prvWriteNameToBuffer>
 8004d92:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00e      	beq.n	8004db8 <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8004d9a:	69fa      	ldr	r2, [r7, #28]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	00db      	lsls	r3, r3, #3
 8004da0:	4413      	add	r3, r2
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	461a      	mov	r2, r3
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	4413      	add	r3, r2
 8004daa:	699a      	ldr	r2, [r3, #24]
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	4916      	ldr	r1, [pc, #88]	@ (8004e08 <vTaskGetRunTimeStats+0x100>)
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f001 f8d9 	bl	8005f68 <siprintf>
 8004db6:	e00d      	b.n	8004dd4 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8004db8:	69fa      	ldr	r2, [r7, #28]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	00db      	lsls	r3, r3, #3
 8004dbe:	4413      	add	r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	461a      	mov	r2, r3
 8004dcc:	490f      	ldr	r1, [pc, #60]	@ (8004e0c <vTaskGetRunTimeStats+0x104>)
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f001 f8ca 	bl	8005f68 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f7fb fa05 	bl	80001e4 <strlen>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4413      	add	r3, r2
 8004de0:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	3301      	adds	r3, #1
 8004de6:	61fb      	str	r3, [r7, #28]
 8004de8:	69fa      	ldr	r2, [r7, #28]
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d3b6      	bcc.n	8004d5e <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8004df0:	6978      	ldr	r0, [r7, #20]
 8004df2:	f000 feab 	bl	8005b4c <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004df6:	bf00      	nop
 8004df8:	3720      	adds	r7, #32
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	20000248 	.word	0x20000248
 8004e04:	51eb851f 	.word	0x51eb851f
 8004e08:	0800770c 	.word	0x0800770c
 8004e0c:	08007718 	.word	0x08007718

08004e10 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004e1a:	4b29      	ldr	r3, [pc, #164]	@ (8004ec0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e20:	4b28      	ldr	r3, [pc, #160]	@ (8004ec4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	3304      	adds	r3, #4
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fe f9b6 	bl	8003198 <uxListRemove>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10b      	bne.n	8004e4a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004e32:	4b24      	ldr	r3, [pc, #144]	@ (8004ec4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e38:	2201      	movs	r2, #1
 8004e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3e:	43da      	mvns	r2, r3
 8004e40:	4b21      	ldr	r3, [pc, #132]	@ (8004ec8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4013      	ands	r3, r2
 8004e46:	4a20      	ldr	r2, [pc, #128]	@ (8004ec8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004e48:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e50:	d10a      	bne.n	8004e68 <prvAddCurrentTaskToDelayedList+0x58>
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d007      	beq.n	8004e68 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e58:	4b1a      	ldr	r3, [pc, #104]	@ (8004ec4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3304      	adds	r3, #4
 8004e5e:	4619      	mov	r1, r3
 8004e60:	481a      	ldr	r0, [pc, #104]	@ (8004ecc <prvAddCurrentTaskToDelayedList+0xbc>)
 8004e62:	f7fe f93c 	bl	80030de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004e66:	e026      	b.n	8004eb6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004e70:	4b14      	ldr	r3, [pc, #80]	@ (8004ec4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d209      	bcs.n	8004e94 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e80:	4b13      	ldr	r3, [pc, #76]	@ (8004ed0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	4b0f      	ldr	r3, [pc, #60]	@ (8004ec4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	3304      	adds	r3, #4
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	4610      	mov	r0, r2
 8004e8e:	f7fe f94a 	bl	8003126 <vListInsert>
}
 8004e92:	e010      	b.n	8004eb6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e94:	4b0f      	ldr	r3, [pc, #60]	@ (8004ed4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	3304      	adds	r3, #4
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	4610      	mov	r0, r2
 8004ea2:	f7fe f940 	bl	8003126 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8004ed8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d202      	bcs.n	8004eb6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004eb0:	4a09      	ldr	r2, [pc, #36]	@ (8004ed8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	6013      	str	r3, [r2, #0]
}
 8004eb6:	bf00      	nop
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	2000024c 	.word	0x2000024c
 8004ec4:	20000170 	.word	0x20000170
 8004ec8:	20000250 	.word	0x20000250
 8004ecc:	20000234 	.word	0x20000234
 8004ed0:	20000204 	.word	0x20000204
 8004ed4:	20000200 	.word	0x20000200
 8004ed8:	20000268 	.word	0x20000268

08004edc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004ee6:	f000 fae1 	bl	80054ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004eea:	4b12      	ldr	r3, [pc, #72]	@ (8004f34 <xTimerCreateTimerTask+0x58>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00b      	beq.n	8004f0a <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8004ef2:	4b11      	ldr	r3, [pc, #68]	@ (8004f38 <xTimerCreateTimerTask+0x5c>)
 8004ef4:	9301      	str	r3, [sp, #4]
 8004ef6:	2302      	movs	r3, #2
 8004ef8:	9300      	str	r3, [sp, #0]
 8004efa:	2300      	movs	r3, #0
 8004efc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004f00:	490e      	ldr	r1, [pc, #56]	@ (8004f3c <xTimerCreateTimerTask+0x60>)
 8004f02:	480f      	ldr	r0, [pc, #60]	@ (8004f40 <xTimerCreateTimerTask+0x64>)
 8004f04:	f7fe fe2a 	bl	8003b5c <xTaskCreate>
 8004f08:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d10b      	bne.n	8004f28 <xTimerCreateTimerTask+0x4c>
	__asm volatile
 8004f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f14:	f383 8811 	msr	BASEPRI, r3
 8004f18:	f3bf 8f6f 	isb	sy
 8004f1c:	f3bf 8f4f 	dsb	sy
 8004f20:	603b      	str	r3, [r7, #0]
}
 8004f22:	bf00      	nop
 8004f24:	bf00      	nop
 8004f26:	e7fd      	b.n	8004f24 <xTimerCreateTimerTask+0x48>
	return xReturn;
 8004f28:	687b      	ldr	r3, [r7, #4]
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	200002ac 	.word	0x200002ac
 8004f38:	200002b0 	.word	0x200002b0
 8004f3c:	08007724 	.word	0x08007724
 8004f40:	0800507d 	.word	0x0800507d

08004f44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08a      	sub	sp, #40	@ 0x28
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
 8004f50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004f52:	2300      	movs	r3, #0
 8004f54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10b      	bne.n	8004f74 <xTimerGenericCommand+0x30>
	__asm volatile
 8004f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f60:	f383 8811 	msr	BASEPRI, r3
 8004f64:	f3bf 8f6f 	isb	sy
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	623b      	str	r3, [r7, #32]
}
 8004f6e:	bf00      	nop
 8004f70:	bf00      	nop
 8004f72:	e7fd      	b.n	8004f70 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004f74:	4b19      	ldr	r3, [pc, #100]	@ (8004fdc <xTimerGenericCommand+0x98>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d02a      	beq.n	8004fd2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	2b05      	cmp	r3, #5
 8004f8c:	dc18      	bgt.n	8004fc0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004f8e:	f7ff fd59 	bl	8004a44 <xTaskGetSchedulerState>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d109      	bne.n	8004fac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004f98:	4b10      	ldr	r3, [pc, #64]	@ (8004fdc <xTimerGenericCommand+0x98>)
 8004f9a:	6818      	ldr	r0, [r3, #0]
 8004f9c:	f107 0114 	add.w	r1, r7, #20
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fa4:	f7fe f9ec 	bl	8003380 <xQueueGenericSend>
 8004fa8:	6278      	str	r0, [r7, #36]	@ 0x24
 8004faa:	e012      	b.n	8004fd2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004fac:	4b0b      	ldr	r3, [pc, #44]	@ (8004fdc <xTimerGenericCommand+0x98>)
 8004fae:	6818      	ldr	r0, [r3, #0]
 8004fb0:	f107 0114 	add.w	r1, r7, #20
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f7fe f9e2 	bl	8003380 <xQueueGenericSend>
 8004fbc:	6278      	str	r0, [r7, #36]	@ 0x24
 8004fbe:	e008      	b.n	8004fd2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004fc0:	4b06      	ldr	r3, [pc, #24]	@ (8004fdc <xTimerGenericCommand+0x98>)
 8004fc2:	6818      	ldr	r0, [r3, #0]
 8004fc4:	f107 0114 	add.w	r1, r7, #20
 8004fc8:	2300      	movs	r3, #0
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	f7fe fada 	bl	8003584 <xQueueGenericSendFromISR>
 8004fd0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3728      	adds	r7, #40	@ 0x28
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	200002ac 	.word	0x200002ac

08004fe0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b088      	sub	sp, #32
 8004fe4:	af02      	add	r7, sp, #8
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fea:	4b23      	ldr	r3, [pc, #140]	@ (8005078 <prvProcessExpiredTimer+0x98>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	3304      	adds	r3, #4
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f7fe f8cd 	bl	8003198 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005004:	f003 0304 	and.w	r3, r3, #4
 8005008:	2b00      	cmp	r3, #0
 800500a:	d023      	beq.n	8005054 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	699a      	ldr	r2, [r3, #24]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	18d1      	adds	r1, r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	6978      	ldr	r0, [r7, #20]
 800501a:	f000 f8d5 	bl	80051c8 <prvInsertTimerInActiveList>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d020      	beq.n	8005066 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005024:	2300      	movs	r3, #0
 8005026:	9300      	str	r3, [sp, #0]
 8005028:	2300      	movs	r3, #0
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	2100      	movs	r1, #0
 800502e:	6978      	ldr	r0, [r7, #20]
 8005030:	f7ff ff88 	bl	8004f44 <xTimerGenericCommand>
 8005034:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d114      	bne.n	8005066 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	60fb      	str	r3, [r7, #12]
}
 800504e:	bf00      	nop
 8005050:	bf00      	nop
 8005052:	e7fd      	b.n	8005050 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800505a:	f023 0301 	bic.w	r3, r3, #1
 800505e:	b2da      	uxtb	r2, r3
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	6978      	ldr	r0, [r7, #20]
 800506c:	4798      	blx	r3
}
 800506e:	bf00      	nop
 8005070:	3718      	adds	r7, #24
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	200002a4 	.word	0x200002a4

0800507c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005084:	f107 0308 	add.w	r3, r7, #8
 8005088:	4618      	mov	r0, r3
 800508a:	f000 f859 	bl	8005140 <prvGetNextExpireTime>
 800508e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	4619      	mov	r1, r3
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 f805 	bl	80050a4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800509a:	f000 f8d7 	bl	800524c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800509e:	bf00      	nop
 80050a0:	e7f0      	b.n	8005084 <prvTimerTask+0x8>
	...

080050a4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80050ae:	f7fe ff85 	bl	8003fbc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80050b2:	f107 0308 	add.w	r3, r7, #8
 80050b6:	4618      	mov	r0, r3
 80050b8:	f000 f866 	bl	8005188 <prvSampleTimeNow>
 80050bc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d130      	bne.n	8005126 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10a      	bne.n	80050e0 <prvProcessTimerOrBlockTask+0x3c>
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d806      	bhi.n	80050e0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80050d2:	f7fe ff81 	bl	8003fd8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80050d6:	68f9      	ldr	r1, [r7, #12]
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f7ff ff81 	bl	8004fe0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80050de:	e024      	b.n	800512a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d008      	beq.n	80050f8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80050e6:	4b13      	ldr	r3, [pc, #76]	@ (8005134 <prvProcessTimerOrBlockTask+0x90>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <prvProcessTimerOrBlockTask+0x50>
 80050f0:	2301      	movs	r3, #1
 80050f2:	e000      	b.n	80050f6 <prvProcessTimerOrBlockTask+0x52>
 80050f4:	2300      	movs	r3, #0
 80050f6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80050f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005138 <prvProcessTimerOrBlockTask+0x94>)
 80050fa:	6818      	ldr	r0, [r3, #0]
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	683a      	ldr	r2, [r7, #0]
 8005104:	4619      	mov	r1, r3
 8005106:	f7fe fcf5 	bl	8003af4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800510a:	f7fe ff65 	bl	8003fd8 <xTaskResumeAll>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d10a      	bne.n	800512a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005114:	4b09      	ldr	r3, [pc, #36]	@ (800513c <prvProcessTimerOrBlockTask+0x98>)
 8005116:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800511a:	601a      	str	r2, [r3, #0]
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	f3bf 8f6f 	isb	sy
}
 8005124:	e001      	b.n	800512a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005126:	f7fe ff57 	bl	8003fd8 <xTaskResumeAll>
}
 800512a:	bf00      	nop
 800512c:	3710      	adds	r7, #16
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	200002a8 	.word	0x200002a8
 8005138:	200002ac 	.word	0x200002ac
 800513c:	e000ed04 	.word	0xe000ed04

08005140 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005148:	4b0e      	ldr	r3, [pc, #56]	@ (8005184 <prvGetNextExpireTime+0x44>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <prvGetNextExpireTime+0x16>
 8005152:	2201      	movs	r2, #1
 8005154:	e000      	b.n	8005158 <prvGetNextExpireTime+0x18>
 8005156:	2200      	movs	r2, #0
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d105      	bne.n	8005170 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005164:	4b07      	ldr	r3, [pc, #28]	@ (8005184 <prvGetNextExpireTime+0x44>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	60fb      	str	r3, [r7, #12]
 800516e:	e001      	b.n	8005174 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005170:	2300      	movs	r3, #0
 8005172:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005174:	68fb      	ldr	r3, [r7, #12]
}
 8005176:	4618      	mov	r0, r3
 8005178:	3714      	adds	r7, #20
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop
 8005184:	200002a4 	.word	0x200002a4

08005188 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005190:	f7fe ffc0 	bl	8004114 <xTaskGetTickCount>
 8005194:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005196:	4b0b      	ldr	r3, [pc, #44]	@ (80051c4 <prvSampleTimeNow+0x3c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	429a      	cmp	r2, r3
 800519e:	d205      	bcs.n	80051ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80051a0:	f000 f91e 	bl	80053e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	601a      	str	r2, [r3, #0]
 80051aa:	e002      	b.n	80051b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80051b2:	4a04      	ldr	r2, [pc, #16]	@ (80051c4 <prvSampleTimeNow+0x3c>)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80051b8:	68fb      	ldr	r3, [r7, #12]
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3710      	adds	r7, #16
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	200002b4 	.word	0x200002b4

080051c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
 80051d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80051d6:	2300      	movs	r3, #0
 80051d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80051e6:	68ba      	ldr	r2, [r7, #8]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d812      	bhi.n	8005214 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	1ad2      	subs	r2, r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	699b      	ldr	r3, [r3, #24]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d302      	bcc.n	8005202 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80051fc:	2301      	movs	r3, #1
 80051fe:	617b      	str	r3, [r7, #20]
 8005200:	e01b      	b.n	800523a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005202:	4b10      	ldr	r3, [pc, #64]	@ (8005244 <prvInsertTimerInActiveList+0x7c>)
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	3304      	adds	r3, #4
 800520a:	4619      	mov	r1, r3
 800520c:	4610      	mov	r0, r2
 800520e:	f7fd ff8a 	bl	8003126 <vListInsert>
 8005212:	e012      	b.n	800523a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	429a      	cmp	r2, r3
 800521a:	d206      	bcs.n	800522a <prvInsertTimerInActiveList+0x62>
 800521c:	68ba      	ldr	r2, [r7, #8]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	429a      	cmp	r2, r3
 8005222:	d302      	bcc.n	800522a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005224:	2301      	movs	r3, #1
 8005226:	617b      	str	r3, [r7, #20]
 8005228:	e007      	b.n	800523a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800522a:	4b07      	ldr	r3, [pc, #28]	@ (8005248 <prvInsertTimerInActiveList+0x80>)
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	3304      	adds	r3, #4
 8005232:	4619      	mov	r1, r3
 8005234:	4610      	mov	r0, r2
 8005236:	f7fd ff76 	bl	8003126 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800523a:	697b      	ldr	r3, [r7, #20]
}
 800523c:	4618      	mov	r0, r3
 800523e:	3718      	adds	r7, #24
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}
 8005244:	200002a8 	.word	0x200002a8
 8005248:	200002a4 	.word	0x200002a4

0800524c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b08c      	sub	sp, #48	@ 0x30
 8005250:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005252:	e0b2      	b.n	80053ba <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	2b00      	cmp	r3, #0
 8005258:	f2c0 80af 	blt.w	80053ba <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d004      	beq.n	8005272 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526a:	3304      	adds	r3, #4
 800526c:	4618      	mov	r0, r3
 800526e:	f7fd ff93 	bl	8003198 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005272:	1d3b      	adds	r3, r7, #4
 8005274:	4618      	mov	r0, r3
 8005276:	f7ff ff87 	bl	8005188 <prvSampleTimeNow>
 800527a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b09      	cmp	r3, #9
 8005280:	f200 8098 	bhi.w	80053b4 <prvProcessReceivedCommands+0x168>
 8005284:	a201      	add	r2, pc, #4	@ (adr r2, 800528c <prvProcessReceivedCommands+0x40>)
 8005286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800528a:	bf00      	nop
 800528c:	080052b5 	.word	0x080052b5
 8005290:	080052b5 	.word	0x080052b5
 8005294:	080052b5 	.word	0x080052b5
 8005298:	0800532b 	.word	0x0800532b
 800529c:	0800533f 	.word	0x0800533f
 80052a0:	0800538b 	.word	0x0800538b
 80052a4:	080052b5 	.word	0x080052b5
 80052a8:	080052b5 	.word	0x080052b5
 80052ac:	0800532b 	.word	0x0800532b
 80052b0:	0800533f 	.word	0x0800533f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80052b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80052ba:	f043 0301 	orr.w	r3, r3, #1
 80052be:	b2da      	uxtb	r2, r3
 80052c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	18d1      	adds	r1, r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6a3a      	ldr	r2, [r7, #32]
 80052d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80052d4:	f7ff ff78 	bl	80051c8 <prvInsertTimerInActiveList>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d06c      	beq.n	80053b8 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80052de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80052e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80052e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80052ec:	f003 0304 	and.w	r3, r3, #4
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d061      	beq.n	80053b8 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	441a      	add	r2, r3
 80052fc:	2300      	movs	r3, #0
 80052fe:	9300      	str	r3, [sp, #0]
 8005300:	2300      	movs	r3, #0
 8005302:	2100      	movs	r1, #0
 8005304:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005306:	f7ff fe1d 	bl	8004f44 <xTimerGenericCommand>
 800530a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d152      	bne.n	80053b8 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8005312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005316:	f383 8811 	msr	BASEPRI, r3
 800531a:	f3bf 8f6f 	isb	sy
 800531e:	f3bf 8f4f 	dsb	sy
 8005322:	61bb      	str	r3, [r7, #24]
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop
 8005328:	e7fd      	b.n	8005326 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005330:	f023 0301 	bic.w	r3, r3, #1
 8005334:	b2da      	uxtb	r2, r3
 8005336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005338:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800533c:	e03d      	b.n	80053ba <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800533e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005340:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005344:	f043 0301 	orr.w	r3, r3, #1
 8005348:	b2da      	uxtb	r2, r3
 800534a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005354:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10b      	bne.n	8005376 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800535e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005362:	f383 8811 	msr	BASEPRI, r3
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	f3bf 8f4f 	dsb	sy
 800536e:	617b      	str	r3, [r7, #20]
}
 8005370:	bf00      	nop
 8005372:	bf00      	nop
 8005374:	e7fd      	b.n	8005372 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005378:	699a      	ldr	r2, [r3, #24]
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	18d1      	adds	r1, r2, r3
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	6a3a      	ldr	r2, [r7, #32]
 8005382:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005384:	f7ff ff20 	bl	80051c8 <prvInsertTimerInActiveList>
					break;
 8005388:	e017      	b.n	80053ba <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800538a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005390:	f003 0302 	and.w	r3, r3, #2
 8005394:	2b00      	cmp	r3, #0
 8005396:	d103      	bne.n	80053a0 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8005398:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800539a:	f000 fbd7 	bl	8005b4c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800539e:	e00c      	b.n	80053ba <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80053a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053a6:	f023 0301 	bic.w	r3, r3, #1
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80053b2:	e002      	b.n	80053ba <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 80053b4:	bf00      	nop
 80053b6:	e000      	b.n	80053ba <prvProcessReceivedCommands+0x16e>
					break;
 80053b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80053ba:	4b08      	ldr	r3, [pc, #32]	@ (80053dc <prvProcessReceivedCommands+0x190>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f107 0108 	add.w	r1, r7, #8
 80053c2:	2200      	movs	r2, #0
 80053c4:	4618      	mov	r0, r3
 80053c6:	f7fe f979 	bl	80036bc <xQueueReceive>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f47f af41 	bne.w	8005254 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80053d2:	bf00      	nop
 80053d4:	bf00      	nop
 80053d6:	3728      	adds	r7, #40	@ 0x28
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	200002ac 	.word	0x200002ac

080053e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b088      	sub	sp, #32
 80053e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80053e6:	e049      	b.n	800547c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80053e8:	4b2e      	ldr	r3, [pc, #184]	@ (80054a4 <prvSwitchTimerLists+0xc4>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053f2:	4b2c      	ldr	r3, [pc, #176]	@ (80054a4 <prvSwitchTimerLists+0xc4>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	3304      	adds	r3, #4
 8005400:	4618      	mov	r0, r3
 8005402:	f7fd fec9 	bl	8003198 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	68f8      	ldr	r0, [r7, #12]
 800540c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	2b00      	cmp	r3, #0
 800541a:	d02f      	beq.n	800547c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	4413      	add	r3, r2
 8005424:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005426:	68ba      	ldr	r2, [r7, #8]
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	429a      	cmp	r2, r3
 800542c:	d90e      	bls.n	800544c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800543a:	4b1a      	ldr	r3, [pc, #104]	@ (80054a4 <prvSwitchTimerLists+0xc4>)
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	3304      	adds	r3, #4
 8005442:	4619      	mov	r1, r3
 8005444:	4610      	mov	r0, r2
 8005446:	f7fd fe6e 	bl	8003126 <vListInsert>
 800544a:	e017      	b.n	800547c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800544c:	2300      	movs	r3, #0
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	2300      	movs	r3, #0
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	2100      	movs	r1, #0
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f7ff fd74 	bl	8004f44 <xTimerGenericCommand>
 800545c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d10b      	bne.n	800547c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005468:	f383 8811 	msr	BASEPRI, r3
 800546c:	f3bf 8f6f 	isb	sy
 8005470:	f3bf 8f4f 	dsb	sy
 8005474:	603b      	str	r3, [r7, #0]
}
 8005476:	bf00      	nop
 8005478:	bf00      	nop
 800547a:	e7fd      	b.n	8005478 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800547c:	4b09      	ldr	r3, [pc, #36]	@ (80054a4 <prvSwitchTimerLists+0xc4>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1b0      	bne.n	80053e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005486:	4b07      	ldr	r3, [pc, #28]	@ (80054a4 <prvSwitchTimerLists+0xc4>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800548c:	4b06      	ldr	r3, [pc, #24]	@ (80054a8 <prvSwitchTimerLists+0xc8>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a04      	ldr	r2, [pc, #16]	@ (80054a4 <prvSwitchTimerLists+0xc4>)
 8005492:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005494:	4a04      	ldr	r2, [pc, #16]	@ (80054a8 <prvSwitchTimerLists+0xc8>)
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	6013      	str	r3, [r2, #0]
}
 800549a:	bf00      	nop
 800549c:	3718      	adds	r7, #24
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	200002a4 	.word	0x200002a4
 80054a8:	200002a8 	.word	0x200002a8

080054ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80054b0:	f000 f962 	bl	8005778 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80054b4:	4b12      	ldr	r3, [pc, #72]	@ (8005500 <prvCheckForValidListAndQueue+0x54>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d11d      	bne.n	80054f8 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 80054bc:	4811      	ldr	r0, [pc, #68]	@ (8005504 <prvCheckForValidListAndQueue+0x58>)
 80054be:	f7fd fde1 	bl	8003084 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80054c2:	4811      	ldr	r0, [pc, #68]	@ (8005508 <prvCheckForValidListAndQueue+0x5c>)
 80054c4:	f7fd fdde 	bl	8003084 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80054c8:	4b10      	ldr	r3, [pc, #64]	@ (800550c <prvCheckForValidListAndQueue+0x60>)
 80054ca:	4a0e      	ldr	r2, [pc, #56]	@ (8005504 <prvCheckForValidListAndQueue+0x58>)
 80054cc:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80054ce:	4b10      	ldr	r3, [pc, #64]	@ (8005510 <prvCheckForValidListAndQueue+0x64>)
 80054d0:	4a0d      	ldr	r2, [pc, #52]	@ (8005508 <prvCheckForValidListAndQueue+0x5c>)
 80054d2:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80054d4:	2200      	movs	r2, #0
 80054d6:	210c      	movs	r1, #12
 80054d8:	200a      	movs	r0, #10
 80054da:	f7fd fef1 	bl	80032c0 <xQueueGenericCreate>
 80054de:	4603      	mov	r3, r0
 80054e0:	4a07      	ldr	r2, [pc, #28]	@ (8005500 <prvCheckForValidListAndQueue+0x54>)
 80054e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80054e4:	4b06      	ldr	r3, [pc, #24]	@ (8005500 <prvCheckForValidListAndQueue+0x54>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d005      	beq.n	80054f8 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80054ec:	4b04      	ldr	r3, [pc, #16]	@ (8005500 <prvCheckForValidListAndQueue+0x54>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4908      	ldr	r1, [pc, #32]	@ (8005514 <prvCheckForValidListAndQueue+0x68>)
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7fe fad4 	bl	8003aa0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054f8:	f000 f970 	bl	80057dc <vPortExitCritical>
}
 80054fc:	bf00      	nop
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	200002ac 	.word	0x200002ac
 8005504:	2000027c 	.word	0x2000027c
 8005508:	20000290 	.word	0x20000290
 800550c:	200002a4 	.word	0x200002a4
 8005510:	200002a8 	.word	0x200002a8
 8005514:	0800772c 	.word	0x0800772c

08005518 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	3b04      	subs	r3, #4
 8005528:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005530:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	3b04      	subs	r3, #4
 8005536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	f023 0201 	bic.w	r2, r3, #1
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	3b04      	subs	r3, #4
 8005546:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005548:	4a0c      	ldr	r2, [pc, #48]	@ (800557c <pxPortInitialiseStack+0x64>)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	3b14      	subs	r3, #20
 8005552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	3b04      	subs	r3, #4
 800555e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f06f 0202 	mvn.w	r2, #2
 8005566:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	3b20      	subs	r3, #32
 800556c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800556e:	68fb      	ldr	r3, [r7, #12]
}
 8005570:	4618      	mov	r0, r3
 8005572:	3714      	adds	r7, #20
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr
 800557c:	08005581 	.word	0x08005581

08005580 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005586:	2300      	movs	r3, #0
 8005588:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800558a:	4b13      	ldr	r3, [pc, #76]	@ (80055d8 <prvTaskExitError+0x58>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005592:	d00b      	beq.n	80055ac <prvTaskExitError+0x2c>
	__asm volatile
 8005594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005598:	f383 8811 	msr	BASEPRI, r3
 800559c:	f3bf 8f6f 	isb	sy
 80055a0:	f3bf 8f4f 	dsb	sy
 80055a4:	60fb      	str	r3, [r7, #12]
}
 80055a6:	bf00      	nop
 80055a8:	bf00      	nop
 80055aa:	e7fd      	b.n	80055a8 <prvTaskExitError+0x28>
	__asm volatile
 80055ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b0:	f383 8811 	msr	BASEPRI, r3
 80055b4:	f3bf 8f6f 	isb	sy
 80055b8:	f3bf 8f4f 	dsb	sy
 80055bc:	60bb      	str	r3, [r7, #8]
}
 80055be:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80055c0:	bf00      	nop
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d0fc      	beq.n	80055c2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80055c8:	bf00      	nop
 80055ca:	bf00      	nop
 80055cc:	3714      	adds	r7, #20
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	20000014 	.word	0x20000014
 80055dc:	00000000 	.word	0x00000000

080055e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80055e0:	4b07      	ldr	r3, [pc, #28]	@ (8005600 <pxCurrentTCBConst2>)
 80055e2:	6819      	ldr	r1, [r3, #0]
 80055e4:	6808      	ldr	r0, [r1, #0]
 80055e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ea:	f380 8809 	msr	PSP, r0
 80055ee:	f3bf 8f6f 	isb	sy
 80055f2:	f04f 0000 	mov.w	r0, #0
 80055f6:	f380 8811 	msr	BASEPRI, r0
 80055fa:	4770      	bx	lr
 80055fc:	f3af 8000 	nop.w

08005600 <pxCurrentTCBConst2>:
 8005600:	20000170 	.word	0x20000170
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005604:	bf00      	nop
 8005606:	bf00      	nop

08005608 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005608:	4808      	ldr	r0, [pc, #32]	@ (800562c <prvPortStartFirstTask+0x24>)
 800560a:	6800      	ldr	r0, [r0, #0]
 800560c:	6800      	ldr	r0, [r0, #0]
 800560e:	f380 8808 	msr	MSP, r0
 8005612:	f04f 0000 	mov.w	r0, #0
 8005616:	f380 8814 	msr	CONTROL, r0
 800561a:	b662      	cpsie	i
 800561c:	b661      	cpsie	f
 800561e:	f3bf 8f4f 	dsb	sy
 8005622:	f3bf 8f6f 	isb	sy
 8005626:	df00      	svc	0
 8005628:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800562a:	bf00      	nop
 800562c:	e000ed08 	.word	0xe000ed08

08005630 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b086      	sub	sp, #24
 8005634:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005636:	4b47      	ldr	r3, [pc, #284]	@ (8005754 <xPortStartScheduler+0x124>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a47      	ldr	r2, [pc, #284]	@ (8005758 <xPortStartScheduler+0x128>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d10b      	bne.n	8005658 <xPortStartScheduler+0x28>
	__asm volatile
 8005640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005644:	f383 8811 	msr	BASEPRI, r3
 8005648:	f3bf 8f6f 	isb	sy
 800564c:	f3bf 8f4f 	dsb	sy
 8005650:	613b      	str	r3, [r7, #16]
}
 8005652:	bf00      	nop
 8005654:	bf00      	nop
 8005656:	e7fd      	b.n	8005654 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005658:	4b3e      	ldr	r3, [pc, #248]	@ (8005754 <xPortStartScheduler+0x124>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a3f      	ldr	r2, [pc, #252]	@ (800575c <xPortStartScheduler+0x12c>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d10b      	bne.n	800567a <xPortStartScheduler+0x4a>
	__asm volatile
 8005662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005666:	f383 8811 	msr	BASEPRI, r3
 800566a:	f3bf 8f6f 	isb	sy
 800566e:	f3bf 8f4f 	dsb	sy
 8005672:	60fb      	str	r3, [r7, #12]
}
 8005674:	bf00      	nop
 8005676:	bf00      	nop
 8005678:	e7fd      	b.n	8005676 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800567a:	4b39      	ldr	r3, [pc, #228]	@ (8005760 <xPortStartScheduler+0x130>)
 800567c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	781b      	ldrb	r3, [r3, #0]
 8005682:	b2db      	uxtb	r3, r3
 8005684:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	22ff      	movs	r2, #255	@ 0xff
 800568a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	b2db      	uxtb	r3, r3
 8005692:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005694:	78fb      	ldrb	r3, [r7, #3]
 8005696:	b2db      	uxtb	r3, r3
 8005698:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800569c:	b2da      	uxtb	r2, r3
 800569e:	4b31      	ldr	r3, [pc, #196]	@ (8005764 <xPortStartScheduler+0x134>)
 80056a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80056a2:	4b31      	ldr	r3, [pc, #196]	@ (8005768 <xPortStartScheduler+0x138>)
 80056a4:	2207      	movs	r2, #7
 80056a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80056a8:	e009      	b.n	80056be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80056aa:	4b2f      	ldr	r3, [pc, #188]	@ (8005768 <xPortStartScheduler+0x138>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3b01      	subs	r3, #1
 80056b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005768 <xPortStartScheduler+0x138>)
 80056b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80056b4:	78fb      	ldrb	r3, [r7, #3]
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	005b      	lsls	r3, r3, #1
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80056be:	78fb      	ldrb	r3, [r7, #3]
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c6:	2b80      	cmp	r3, #128	@ 0x80
 80056c8:	d0ef      	beq.n	80056aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80056ca:	4b27      	ldr	r3, [pc, #156]	@ (8005768 <xPortStartScheduler+0x138>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f1c3 0307 	rsb	r3, r3, #7
 80056d2:	2b04      	cmp	r3, #4
 80056d4:	d00b      	beq.n	80056ee <xPortStartScheduler+0xbe>
	__asm volatile
 80056d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056da:	f383 8811 	msr	BASEPRI, r3
 80056de:	f3bf 8f6f 	isb	sy
 80056e2:	f3bf 8f4f 	dsb	sy
 80056e6:	60bb      	str	r3, [r7, #8]
}
 80056e8:	bf00      	nop
 80056ea:	bf00      	nop
 80056ec:	e7fd      	b.n	80056ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80056ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005768 <xPortStartScheduler+0x138>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	021b      	lsls	r3, r3, #8
 80056f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005768 <xPortStartScheduler+0x138>)
 80056f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80056f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005768 <xPortStartScheduler+0x138>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005700:	4a19      	ldr	r2, [pc, #100]	@ (8005768 <xPortStartScheduler+0x138>)
 8005702:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	b2da      	uxtb	r2, r3
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800570c:	4b17      	ldr	r3, [pc, #92]	@ (800576c <xPortStartScheduler+0x13c>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a16      	ldr	r2, [pc, #88]	@ (800576c <xPortStartScheduler+0x13c>)
 8005712:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005716:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005718:	4b14      	ldr	r3, [pc, #80]	@ (800576c <xPortStartScheduler+0x13c>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a13      	ldr	r2, [pc, #76]	@ (800576c <xPortStartScheduler+0x13c>)
 800571e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005722:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005724:	f000 f8da 	bl	80058dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005728:	4b11      	ldr	r3, [pc, #68]	@ (8005770 <xPortStartScheduler+0x140>)
 800572a:	2200      	movs	r2, #0
 800572c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800572e:	f000 f8f9 	bl	8005924 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005732:	4b10      	ldr	r3, [pc, #64]	@ (8005774 <xPortStartScheduler+0x144>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a0f      	ldr	r2, [pc, #60]	@ (8005774 <xPortStartScheduler+0x144>)
 8005738:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800573c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800573e:	f7ff ff63 	bl	8005608 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005742:	f7fe fe41 	bl	80043c8 <vTaskSwitchContext>
	prvTaskExitError();
 8005746:	f7ff ff1b 	bl	8005580 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3718      	adds	r7, #24
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	e000ed00 	.word	0xe000ed00
 8005758:	410fc271 	.word	0x410fc271
 800575c:	410fc270 	.word	0x410fc270
 8005760:	e000e400 	.word	0xe000e400
 8005764:	200002b8 	.word	0x200002b8
 8005768:	200002bc 	.word	0x200002bc
 800576c:	e000ed20 	.word	0xe000ed20
 8005770:	20000014 	.word	0x20000014
 8005774:	e000ef34 	.word	0xe000ef34

08005778 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
	__asm volatile
 800577e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005782:	f383 8811 	msr	BASEPRI, r3
 8005786:	f3bf 8f6f 	isb	sy
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	607b      	str	r3, [r7, #4]
}
 8005790:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005792:	4b10      	ldr	r3, [pc, #64]	@ (80057d4 <vPortEnterCritical+0x5c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	3301      	adds	r3, #1
 8005798:	4a0e      	ldr	r2, [pc, #56]	@ (80057d4 <vPortEnterCritical+0x5c>)
 800579a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800579c:	4b0d      	ldr	r3, [pc, #52]	@ (80057d4 <vPortEnterCritical+0x5c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d110      	bne.n	80057c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80057a4:	4b0c      	ldr	r3, [pc, #48]	@ (80057d8 <vPortEnterCritical+0x60>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00b      	beq.n	80057c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80057ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057b2:	f383 8811 	msr	BASEPRI, r3
 80057b6:	f3bf 8f6f 	isb	sy
 80057ba:	f3bf 8f4f 	dsb	sy
 80057be:	603b      	str	r3, [r7, #0]
}
 80057c0:	bf00      	nop
 80057c2:	bf00      	nop
 80057c4:	e7fd      	b.n	80057c2 <vPortEnterCritical+0x4a>
	}
}
 80057c6:	bf00      	nop
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	20000014 	.word	0x20000014
 80057d8:	e000ed04 	.word	0xe000ed04

080057dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80057e2:	4b12      	ldr	r3, [pc, #72]	@ (800582c <vPortExitCritical+0x50>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10b      	bne.n	8005802 <vPortExitCritical+0x26>
	__asm volatile
 80057ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ee:	f383 8811 	msr	BASEPRI, r3
 80057f2:	f3bf 8f6f 	isb	sy
 80057f6:	f3bf 8f4f 	dsb	sy
 80057fa:	607b      	str	r3, [r7, #4]
}
 80057fc:	bf00      	nop
 80057fe:	bf00      	nop
 8005800:	e7fd      	b.n	80057fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005802:	4b0a      	ldr	r3, [pc, #40]	@ (800582c <vPortExitCritical+0x50>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	3b01      	subs	r3, #1
 8005808:	4a08      	ldr	r2, [pc, #32]	@ (800582c <vPortExitCritical+0x50>)
 800580a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800580c:	4b07      	ldr	r3, [pc, #28]	@ (800582c <vPortExitCritical+0x50>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d105      	bne.n	8005820 <vPortExitCritical+0x44>
 8005814:	2300      	movs	r3, #0
 8005816:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	f383 8811 	msr	BASEPRI, r3
}
 800581e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr
 800582c:	20000014 	.word	0x20000014

08005830 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005830:	f3ef 8009 	mrs	r0, PSP
 8005834:	f3bf 8f6f 	isb	sy
 8005838:	4b15      	ldr	r3, [pc, #84]	@ (8005890 <pxCurrentTCBConst>)
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	f01e 0f10 	tst.w	lr, #16
 8005840:	bf08      	it	eq
 8005842:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005846:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800584a:	6010      	str	r0, [r2, #0]
 800584c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005850:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005854:	f380 8811 	msr	BASEPRI, r0
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	f3bf 8f6f 	isb	sy
 8005860:	f7fe fdb2 	bl	80043c8 <vTaskSwitchContext>
 8005864:	f04f 0000 	mov.w	r0, #0
 8005868:	f380 8811 	msr	BASEPRI, r0
 800586c:	bc09      	pop	{r0, r3}
 800586e:	6819      	ldr	r1, [r3, #0]
 8005870:	6808      	ldr	r0, [r1, #0]
 8005872:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005876:	f01e 0f10 	tst.w	lr, #16
 800587a:	bf08      	it	eq
 800587c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005880:	f380 8809 	msr	PSP, r0
 8005884:	f3bf 8f6f 	isb	sy
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	f3af 8000 	nop.w

08005890 <pxCurrentTCBConst>:
 8005890:	20000170 	.word	0x20000170
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005894:	bf00      	nop
 8005896:	bf00      	nop

08005898 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
	__asm volatile
 800589e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a2:	f383 8811 	msr	BASEPRI, r3
 80058a6:	f3bf 8f6f 	isb	sy
 80058aa:	f3bf 8f4f 	dsb	sy
 80058ae:	607b      	str	r3, [r7, #4]
}
 80058b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80058b2:	f7fe fccf 	bl	8004254 <xTaskIncrementTick>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80058bc:	4b06      	ldr	r3, [pc, #24]	@ (80058d8 <SysTick_Handler+0x40>)
 80058be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058c2:	601a      	str	r2, [r3, #0]
 80058c4:	2300      	movs	r3, #0
 80058c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	f383 8811 	msr	BASEPRI, r3
}
 80058ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80058d0:	bf00      	nop
 80058d2:	3708      	adds	r7, #8
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	e000ed04 	.word	0xe000ed04

080058dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80058dc:	b480      	push	{r7}
 80058de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80058e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005910 <vPortSetupTimerInterrupt+0x34>)
 80058e2:	2200      	movs	r2, #0
 80058e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80058e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005914 <vPortSetupTimerInterrupt+0x38>)
 80058e8:	2200      	movs	r2, #0
 80058ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80058ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005918 <vPortSetupTimerInterrupt+0x3c>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a0a      	ldr	r2, [pc, #40]	@ (800591c <vPortSetupTimerInterrupt+0x40>)
 80058f2:	fba2 2303 	umull	r2, r3, r2, r3
 80058f6:	099b      	lsrs	r3, r3, #6
 80058f8:	4a09      	ldr	r2, [pc, #36]	@ (8005920 <vPortSetupTimerInterrupt+0x44>)
 80058fa:	3b01      	subs	r3, #1
 80058fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80058fe:	4b04      	ldr	r3, [pc, #16]	@ (8005910 <vPortSetupTimerInterrupt+0x34>)
 8005900:	2207      	movs	r2, #7
 8005902:	601a      	str	r2, [r3, #0]
}
 8005904:	bf00      	nop
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	e000e010 	.word	0xe000e010
 8005914:	e000e018 	.word	0xe000e018
 8005918:	20000008 	.word	0x20000008
 800591c:	10624dd3 	.word	0x10624dd3
 8005920:	e000e014 	.word	0xe000e014

08005924 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005924:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005934 <vPortEnableVFP+0x10>
 8005928:	6801      	ldr	r1, [r0, #0]
 800592a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800592e:	6001      	str	r1, [r0, #0]
 8005930:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005932:	bf00      	nop
 8005934:	e000ed88 	.word	0xe000ed88

08005938 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800593e:	f3ef 8305 	mrs	r3, IPSR
 8005942:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2b0f      	cmp	r3, #15
 8005948:	d915      	bls.n	8005976 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800594a:	4a18      	ldr	r2, [pc, #96]	@ (80059ac <vPortValidateInterruptPriority+0x74>)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	4413      	add	r3, r2
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005954:	4b16      	ldr	r3, [pc, #88]	@ (80059b0 <vPortValidateInterruptPriority+0x78>)
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	7afa      	ldrb	r2, [r7, #11]
 800595a:	429a      	cmp	r2, r3
 800595c:	d20b      	bcs.n	8005976 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800595e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005962:	f383 8811 	msr	BASEPRI, r3
 8005966:	f3bf 8f6f 	isb	sy
 800596a:	f3bf 8f4f 	dsb	sy
 800596e:	607b      	str	r3, [r7, #4]
}
 8005970:	bf00      	nop
 8005972:	bf00      	nop
 8005974:	e7fd      	b.n	8005972 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005976:	4b0f      	ldr	r3, [pc, #60]	@ (80059b4 <vPortValidateInterruptPriority+0x7c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800597e:	4b0e      	ldr	r3, [pc, #56]	@ (80059b8 <vPortValidateInterruptPriority+0x80>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	429a      	cmp	r2, r3
 8005984:	d90b      	bls.n	800599e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800598a:	f383 8811 	msr	BASEPRI, r3
 800598e:	f3bf 8f6f 	isb	sy
 8005992:	f3bf 8f4f 	dsb	sy
 8005996:	603b      	str	r3, [r7, #0]
}
 8005998:	bf00      	nop
 800599a:	bf00      	nop
 800599c:	e7fd      	b.n	800599a <vPortValidateInterruptPriority+0x62>
	}
 800599e:	bf00      	nop
 80059a0:	3714      	adds	r7, #20
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	e000e3f0 	.word	0xe000e3f0
 80059b0:	200002b8 	.word	0x200002b8
 80059b4:	e000ed0c 	.word	0xe000ed0c
 80059b8:	200002bc 	.word	0x200002bc

080059bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b08a      	sub	sp, #40	@ 0x28
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80059c4:	2300      	movs	r3, #0
 80059c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80059c8:	f7fe faf8 	bl	8003fbc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80059cc:	4b5a      	ldr	r3, [pc, #360]	@ (8005b38 <pvPortMalloc+0x17c>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d101      	bne.n	80059d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80059d4:	f000 f916 	bl	8005c04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80059d8:	4b58      	ldr	r3, [pc, #352]	@ (8005b3c <pvPortMalloc+0x180>)
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4013      	ands	r3, r2
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f040 8090 	bne.w	8005b06 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d01e      	beq.n	8005a2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80059ec:	2208      	movs	r2, #8
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4413      	add	r3, r2
 80059f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f003 0307 	and.w	r3, r3, #7
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d015      	beq.n	8005a2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f023 0307 	bic.w	r3, r3, #7
 8005a04:	3308      	adds	r3, #8
 8005a06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f003 0307 	and.w	r3, r3, #7
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00b      	beq.n	8005a2a <pvPortMalloc+0x6e>
	__asm volatile
 8005a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a16:	f383 8811 	msr	BASEPRI, r3
 8005a1a:	f3bf 8f6f 	isb	sy
 8005a1e:	f3bf 8f4f 	dsb	sy
 8005a22:	617b      	str	r3, [r7, #20]
}
 8005a24:	bf00      	nop
 8005a26:	bf00      	nop
 8005a28:	e7fd      	b.n	8005a26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d06a      	beq.n	8005b06 <pvPortMalloc+0x14a>
 8005a30:	4b43      	ldr	r3, [pc, #268]	@ (8005b40 <pvPortMalloc+0x184>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d865      	bhi.n	8005b06 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005a3a:	4b42      	ldr	r3, [pc, #264]	@ (8005b44 <pvPortMalloc+0x188>)
 8005a3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005a3e:	4b41      	ldr	r3, [pc, #260]	@ (8005b44 <pvPortMalloc+0x188>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a44:	e004      	b.n	8005a50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d903      	bls.n	8005a62 <pvPortMalloc+0xa6>
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1f1      	bne.n	8005a46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005a62:	4b35      	ldr	r3, [pc, #212]	@ (8005b38 <pvPortMalloc+0x17c>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d04c      	beq.n	8005b06 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005a6c:	6a3b      	ldr	r3, [r7, #32]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2208      	movs	r2, #8
 8005a72:	4413      	add	r3, r2
 8005a74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	6a3b      	ldr	r3, [r7, #32]
 8005a7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a80:	685a      	ldr	r2, [r3, #4]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	1ad2      	subs	r2, r2, r3
 8005a86:	2308      	movs	r3, #8
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d920      	bls.n	8005ad0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4413      	add	r3, r2
 8005a94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	f003 0307 	and.w	r3, r3, #7
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00b      	beq.n	8005ab8 <pvPortMalloc+0xfc>
	__asm volatile
 8005aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa4:	f383 8811 	msr	BASEPRI, r3
 8005aa8:	f3bf 8f6f 	isb	sy
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	613b      	str	r3, [r7, #16]
}
 8005ab2:	bf00      	nop
 8005ab4:	bf00      	nop
 8005ab6:	e7fd      	b.n	8005ab4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aba:	685a      	ldr	r2, [r3, #4]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	1ad2      	subs	r2, r2, r3
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005aca:	69b8      	ldr	r0, [r7, #24]
 8005acc:	f000 f8fc 	bl	8005cc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8005b40 <pvPortMalloc+0x184>)
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	4a19      	ldr	r2, [pc, #100]	@ (8005b40 <pvPortMalloc+0x184>)
 8005adc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ade:	4b18      	ldr	r3, [pc, #96]	@ (8005b40 <pvPortMalloc+0x184>)
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	4b19      	ldr	r3, [pc, #100]	@ (8005b48 <pvPortMalloc+0x18c>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d203      	bcs.n	8005af2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005aea:	4b15      	ldr	r3, [pc, #84]	@ (8005b40 <pvPortMalloc+0x184>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a16      	ldr	r2, [pc, #88]	@ (8005b48 <pvPortMalloc+0x18c>)
 8005af0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af4:	685a      	ldr	r2, [r3, #4]
 8005af6:	4b11      	ldr	r3, [pc, #68]	@ (8005b3c <pvPortMalloc+0x180>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	431a      	orrs	r2, r3
 8005afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b02:	2200      	movs	r2, #0
 8005b04:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005b06:	f7fe fa67 	bl	8003fd8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	f003 0307 	and.w	r3, r3, #7
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00b      	beq.n	8005b2c <pvPortMalloc+0x170>
	__asm volatile
 8005b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b18:	f383 8811 	msr	BASEPRI, r3
 8005b1c:	f3bf 8f6f 	isb	sy
 8005b20:	f3bf 8f4f 	dsb	sy
 8005b24:	60fb      	str	r3, [r7, #12]
}
 8005b26:	bf00      	nop
 8005b28:	bf00      	nop
 8005b2a:	e7fd      	b.n	8005b28 <pvPortMalloc+0x16c>
	return pvReturn;
 8005b2c:	69fb      	ldr	r3, [r7, #28]
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3728      	adds	r7, #40	@ 0x28
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	20012ec8 	.word	0x20012ec8
 8005b3c:	20012ed4 	.word	0x20012ed4
 8005b40:	20012ecc 	.word	0x20012ecc
 8005b44:	20012ec0 	.word	0x20012ec0
 8005b48:	20012ed0 	.word	0x20012ed0

08005b4c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d04a      	beq.n	8005bf4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005b5e:	2308      	movs	r3, #8
 8005b60:	425b      	negs	r3, r3
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	4413      	add	r3, r2
 8005b66:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	685a      	ldr	r2, [r3, #4]
 8005b70:	4b22      	ldr	r3, [pc, #136]	@ (8005bfc <vPortFree+0xb0>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4013      	ands	r3, r2
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d10b      	bne.n	8005b92 <vPortFree+0x46>
	__asm volatile
 8005b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7e:	f383 8811 	msr	BASEPRI, r3
 8005b82:	f3bf 8f6f 	isb	sy
 8005b86:	f3bf 8f4f 	dsb	sy
 8005b8a:	60fb      	str	r3, [r7, #12]
}
 8005b8c:	bf00      	nop
 8005b8e:	bf00      	nop
 8005b90:	e7fd      	b.n	8005b8e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00b      	beq.n	8005bb2 <vPortFree+0x66>
	__asm volatile
 8005b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9e:	f383 8811 	msr	BASEPRI, r3
 8005ba2:	f3bf 8f6f 	isb	sy
 8005ba6:	f3bf 8f4f 	dsb	sy
 8005baa:	60bb      	str	r3, [r7, #8]
}
 8005bac:	bf00      	nop
 8005bae:	bf00      	nop
 8005bb0:	e7fd      	b.n	8005bae <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	685a      	ldr	r2, [r3, #4]
 8005bb6:	4b11      	ldr	r3, [pc, #68]	@ (8005bfc <vPortFree+0xb0>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4013      	ands	r3, r2
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d019      	beq.n	8005bf4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d115      	bne.n	8005bf4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8005bfc <vPortFree+0xb0>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	401a      	ands	r2, r3
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005bd8:	f7fe f9f0 	bl	8003fbc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	685a      	ldr	r2, [r3, #4]
 8005be0:	4b07      	ldr	r3, [pc, #28]	@ (8005c00 <vPortFree+0xb4>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4413      	add	r3, r2
 8005be6:	4a06      	ldr	r2, [pc, #24]	@ (8005c00 <vPortFree+0xb4>)
 8005be8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005bea:	6938      	ldr	r0, [r7, #16]
 8005bec:	f000 f86c 	bl	8005cc8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005bf0:	f7fe f9f2 	bl	8003fd8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005bf4:	bf00      	nop
 8005bf6:	3718      	adds	r7, #24
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	20012ed4 	.word	0x20012ed4
 8005c00:	20012ecc 	.word	0x20012ecc

08005c04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005c0a:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8005c0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005c10:	4b27      	ldr	r3, [pc, #156]	@ (8005cb0 <prvHeapInit+0xac>)
 8005c12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f003 0307 	and.w	r3, r3, #7
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00c      	beq.n	8005c38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	3307      	adds	r3, #7
 8005c22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f023 0307 	bic.w	r3, r3, #7
 8005c2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005c2c:	68ba      	ldr	r2, [r7, #8]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	4a1f      	ldr	r2, [pc, #124]	@ (8005cb0 <prvHeapInit+0xac>)
 8005c34:	4413      	add	r3, r2
 8005c36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8005cb4 <prvHeapInit+0xb0>)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005c42:	4b1c      	ldr	r3, [pc, #112]	@ (8005cb4 <prvHeapInit+0xb0>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	68ba      	ldr	r2, [r7, #8]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005c50:	2208      	movs	r2, #8
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	1a9b      	subs	r3, r3, r2
 8005c56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f023 0307 	bic.w	r3, r3, #7
 8005c5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	4a15      	ldr	r2, [pc, #84]	@ (8005cb8 <prvHeapInit+0xb4>)
 8005c64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005c66:	4b14      	ldr	r3, [pc, #80]	@ (8005cb8 <prvHeapInit+0xb4>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005c6e:	4b12      	ldr	r3, [pc, #72]	@ (8005cb8 <prvHeapInit+0xb4>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2200      	movs	r2, #0
 8005c74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	1ad2      	subs	r2, r2, r3
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005c84:	4b0c      	ldr	r3, [pc, #48]	@ (8005cb8 <prvHeapInit+0xb4>)
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	4a0a      	ldr	r2, [pc, #40]	@ (8005cbc <prvHeapInit+0xb8>)
 8005c92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	4a09      	ldr	r2, [pc, #36]	@ (8005cc0 <prvHeapInit+0xbc>)
 8005c9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005c9c:	4b09      	ldr	r3, [pc, #36]	@ (8005cc4 <prvHeapInit+0xc0>)
 8005c9e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005ca2:	601a      	str	r2, [r3, #0]
}
 8005ca4:	bf00      	nop
 8005ca6:	3714      	adds	r7, #20
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr
 8005cb0:	200002c0 	.word	0x200002c0
 8005cb4:	20012ec0 	.word	0x20012ec0
 8005cb8:	20012ec8 	.word	0x20012ec8
 8005cbc:	20012ed0 	.word	0x20012ed0
 8005cc0:	20012ecc 	.word	0x20012ecc
 8005cc4:	20012ed4 	.word	0x20012ed4

08005cc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005cd0:	4b28      	ldr	r3, [pc, #160]	@ (8005d74 <prvInsertBlockIntoFreeList+0xac>)
 8005cd2:	60fb      	str	r3, [r7, #12]
 8005cd4:	e002      	b.n	8005cdc <prvInsertBlockIntoFreeList+0x14>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	60fb      	str	r3, [r7, #12]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d8f7      	bhi.n	8005cd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	68ba      	ldr	r2, [r7, #8]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d108      	bne.n	8005d0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	685a      	ldr	r2, [r3, #4]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	441a      	add	r2, r3
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	441a      	add	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d118      	bne.n	8005d50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	4b15      	ldr	r3, [pc, #84]	@ (8005d78 <prvInsertBlockIntoFreeList+0xb0>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d00d      	beq.n	8005d46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	441a      	add	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	601a      	str	r2, [r3, #0]
 8005d44:	e008      	b.n	8005d58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005d46:	4b0c      	ldr	r3, [pc, #48]	@ (8005d78 <prvInsertBlockIntoFreeList+0xb0>)
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	e003      	b.n	8005d58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d002      	beq.n	8005d66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d66:	bf00      	nop
 8005d68:	3714      	adds	r7, #20
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	20012ec0 	.word	0x20012ec0
 8005d78:	20012ec8 	.word	0x20012ec8

08005d7c <std>:
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	b510      	push	{r4, lr}
 8005d80:	4604      	mov	r4, r0
 8005d82:	e9c0 3300 	strd	r3, r3, [r0]
 8005d86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d8a:	6083      	str	r3, [r0, #8]
 8005d8c:	8181      	strh	r1, [r0, #12]
 8005d8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d90:	81c2      	strh	r2, [r0, #14]
 8005d92:	6183      	str	r3, [r0, #24]
 8005d94:	4619      	mov	r1, r3
 8005d96:	2208      	movs	r2, #8
 8005d98:	305c      	adds	r0, #92	@ 0x5c
 8005d9a:	f000 f948 	bl	800602e <memset>
 8005d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd4 <std+0x58>)
 8005da0:	6263      	str	r3, [r4, #36]	@ 0x24
 8005da2:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd8 <std+0x5c>)
 8005da4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005da6:	4b0d      	ldr	r3, [pc, #52]	@ (8005ddc <std+0x60>)
 8005da8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005daa:	4b0d      	ldr	r3, [pc, #52]	@ (8005de0 <std+0x64>)
 8005dac:	6323      	str	r3, [r4, #48]	@ 0x30
 8005dae:	4b0d      	ldr	r3, [pc, #52]	@ (8005de4 <std+0x68>)
 8005db0:	6224      	str	r4, [r4, #32]
 8005db2:	429c      	cmp	r4, r3
 8005db4:	d006      	beq.n	8005dc4 <std+0x48>
 8005db6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005dba:	4294      	cmp	r4, r2
 8005dbc:	d002      	beq.n	8005dc4 <std+0x48>
 8005dbe:	33d0      	adds	r3, #208	@ 0xd0
 8005dc0:	429c      	cmp	r4, r3
 8005dc2:	d105      	bne.n	8005dd0 <std+0x54>
 8005dc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dcc:	f000 ba04 	b.w	80061d8 <__retarget_lock_init_recursive>
 8005dd0:	bd10      	pop	{r4, pc}
 8005dd2:	bf00      	nop
 8005dd4:	08005fa9 	.word	0x08005fa9
 8005dd8:	08005fcb 	.word	0x08005fcb
 8005ddc:	08006003 	.word	0x08006003
 8005de0:	08006027 	.word	0x08006027
 8005de4:	20012ed8 	.word	0x20012ed8

08005de8 <stdio_exit_handler>:
 8005de8:	4a02      	ldr	r2, [pc, #8]	@ (8005df4 <stdio_exit_handler+0xc>)
 8005dea:	4903      	ldr	r1, [pc, #12]	@ (8005df8 <stdio_exit_handler+0x10>)
 8005dec:	4803      	ldr	r0, [pc, #12]	@ (8005dfc <stdio_exit_handler+0x14>)
 8005dee:	f000 b869 	b.w	8005ec4 <_fwalk_sglue>
 8005df2:	bf00      	nop
 8005df4:	20000018 	.word	0x20000018
 8005df8:	08006b1d 	.word	0x08006b1d
 8005dfc:	20000028 	.word	0x20000028

08005e00 <cleanup_stdio>:
 8005e00:	6841      	ldr	r1, [r0, #4]
 8005e02:	4b0c      	ldr	r3, [pc, #48]	@ (8005e34 <cleanup_stdio+0x34>)
 8005e04:	4299      	cmp	r1, r3
 8005e06:	b510      	push	{r4, lr}
 8005e08:	4604      	mov	r4, r0
 8005e0a:	d001      	beq.n	8005e10 <cleanup_stdio+0x10>
 8005e0c:	f000 fe86 	bl	8006b1c <_fflush_r>
 8005e10:	68a1      	ldr	r1, [r4, #8]
 8005e12:	4b09      	ldr	r3, [pc, #36]	@ (8005e38 <cleanup_stdio+0x38>)
 8005e14:	4299      	cmp	r1, r3
 8005e16:	d002      	beq.n	8005e1e <cleanup_stdio+0x1e>
 8005e18:	4620      	mov	r0, r4
 8005e1a:	f000 fe7f 	bl	8006b1c <_fflush_r>
 8005e1e:	68e1      	ldr	r1, [r4, #12]
 8005e20:	4b06      	ldr	r3, [pc, #24]	@ (8005e3c <cleanup_stdio+0x3c>)
 8005e22:	4299      	cmp	r1, r3
 8005e24:	d004      	beq.n	8005e30 <cleanup_stdio+0x30>
 8005e26:	4620      	mov	r0, r4
 8005e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e2c:	f000 be76 	b.w	8006b1c <_fflush_r>
 8005e30:	bd10      	pop	{r4, pc}
 8005e32:	bf00      	nop
 8005e34:	20012ed8 	.word	0x20012ed8
 8005e38:	20012f40 	.word	0x20012f40
 8005e3c:	20012fa8 	.word	0x20012fa8

08005e40 <global_stdio_init.part.0>:
 8005e40:	b510      	push	{r4, lr}
 8005e42:	4b0b      	ldr	r3, [pc, #44]	@ (8005e70 <global_stdio_init.part.0+0x30>)
 8005e44:	4c0b      	ldr	r4, [pc, #44]	@ (8005e74 <global_stdio_init.part.0+0x34>)
 8005e46:	4a0c      	ldr	r2, [pc, #48]	@ (8005e78 <global_stdio_init.part.0+0x38>)
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	2104      	movs	r1, #4
 8005e50:	f7ff ff94 	bl	8005d7c <std>
 8005e54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e58:	2201      	movs	r2, #1
 8005e5a:	2109      	movs	r1, #9
 8005e5c:	f7ff ff8e 	bl	8005d7c <std>
 8005e60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005e64:	2202      	movs	r2, #2
 8005e66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e6a:	2112      	movs	r1, #18
 8005e6c:	f7ff bf86 	b.w	8005d7c <std>
 8005e70:	20013010 	.word	0x20013010
 8005e74:	20012ed8 	.word	0x20012ed8
 8005e78:	08005de9 	.word	0x08005de9

08005e7c <__sfp_lock_acquire>:
 8005e7c:	4801      	ldr	r0, [pc, #4]	@ (8005e84 <__sfp_lock_acquire+0x8>)
 8005e7e:	f000 b9ac 	b.w	80061da <__retarget_lock_acquire_recursive>
 8005e82:	bf00      	nop
 8005e84:	20013019 	.word	0x20013019

08005e88 <__sfp_lock_release>:
 8005e88:	4801      	ldr	r0, [pc, #4]	@ (8005e90 <__sfp_lock_release+0x8>)
 8005e8a:	f000 b9a7 	b.w	80061dc <__retarget_lock_release_recursive>
 8005e8e:	bf00      	nop
 8005e90:	20013019 	.word	0x20013019

08005e94 <__sinit>:
 8005e94:	b510      	push	{r4, lr}
 8005e96:	4604      	mov	r4, r0
 8005e98:	f7ff fff0 	bl	8005e7c <__sfp_lock_acquire>
 8005e9c:	6a23      	ldr	r3, [r4, #32]
 8005e9e:	b11b      	cbz	r3, 8005ea8 <__sinit+0x14>
 8005ea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ea4:	f7ff bff0 	b.w	8005e88 <__sfp_lock_release>
 8005ea8:	4b04      	ldr	r3, [pc, #16]	@ (8005ebc <__sinit+0x28>)
 8005eaa:	6223      	str	r3, [r4, #32]
 8005eac:	4b04      	ldr	r3, [pc, #16]	@ (8005ec0 <__sinit+0x2c>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1f5      	bne.n	8005ea0 <__sinit+0xc>
 8005eb4:	f7ff ffc4 	bl	8005e40 <global_stdio_init.part.0>
 8005eb8:	e7f2      	b.n	8005ea0 <__sinit+0xc>
 8005eba:	bf00      	nop
 8005ebc:	08005e01 	.word	0x08005e01
 8005ec0:	20013010 	.word	0x20013010

08005ec4 <_fwalk_sglue>:
 8005ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ec8:	4607      	mov	r7, r0
 8005eca:	4688      	mov	r8, r1
 8005ecc:	4614      	mov	r4, r2
 8005ece:	2600      	movs	r6, #0
 8005ed0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ed4:	f1b9 0901 	subs.w	r9, r9, #1
 8005ed8:	d505      	bpl.n	8005ee6 <_fwalk_sglue+0x22>
 8005eda:	6824      	ldr	r4, [r4, #0]
 8005edc:	2c00      	cmp	r4, #0
 8005ede:	d1f7      	bne.n	8005ed0 <_fwalk_sglue+0xc>
 8005ee0:	4630      	mov	r0, r6
 8005ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ee6:	89ab      	ldrh	r3, [r5, #12]
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d907      	bls.n	8005efc <_fwalk_sglue+0x38>
 8005eec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	d003      	beq.n	8005efc <_fwalk_sglue+0x38>
 8005ef4:	4629      	mov	r1, r5
 8005ef6:	4638      	mov	r0, r7
 8005ef8:	47c0      	blx	r8
 8005efa:	4306      	orrs	r6, r0
 8005efc:	3568      	adds	r5, #104	@ 0x68
 8005efe:	e7e9      	b.n	8005ed4 <_fwalk_sglue+0x10>

08005f00 <sniprintf>:
 8005f00:	b40c      	push	{r2, r3}
 8005f02:	b530      	push	{r4, r5, lr}
 8005f04:	4b17      	ldr	r3, [pc, #92]	@ (8005f64 <sniprintf+0x64>)
 8005f06:	1e0c      	subs	r4, r1, #0
 8005f08:	681d      	ldr	r5, [r3, #0]
 8005f0a:	b09d      	sub	sp, #116	@ 0x74
 8005f0c:	da08      	bge.n	8005f20 <sniprintf+0x20>
 8005f0e:	238b      	movs	r3, #139	@ 0x8b
 8005f10:	602b      	str	r3, [r5, #0]
 8005f12:	f04f 30ff 	mov.w	r0, #4294967295
 8005f16:	b01d      	add	sp, #116	@ 0x74
 8005f18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f1c:	b002      	add	sp, #8
 8005f1e:	4770      	bx	lr
 8005f20:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005f24:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f28:	bf14      	ite	ne
 8005f2a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005f2e:	4623      	moveq	r3, r4
 8005f30:	9304      	str	r3, [sp, #16]
 8005f32:	9307      	str	r3, [sp, #28]
 8005f34:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005f38:	9002      	str	r0, [sp, #8]
 8005f3a:	9006      	str	r0, [sp, #24]
 8005f3c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005f40:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005f42:	ab21      	add	r3, sp, #132	@ 0x84
 8005f44:	a902      	add	r1, sp, #8
 8005f46:	4628      	mov	r0, r5
 8005f48:	9301      	str	r3, [sp, #4]
 8005f4a:	f000 fad9 	bl	8006500 <_svfiprintf_r>
 8005f4e:	1c43      	adds	r3, r0, #1
 8005f50:	bfbc      	itt	lt
 8005f52:	238b      	movlt	r3, #139	@ 0x8b
 8005f54:	602b      	strlt	r3, [r5, #0]
 8005f56:	2c00      	cmp	r4, #0
 8005f58:	d0dd      	beq.n	8005f16 <sniprintf+0x16>
 8005f5a:	9b02      	ldr	r3, [sp, #8]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	701a      	strb	r2, [r3, #0]
 8005f60:	e7d9      	b.n	8005f16 <sniprintf+0x16>
 8005f62:	bf00      	nop
 8005f64:	20000024 	.word	0x20000024

08005f68 <siprintf>:
 8005f68:	b40e      	push	{r1, r2, r3}
 8005f6a:	b500      	push	{lr}
 8005f6c:	b09c      	sub	sp, #112	@ 0x70
 8005f6e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005f70:	9002      	str	r0, [sp, #8]
 8005f72:	9006      	str	r0, [sp, #24]
 8005f74:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005f78:	4809      	ldr	r0, [pc, #36]	@ (8005fa0 <siprintf+0x38>)
 8005f7a:	9107      	str	r1, [sp, #28]
 8005f7c:	9104      	str	r1, [sp, #16]
 8005f7e:	4909      	ldr	r1, [pc, #36]	@ (8005fa4 <siprintf+0x3c>)
 8005f80:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f84:	9105      	str	r1, [sp, #20]
 8005f86:	6800      	ldr	r0, [r0, #0]
 8005f88:	9301      	str	r3, [sp, #4]
 8005f8a:	a902      	add	r1, sp, #8
 8005f8c:	f000 fab8 	bl	8006500 <_svfiprintf_r>
 8005f90:	9b02      	ldr	r3, [sp, #8]
 8005f92:	2200      	movs	r2, #0
 8005f94:	701a      	strb	r2, [r3, #0]
 8005f96:	b01c      	add	sp, #112	@ 0x70
 8005f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f9c:	b003      	add	sp, #12
 8005f9e:	4770      	bx	lr
 8005fa0:	20000024 	.word	0x20000024
 8005fa4:	ffff0208 	.word	0xffff0208

08005fa8 <__sread>:
 8005fa8:	b510      	push	{r4, lr}
 8005faa:	460c      	mov	r4, r1
 8005fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fb0:	f000 f8c4 	bl	800613c <_read_r>
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	bfab      	itete	ge
 8005fb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005fba:	89a3      	ldrhlt	r3, [r4, #12]
 8005fbc:	181b      	addge	r3, r3, r0
 8005fbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005fc2:	bfac      	ite	ge
 8005fc4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005fc6:	81a3      	strhlt	r3, [r4, #12]
 8005fc8:	bd10      	pop	{r4, pc}

08005fca <__swrite>:
 8005fca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fce:	461f      	mov	r7, r3
 8005fd0:	898b      	ldrh	r3, [r1, #12]
 8005fd2:	05db      	lsls	r3, r3, #23
 8005fd4:	4605      	mov	r5, r0
 8005fd6:	460c      	mov	r4, r1
 8005fd8:	4616      	mov	r6, r2
 8005fda:	d505      	bpl.n	8005fe8 <__swrite+0x1e>
 8005fdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fe0:	2302      	movs	r3, #2
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f000 f898 	bl	8006118 <_lseek_r>
 8005fe8:	89a3      	ldrh	r3, [r4, #12]
 8005fea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ff2:	81a3      	strh	r3, [r4, #12]
 8005ff4:	4632      	mov	r2, r6
 8005ff6:	463b      	mov	r3, r7
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ffe:	f000 b8af 	b.w	8006160 <_write_r>

08006002 <__sseek>:
 8006002:	b510      	push	{r4, lr}
 8006004:	460c      	mov	r4, r1
 8006006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800600a:	f000 f885 	bl	8006118 <_lseek_r>
 800600e:	1c43      	adds	r3, r0, #1
 8006010:	89a3      	ldrh	r3, [r4, #12]
 8006012:	bf15      	itete	ne
 8006014:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006016:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800601a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800601e:	81a3      	strheq	r3, [r4, #12]
 8006020:	bf18      	it	ne
 8006022:	81a3      	strhne	r3, [r4, #12]
 8006024:	bd10      	pop	{r4, pc}

08006026 <__sclose>:
 8006026:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800602a:	f000 b865 	b.w	80060f8 <_close_r>

0800602e <memset>:
 800602e:	4402      	add	r2, r0
 8006030:	4603      	mov	r3, r0
 8006032:	4293      	cmp	r3, r2
 8006034:	d100      	bne.n	8006038 <memset+0xa>
 8006036:	4770      	bx	lr
 8006038:	f803 1b01 	strb.w	r1, [r3], #1
 800603c:	e7f9      	b.n	8006032 <memset+0x4>
	...

08006040 <strtok>:
 8006040:	4b16      	ldr	r3, [pc, #88]	@ (800609c <strtok+0x5c>)
 8006042:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006046:	681f      	ldr	r7, [r3, #0]
 8006048:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800604a:	4605      	mov	r5, r0
 800604c:	460e      	mov	r6, r1
 800604e:	b9ec      	cbnz	r4, 800608c <strtok+0x4c>
 8006050:	2050      	movs	r0, #80	@ 0x50
 8006052:	f000 f943 	bl	80062dc <malloc>
 8006056:	4602      	mov	r2, r0
 8006058:	6478      	str	r0, [r7, #68]	@ 0x44
 800605a:	b920      	cbnz	r0, 8006066 <strtok+0x26>
 800605c:	4b10      	ldr	r3, [pc, #64]	@ (80060a0 <strtok+0x60>)
 800605e:	4811      	ldr	r0, [pc, #68]	@ (80060a4 <strtok+0x64>)
 8006060:	215b      	movs	r1, #91	@ 0x5b
 8006062:	f000 f8d3 	bl	800620c <__assert_func>
 8006066:	e9c0 4400 	strd	r4, r4, [r0]
 800606a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800606e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006072:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8006076:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800607a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800607e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8006082:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8006086:	6184      	str	r4, [r0, #24]
 8006088:	7704      	strb	r4, [r0, #28]
 800608a:	6244      	str	r4, [r0, #36]	@ 0x24
 800608c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800608e:	4631      	mov	r1, r6
 8006090:	4628      	mov	r0, r5
 8006092:	2301      	movs	r3, #1
 8006094:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006098:	f000 b806 	b.w	80060a8 <__strtok_r>
 800609c:	20000024 	.word	0x20000024
 80060a0:	0800779c 	.word	0x0800779c
 80060a4:	080077b3 	.word	0x080077b3

080060a8 <__strtok_r>:
 80060a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060aa:	4604      	mov	r4, r0
 80060ac:	b908      	cbnz	r0, 80060b2 <__strtok_r+0xa>
 80060ae:	6814      	ldr	r4, [r2, #0]
 80060b0:	b144      	cbz	r4, 80060c4 <__strtok_r+0x1c>
 80060b2:	4620      	mov	r0, r4
 80060b4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80060b8:	460f      	mov	r7, r1
 80060ba:	f817 6b01 	ldrb.w	r6, [r7], #1
 80060be:	b91e      	cbnz	r6, 80060c8 <__strtok_r+0x20>
 80060c0:	b965      	cbnz	r5, 80060dc <__strtok_r+0x34>
 80060c2:	6015      	str	r5, [r2, #0]
 80060c4:	2000      	movs	r0, #0
 80060c6:	e005      	b.n	80060d4 <__strtok_r+0x2c>
 80060c8:	42b5      	cmp	r5, r6
 80060ca:	d1f6      	bne.n	80060ba <__strtok_r+0x12>
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1f0      	bne.n	80060b2 <__strtok_r+0xa>
 80060d0:	6014      	str	r4, [r2, #0]
 80060d2:	7003      	strb	r3, [r0, #0]
 80060d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060d6:	461c      	mov	r4, r3
 80060d8:	e00c      	b.n	80060f4 <__strtok_r+0x4c>
 80060da:	b915      	cbnz	r5, 80060e2 <__strtok_r+0x3a>
 80060dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80060e0:	460e      	mov	r6, r1
 80060e2:	f816 5b01 	ldrb.w	r5, [r6], #1
 80060e6:	42ab      	cmp	r3, r5
 80060e8:	d1f7      	bne.n	80060da <__strtok_r+0x32>
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d0f3      	beq.n	80060d6 <__strtok_r+0x2e>
 80060ee:	2300      	movs	r3, #0
 80060f0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80060f4:	6014      	str	r4, [r2, #0]
 80060f6:	e7ed      	b.n	80060d4 <__strtok_r+0x2c>

080060f8 <_close_r>:
 80060f8:	b538      	push	{r3, r4, r5, lr}
 80060fa:	4d06      	ldr	r5, [pc, #24]	@ (8006114 <_close_r+0x1c>)
 80060fc:	2300      	movs	r3, #0
 80060fe:	4604      	mov	r4, r0
 8006100:	4608      	mov	r0, r1
 8006102:	602b      	str	r3, [r5, #0]
 8006104:	f7fb f836 	bl	8001174 <_close>
 8006108:	1c43      	adds	r3, r0, #1
 800610a:	d102      	bne.n	8006112 <_close_r+0x1a>
 800610c:	682b      	ldr	r3, [r5, #0]
 800610e:	b103      	cbz	r3, 8006112 <_close_r+0x1a>
 8006110:	6023      	str	r3, [r4, #0]
 8006112:	bd38      	pop	{r3, r4, r5, pc}
 8006114:	20013014 	.word	0x20013014

08006118 <_lseek_r>:
 8006118:	b538      	push	{r3, r4, r5, lr}
 800611a:	4d07      	ldr	r5, [pc, #28]	@ (8006138 <_lseek_r+0x20>)
 800611c:	4604      	mov	r4, r0
 800611e:	4608      	mov	r0, r1
 8006120:	4611      	mov	r1, r2
 8006122:	2200      	movs	r2, #0
 8006124:	602a      	str	r2, [r5, #0]
 8006126:	461a      	mov	r2, r3
 8006128:	f7fb f84b 	bl	80011c2 <_lseek>
 800612c:	1c43      	adds	r3, r0, #1
 800612e:	d102      	bne.n	8006136 <_lseek_r+0x1e>
 8006130:	682b      	ldr	r3, [r5, #0]
 8006132:	b103      	cbz	r3, 8006136 <_lseek_r+0x1e>
 8006134:	6023      	str	r3, [r4, #0]
 8006136:	bd38      	pop	{r3, r4, r5, pc}
 8006138:	20013014 	.word	0x20013014

0800613c <_read_r>:
 800613c:	b538      	push	{r3, r4, r5, lr}
 800613e:	4d07      	ldr	r5, [pc, #28]	@ (800615c <_read_r+0x20>)
 8006140:	4604      	mov	r4, r0
 8006142:	4608      	mov	r0, r1
 8006144:	4611      	mov	r1, r2
 8006146:	2200      	movs	r2, #0
 8006148:	602a      	str	r2, [r5, #0]
 800614a:	461a      	mov	r2, r3
 800614c:	f7fa ffd9 	bl	8001102 <_read>
 8006150:	1c43      	adds	r3, r0, #1
 8006152:	d102      	bne.n	800615a <_read_r+0x1e>
 8006154:	682b      	ldr	r3, [r5, #0]
 8006156:	b103      	cbz	r3, 800615a <_read_r+0x1e>
 8006158:	6023      	str	r3, [r4, #0]
 800615a:	bd38      	pop	{r3, r4, r5, pc}
 800615c:	20013014 	.word	0x20013014

08006160 <_write_r>:
 8006160:	b538      	push	{r3, r4, r5, lr}
 8006162:	4d07      	ldr	r5, [pc, #28]	@ (8006180 <_write_r+0x20>)
 8006164:	4604      	mov	r4, r0
 8006166:	4608      	mov	r0, r1
 8006168:	4611      	mov	r1, r2
 800616a:	2200      	movs	r2, #0
 800616c:	602a      	str	r2, [r5, #0]
 800616e:	461a      	mov	r2, r3
 8006170:	f7fa ffe4 	bl	800113c <_write>
 8006174:	1c43      	adds	r3, r0, #1
 8006176:	d102      	bne.n	800617e <_write_r+0x1e>
 8006178:	682b      	ldr	r3, [r5, #0]
 800617a:	b103      	cbz	r3, 800617e <_write_r+0x1e>
 800617c:	6023      	str	r3, [r4, #0]
 800617e:	bd38      	pop	{r3, r4, r5, pc}
 8006180:	20013014 	.word	0x20013014

08006184 <__errno>:
 8006184:	4b01      	ldr	r3, [pc, #4]	@ (800618c <__errno+0x8>)
 8006186:	6818      	ldr	r0, [r3, #0]
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	20000024 	.word	0x20000024

08006190 <__libc_init_array>:
 8006190:	b570      	push	{r4, r5, r6, lr}
 8006192:	4d0d      	ldr	r5, [pc, #52]	@ (80061c8 <__libc_init_array+0x38>)
 8006194:	4c0d      	ldr	r4, [pc, #52]	@ (80061cc <__libc_init_array+0x3c>)
 8006196:	1b64      	subs	r4, r4, r5
 8006198:	10a4      	asrs	r4, r4, #2
 800619a:	2600      	movs	r6, #0
 800619c:	42a6      	cmp	r6, r4
 800619e:	d109      	bne.n	80061b4 <__libc_init_array+0x24>
 80061a0:	4d0b      	ldr	r5, [pc, #44]	@ (80061d0 <__libc_init_array+0x40>)
 80061a2:	4c0c      	ldr	r4, [pc, #48]	@ (80061d4 <__libc_init_array+0x44>)
 80061a4:	f000 fff8 	bl	8007198 <_init>
 80061a8:	1b64      	subs	r4, r4, r5
 80061aa:	10a4      	asrs	r4, r4, #2
 80061ac:	2600      	movs	r6, #0
 80061ae:	42a6      	cmp	r6, r4
 80061b0:	d105      	bne.n	80061be <__libc_init_array+0x2e>
 80061b2:	bd70      	pop	{r4, r5, r6, pc}
 80061b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80061b8:	4798      	blx	r3
 80061ba:	3601      	adds	r6, #1
 80061bc:	e7ee      	b.n	800619c <__libc_init_array+0xc>
 80061be:	f855 3b04 	ldr.w	r3, [r5], #4
 80061c2:	4798      	blx	r3
 80061c4:	3601      	adds	r6, #1
 80061c6:	e7f2      	b.n	80061ae <__libc_init_array+0x1e>
 80061c8:	08007884 	.word	0x08007884
 80061cc:	08007884 	.word	0x08007884
 80061d0:	08007884 	.word	0x08007884
 80061d4:	08007888 	.word	0x08007888

080061d8 <__retarget_lock_init_recursive>:
 80061d8:	4770      	bx	lr

080061da <__retarget_lock_acquire_recursive>:
 80061da:	4770      	bx	lr

080061dc <__retarget_lock_release_recursive>:
 80061dc:	4770      	bx	lr

080061de <strcpy>:
 80061de:	4603      	mov	r3, r0
 80061e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061e4:	f803 2b01 	strb.w	r2, [r3], #1
 80061e8:	2a00      	cmp	r2, #0
 80061ea:	d1f9      	bne.n	80061e0 <strcpy+0x2>
 80061ec:	4770      	bx	lr

080061ee <memcpy>:
 80061ee:	440a      	add	r2, r1
 80061f0:	4291      	cmp	r1, r2
 80061f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80061f6:	d100      	bne.n	80061fa <memcpy+0xc>
 80061f8:	4770      	bx	lr
 80061fa:	b510      	push	{r4, lr}
 80061fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006200:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006204:	4291      	cmp	r1, r2
 8006206:	d1f9      	bne.n	80061fc <memcpy+0xe>
 8006208:	bd10      	pop	{r4, pc}
	...

0800620c <__assert_func>:
 800620c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800620e:	4614      	mov	r4, r2
 8006210:	461a      	mov	r2, r3
 8006212:	4b09      	ldr	r3, [pc, #36]	@ (8006238 <__assert_func+0x2c>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4605      	mov	r5, r0
 8006218:	68d8      	ldr	r0, [r3, #12]
 800621a:	b954      	cbnz	r4, 8006232 <__assert_func+0x26>
 800621c:	4b07      	ldr	r3, [pc, #28]	@ (800623c <__assert_func+0x30>)
 800621e:	461c      	mov	r4, r3
 8006220:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006224:	9100      	str	r1, [sp, #0]
 8006226:	462b      	mov	r3, r5
 8006228:	4905      	ldr	r1, [pc, #20]	@ (8006240 <__assert_func+0x34>)
 800622a:	f000 fc9f 	bl	8006b6c <fiprintf>
 800622e:	f000 fcd9 	bl	8006be4 <abort>
 8006232:	4b04      	ldr	r3, [pc, #16]	@ (8006244 <__assert_func+0x38>)
 8006234:	e7f4      	b.n	8006220 <__assert_func+0x14>
 8006236:	bf00      	nop
 8006238:	20000024 	.word	0x20000024
 800623c:	08007848 	.word	0x08007848
 8006240:	0800781a 	.word	0x0800781a
 8006244:	0800780d 	.word	0x0800780d

08006248 <_free_r>:
 8006248:	b538      	push	{r3, r4, r5, lr}
 800624a:	4605      	mov	r5, r0
 800624c:	2900      	cmp	r1, #0
 800624e:	d041      	beq.n	80062d4 <_free_r+0x8c>
 8006250:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006254:	1f0c      	subs	r4, r1, #4
 8006256:	2b00      	cmp	r3, #0
 8006258:	bfb8      	it	lt
 800625a:	18e4      	addlt	r4, r4, r3
 800625c:	f000 f8e8 	bl	8006430 <__malloc_lock>
 8006260:	4a1d      	ldr	r2, [pc, #116]	@ (80062d8 <_free_r+0x90>)
 8006262:	6813      	ldr	r3, [r2, #0]
 8006264:	b933      	cbnz	r3, 8006274 <_free_r+0x2c>
 8006266:	6063      	str	r3, [r4, #4]
 8006268:	6014      	str	r4, [r2, #0]
 800626a:	4628      	mov	r0, r5
 800626c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006270:	f000 b8e4 	b.w	800643c <__malloc_unlock>
 8006274:	42a3      	cmp	r3, r4
 8006276:	d908      	bls.n	800628a <_free_r+0x42>
 8006278:	6820      	ldr	r0, [r4, #0]
 800627a:	1821      	adds	r1, r4, r0
 800627c:	428b      	cmp	r3, r1
 800627e:	bf01      	itttt	eq
 8006280:	6819      	ldreq	r1, [r3, #0]
 8006282:	685b      	ldreq	r3, [r3, #4]
 8006284:	1809      	addeq	r1, r1, r0
 8006286:	6021      	streq	r1, [r4, #0]
 8006288:	e7ed      	b.n	8006266 <_free_r+0x1e>
 800628a:	461a      	mov	r2, r3
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	b10b      	cbz	r3, 8006294 <_free_r+0x4c>
 8006290:	42a3      	cmp	r3, r4
 8006292:	d9fa      	bls.n	800628a <_free_r+0x42>
 8006294:	6811      	ldr	r1, [r2, #0]
 8006296:	1850      	adds	r0, r2, r1
 8006298:	42a0      	cmp	r0, r4
 800629a:	d10b      	bne.n	80062b4 <_free_r+0x6c>
 800629c:	6820      	ldr	r0, [r4, #0]
 800629e:	4401      	add	r1, r0
 80062a0:	1850      	adds	r0, r2, r1
 80062a2:	4283      	cmp	r3, r0
 80062a4:	6011      	str	r1, [r2, #0]
 80062a6:	d1e0      	bne.n	800626a <_free_r+0x22>
 80062a8:	6818      	ldr	r0, [r3, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	6053      	str	r3, [r2, #4]
 80062ae:	4408      	add	r0, r1
 80062b0:	6010      	str	r0, [r2, #0]
 80062b2:	e7da      	b.n	800626a <_free_r+0x22>
 80062b4:	d902      	bls.n	80062bc <_free_r+0x74>
 80062b6:	230c      	movs	r3, #12
 80062b8:	602b      	str	r3, [r5, #0]
 80062ba:	e7d6      	b.n	800626a <_free_r+0x22>
 80062bc:	6820      	ldr	r0, [r4, #0]
 80062be:	1821      	adds	r1, r4, r0
 80062c0:	428b      	cmp	r3, r1
 80062c2:	bf04      	itt	eq
 80062c4:	6819      	ldreq	r1, [r3, #0]
 80062c6:	685b      	ldreq	r3, [r3, #4]
 80062c8:	6063      	str	r3, [r4, #4]
 80062ca:	bf04      	itt	eq
 80062cc:	1809      	addeq	r1, r1, r0
 80062ce:	6021      	streq	r1, [r4, #0]
 80062d0:	6054      	str	r4, [r2, #4]
 80062d2:	e7ca      	b.n	800626a <_free_r+0x22>
 80062d4:	bd38      	pop	{r3, r4, r5, pc}
 80062d6:	bf00      	nop
 80062d8:	20013020 	.word	0x20013020

080062dc <malloc>:
 80062dc:	4b02      	ldr	r3, [pc, #8]	@ (80062e8 <malloc+0xc>)
 80062de:	4601      	mov	r1, r0
 80062e0:	6818      	ldr	r0, [r3, #0]
 80062e2:	f000 b825 	b.w	8006330 <_malloc_r>
 80062e6:	bf00      	nop
 80062e8:	20000024 	.word	0x20000024

080062ec <sbrk_aligned>:
 80062ec:	b570      	push	{r4, r5, r6, lr}
 80062ee:	4e0f      	ldr	r6, [pc, #60]	@ (800632c <sbrk_aligned+0x40>)
 80062f0:	460c      	mov	r4, r1
 80062f2:	6831      	ldr	r1, [r6, #0]
 80062f4:	4605      	mov	r5, r0
 80062f6:	b911      	cbnz	r1, 80062fe <sbrk_aligned+0x12>
 80062f8:	f000 fc64 	bl	8006bc4 <_sbrk_r>
 80062fc:	6030      	str	r0, [r6, #0]
 80062fe:	4621      	mov	r1, r4
 8006300:	4628      	mov	r0, r5
 8006302:	f000 fc5f 	bl	8006bc4 <_sbrk_r>
 8006306:	1c43      	adds	r3, r0, #1
 8006308:	d103      	bne.n	8006312 <sbrk_aligned+0x26>
 800630a:	f04f 34ff 	mov.w	r4, #4294967295
 800630e:	4620      	mov	r0, r4
 8006310:	bd70      	pop	{r4, r5, r6, pc}
 8006312:	1cc4      	adds	r4, r0, #3
 8006314:	f024 0403 	bic.w	r4, r4, #3
 8006318:	42a0      	cmp	r0, r4
 800631a:	d0f8      	beq.n	800630e <sbrk_aligned+0x22>
 800631c:	1a21      	subs	r1, r4, r0
 800631e:	4628      	mov	r0, r5
 8006320:	f000 fc50 	bl	8006bc4 <_sbrk_r>
 8006324:	3001      	adds	r0, #1
 8006326:	d1f2      	bne.n	800630e <sbrk_aligned+0x22>
 8006328:	e7ef      	b.n	800630a <sbrk_aligned+0x1e>
 800632a:	bf00      	nop
 800632c:	2001301c 	.word	0x2001301c

08006330 <_malloc_r>:
 8006330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006334:	1ccd      	adds	r5, r1, #3
 8006336:	f025 0503 	bic.w	r5, r5, #3
 800633a:	3508      	adds	r5, #8
 800633c:	2d0c      	cmp	r5, #12
 800633e:	bf38      	it	cc
 8006340:	250c      	movcc	r5, #12
 8006342:	2d00      	cmp	r5, #0
 8006344:	4606      	mov	r6, r0
 8006346:	db01      	blt.n	800634c <_malloc_r+0x1c>
 8006348:	42a9      	cmp	r1, r5
 800634a:	d904      	bls.n	8006356 <_malloc_r+0x26>
 800634c:	230c      	movs	r3, #12
 800634e:	6033      	str	r3, [r6, #0]
 8006350:	2000      	movs	r0, #0
 8006352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006356:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800642c <_malloc_r+0xfc>
 800635a:	f000 f869 	bl	8006430 <__malloc_lock>
 800635e:	f8d8 3000 	ldr.w	r3, [r8]
 8006362:	461c      	mov	r4, r3
 8006364:	bb44      	cbnz	r4, 80063b8 <_malloc_r+0x88>
 8006366:	4629      	mov	r1, r5
 8006368:	4630      	mov	r0, r6
 800636a:	f7ff ffbf 	bl	80062ec <sbrk_aligned>
 800636e:	1c43      	adds	r3, r0, #1
 8006370:	4604      	mov	r4, r0
 8006372:	d158      	bne.n	8006426 <_malloc_r+0xf6>
 8006374:	f8d8 4000 	ldr.w	r4, [r8]
 8006378:	4627      	mov	r7, r4
 800637a:	2f00      	cmp	r7, #0
 800637c:	d143      	bne.n	8006406 <_malloc_r+0xd6>
 800637e:	2c00      	cmp	r4, #0
 8006380:	d04b      	beq.n	800641a <_malloc_r+0xea>
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	4639      	mov	r1, r7
 8006386:	4630      	mov	r0, r6
 8006388:	eb04 0903 	add.w	r9, r4, r3
 800638c:	f000 fc1a 	bl	8006bc4 <_sbrk_r>
 8006390:	4581      	cmp	r9, r0
 8006392:	d142      	bne.n	800641a <_malloc_r+0xea>
 8006394:	6821      	ldr	r1, [r4, #0]
 8006396:	1a6d      	subs	r5, r5, r1
 8006398:	4629      	mov	r1, r5
 800639a:	4630      	mov	r0, r6
 800639c:	f7ff ffa6 	bl	80062ec <sbrk_aligned>
 80063a0:	3001      	adds	r0, #1
 80063a2:	d03a      	beq.n	800641a <_malloc_r+0xea>
 80063a4:	6823      	ldr	r3, [r4, #0]
 80063a6:	442b      	add	r3, r5
 80063a8:	6023      	str	r3, [r4, #0]
 80063aa:	f8d8 3000 	ldr.w	r3, [r8]
 80063ae:	685a      	ldr	r2, [r3, #4]
 80063b0:	bb62      	cbnz	r2, 800640c <_malloc_r+0xdc>
 80063b2:	f8c8 7000 	str.w	r7, [r8]
 80063b6:	e00f      	b.n	80063d8 <_malloc_r+0xa8>
 80063b8:	6822      	ldr	r2, [r4, #0]
 80063ba:	1b52      	subs	r2, r2, r5
 80063bc:	d420      	bmi.n	8006400 <_malloc_r+0xd0>
 80063be:	2a0b      	cmp	r2, #11
 80063c0:	d917      	bls.n	80063f2 <_malloc_r+0xc2>
 80063c2:	1961      	adds	r1, r4, r5
 80063c4:	42a3      	cmp	r3, r4
 80063c6:	6025      	str	r5, [r4, #0]
 80063c8:	bf18      	it	ne
 80063ca:	6059      	strne	r1, [r3, #4]
 80063cc:	6863      	ldr	r3, [r4, #4]
 80063ce:	bf08      	it	eq
 80063d0:	f8c8 1000 	streq.w	r1, [r8]
 80063d4:	5162      	str	r2, [r4, r5]
 80063d6:	604b      	str	r3, [r1, #4]
 80063d8:	4630      	mov	r0, r6
 80063da:	f000 f82f 	bl	800643c <__malloc_unlock>
 80063de:	f104 000b 	add.w	r0, r4, #11
 80063e2:	1d23      	adds	r3, r4, #4
 80063e4:	f020 0007 	bic.w	r0, r0, #7
 80063e8:	1ac2      	subs	r2, r0, r3
 80063ea:	bf1c      	itt	ne
 80063ec:	1a1b      	subne	r3, r3, r0
 80063ee:	50a3      	strne	r3, [r4, r2]
 80063f0:	e7af      	b.n	8006352 <_malloc_r+0x22>
 80063f2:	6862      	ldr	r2, [r4, #4]
 80063f4:	42a3      	cmp	r3, r4
 80063f6:	bf0c      	ite	eq
 80063f8:	f8c8 2000 	streq.w	r2, [r8]
 80063fc:	605a      	strne	r2, [r3, #4]
 80063fe:	e7eb      	b.n	80063d8 <_malloc_r+0xa8>
 8006400:	4623      	mov	r3, r4
 8006402:	6864      	ldr	r4, [r4, #4]
 8006404:	e7ae      	b.n	8006364 <_malloc_r+0x34>
 8006406:	463c      	mov	r4, r7
 8006408:	687f      	ldr	r7, [r7, #4]
 800640a:	e7b6      	b.n	800637a <_malloc_r+0x4a>
 800640c:	461a      	mov	r2, r3
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	42a3      	cmp	r3, r4
 8006412:	d1fb      	bne.n	800640c <_malloc_r+0xdc>
 8006414:	2300      	movs	r3, #0
 8006416:	6053      	str	r3, [r2, #4]
 8006418:	e7de      	b.n	80063d8 <_malloc_r+0xa8>
 800641a:	230c      	movs	r3, #12
 800641c:	6033      	str	r3, [r6, #0]
 800641e:	4630      	mov	r0, r6
 8006420:	f000 f80c 	bl	800643c <__malloc_unlock>
 8006424:	e794      	b.n	8006350 <_malloc_r+0x20>
 8006426:	6005      	str	r5, [r0, #0]
 8006428:	e7d6      	b.n	80063d8 <_malloc_r+0xa8>
 800642a:	bf00      	nop
 800642c:	20013020 	.word	0x20013020

08006430 <__malloc_lock>:
 8006430:	4801      	ldr	r0, [pc, #4]	@ (8006438 <__malloc_lock+0x8>)
 8006432:	f7ff bed2 	b.w	80061da <__retarget_lock_acquire_recursive>
 8006436:	bf00      	nop
 8006438:	20013018 	.word	0x20013018

0800643c <__malloc_unlock>:
 800643c:	4801      	ldr	r0, [pc, #4]	@ (8006444 <__malloc_unlock+0x8>)
 800643e:	f7ff becd 	b.w	80061dc <__retarget_lock_release_recursive>
 8006442:	bf00      	nop
 8006444:	20013018 	.word	0x20013018

08006448 <__ssputs_r>:
 8006448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800644c:	688e      	ldr	r6, [r1, #8]
 800644e:	461f      	mov	r7, r3
 8006450:	42be      	cmp	r6, r7
 8006452:	680b      	ldr	r3, [r1, #0]
 8006454:	4682      	mov	sl, r0
 8006456:	460c      	mov	r4, r1
 8006458:	4690      	mov	r8, r2
 800645a:	d82d      	bhi.n	80064b8 <__ssputs_r+0x70>
 800645c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006460:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006464:	d026      	beq.n	80064b4 <__ssputs_r+0x6c>
 8006466:	6965      	ldr	r5, [r4, #20]
 8006468:	6909      	ldr	r1, [r1, #16]
 800646a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800646e:	eba3 0901 	sub.w	r9, r3, r1
 8006472:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006476:	1c7b      	adds	r3, r7, #1
 8006478:	444b      	add	r3, r9
 800647a:	106d      	asrs	r5, r5, #1
 800647c:	429d      	cmp	r5, r3
 800647e:	bf38      	it	cc
 8006480:	461d      	movcc	r5, r3
 8006482:	0553      	lsls	r3, r2, #21
 8006484:	d527      	bpl.n	80064d6 <__ssputs_r+0x8e>
 8006486:	4629      	mov	r1, r5
 8006488:	f7ff ff52 	bl	8006330 <_malloc_r>
 800648c:	4606      	mov	r6, r0
 800648e:	b360      	cbz	r0, 80064ea <__ssputs_r+0xa2>
 8006490:	6921      	ldr	r1, [r4, #16]
 8006492:	464a      	mov	r2, r9
 8006494:	f7ff feab 	bl	80061ee <memcpy>
 8006498:	89a3      	ldrh	r3, [r4, #12]
 800649a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800649e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064a2:	81a3      	strh	r3, [r4, #12]
 80064a4:	6126      	str	r6, [r4, #16]
 80064a6:	6165      	str	r5, [r4, #20]
 80064a8:	444e      	add	r6, r9
 80064aa:	eba5 0509 	sub.w	r5, r5, r9
 80064ae:	6026      	str	r6, [r4, #0]
 80064b0:	60a5      	str	r5, [r4, #8]
 80064b2:	463e      	mov	r6, r7
 80064b4:	42be      	cmp	r6, r7
 80064b6:	d900      	bls.n	80064ba <__ssputs_r+0x72>
 80064b8:	463e      	mov	r6, r7
 80064ba:	6820      	ldr	r0, [r4, #0]
 80064bc:	4632      	mov	r2, r6
 80064be:	4641      	mov	r1, r8
 80064c0:	f000 fb66 	bl	8006b90 <memmove>
 80064c4:	68a3      	ldr	r3, [r4, #8]
 80064c6:	1b9b      	subs	r3, r3, r6
 80064c8:	60a3      	str	r3, [r4, #8]
 80064ca:	6823      	ldr	r3, [r4, #0]
 80064cc:	4433      	add	r3, r6
 80064ce:	6023      	str	r3, [r4, #0]
 80064d0:	2000      	movs	r0, #0
 80064d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d6:	462a      	mov	r2, r5
 80064d8:	f000 fb8b 	bl	8006bf2 <_realloc_r>
 80064dc:	4606      	mov	r6, r0
 80064de:	2800      	cmp	r0, #0
 80064e0:	d1e0      	bne.n	80064a4 <__ssputs_r+0x5c>
 80064e2:	6921      	ldr	r1, [r4, #16]
 80064e4:	4650      	mov	r0, sl
 80064e6:	f7ff feaf 	bl	8006248 <_free_r>
 80064ea:	230c      	movs	r3, #12
 80064ec:	f8ca 3000 	str.w	r3, [sl]
 80064f0:	89a3      	ldrh	r3, [r4, #12]
 80064f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064f6:	81a3      	strh	r3, [r4, #12]
 80064f8:	f04f 30ff 	mov.w	r0, #4294967295
 80064fc:	e7e9      	b.n	80064d2 <__ssputs_r+0x8a>
	...

08006500 <_svfiprintf_r>:
 8006500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006504:	4698      	mov	r8, r3
 8006506:	898b      	ldrh	r3, [r1, #12]
 8006508:	061b      	lsls	r3, r3, #24
 800650a:	b09d      	sub	sp, #116	@ 0x74
 800650c:	4607      	mov	r7, r0
 800650e:	460d      	mov	r5, r1
 8006510:	4614      	mov	r4, r2
 8006512:	d510      	bpl.n	8006536 <_svfiprintf_r+0x36>
 8006514:	690b      	ldr	r3, [r1, #16]
 8006516:	b973      	cbnz	r3, 8006536 <_svfiprintf_r+0x36>
 8006518:	2140      	movs	r1, #64	@ 0x40
 800651a:	f7ff ff09 	bl	8006330 <_malloc_r>
 800651e:	6028      	str	r0, [r5, #0]
 8006520:	6128      	str	r0, [r5, #16]
 8006522:	b930      	cbnz	r0, 8006532 <_svfiprintf_r+0x32>
 8006524:	230c      	movs	r3, #12
 8006526:	603b      	str	r3, [r7, #0]
 8006528:	f04f 30ff 	mov.w	r0, #4294967295
 800652c:	b01d      	add	sp, #116	@ 0x74
 800652e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006532:	2340      	movs	r3, #64	@ 0x40
 8006534:	616b      	str	r3, [r5, #20]
 8006536:	2300      	movs	r3, #0
 8006538:	9309      	str	r3, [sp, #36]	@ 0x24
 800653a:	2320      	movs	r3, #32
 800653c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006540:	f8cd 800c 	str.w	r8, [sp, #12]
 8006544:	2330      	movs	r3, #48	@ 0x30
 8006546:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80066e4 <_svfiprintf_r+0x1e4>
 800654a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800654e:	f04f 0901 	mov.w	r9, #1
 8006552:	4623      	mov	r3, r4
 8006554:	469a      	mov	sl, r3
 8006556:	f813 2b01 	ldrb.w	r2, [r3], #1
 800655a:	b10a      	cbz	r2, 8006560 <_svfiprintf_r+0x60>
 800655c:	2a25      	cmp	r2, #37	@ 0x25
 800655e:	d1f9      	bne.n	8006554 <_svfiprintf_r+0x54>
 8006560:	ebba 0b04 	subs.w	fp, sl, r4
 8006564:	d00b      	beq.n	800657e <_svfiprintf_r+0x7e>
 8006566:	465b      	mov	r3, fp
 8006568:	4622      	mov	r2, r4
 800656a:	4629      	mov	r1, r5
 800656c:	4638      	mov	r0, r7
 800656e:	f7ff ff6b 	bl	8006448 <__ssputs_r>
 8006572:	3001      	adds	r0, #1
 8006574:	f000 80a7 	beq.w	80066c6 <_svfiprintf_r+0x1c6>
 8006578:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800657a:	445a      	add	r2, fp
 800657c:	9209      	str	r2, [sp, #36]	@ 0x24
 800657e:	f89a 3000 	ldrb.w	r3, [sl]
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 809f 	beq.w	80066c6 <_svfiprintf_r+0x1c6>
 8006588:	2300      	movs	r3, #0
 800658a:	f04f 32ff 	mov.w	r2, #4294967295
 800658e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006592:	f10a 0a01 	add.w	sl, sl, #1
 8006596:	9304      	str	r3, [sp, #16]
 8006598:	9307      	str	r3, [sp, #28]
 800659a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800659e:	931a      	str	r3, [sp, #104]	@ 0x68
 80065a0:	4654      	mov	r4, sl
 80065a2:	2205      	movs	r2, #5
 80065a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065a8:	484e      	ldr	r0, [pc, #312]	@ (80066e4 <_svfiprintf_r+0x1e4>)
 80065aa:	f7f9 fe29 	bl	8000200 <memchr>
 80065ae:	9a04      	ldr	r2, [sp, #16]
 80065b0:	b9d8      	cbnz	r0, 80065ea <_svfiprintf_r+0xea>
 80065b2:	06d0      	lsls	r0, r2, #27
 80065b4:	bf44      	itt	mi
 80065b6:	2320      	movmi	r3, #32
 80065b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065bc:	0711      	lsls	r1, r2, #28
 80065be:	bf44      	itt	mi
 80065c0:	232b      	movmi	r3, #43	@ 0x2b
 80065c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065c6:	f89a 3000 	ldrb.w	r3, [sl]
 80065ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80065cc:	d015      	beq.n	80065fa <_svfiprintf_r+0xfa>
 80065ce:	9a07      	ldr	r2, [sp, #28]
 80065d0:	4654      	mov	r4, sl
 80065d2:	2000      	movs	r0, #0
 80065d4:	f04f 0c0a 	mov.w	ip, #10
 80065d8:	4621      	mov	r1, r4
 80065da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065de:	3b30      	subs	r3, #48	@ 0x30
 80065e0:	2b09      	cmp	r3, #9
 80065e2:	d94b      	bls.n	800667c <_svfiprintf_r+0x17c>
 80065e4:	b1b0      	cbz	r0, 8006614 <_svfiprintf_r+0x114>
 80065e6:	9207      	str	r2, [sp, #28]
 80065e8:	e014      	b.n	8006614 <_svfiprintf_r+0x114>
 80065ea:	eba0 0308 	sub.w	r3, r0, r8
 80065ee:	fa09 f303 	lsl.w	r3, r9, r3
 80065f2:	4313      	orrs	r3, r2
 80065f4:	9304      	str	r3, [sp, #16]
 80065f6:	46a2      	mov	sl, r4
 80065f8:	e7d2      	b.n	80065a0 <_svfiprintf_r+0xa0>
 80065fa:	9b03      	ldr	r3, [sp, #12]
 80065fc:	1d19      	adds	r1, r3, #4
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	9103      	str	r1, [sp, #12]
 8006602:	2b00      	cmp	r3, #0
 8006604:	bfbb      	ittet	lt
 8006606:	425b      	neglt	r3, r3
 8006608:	f042 0202 	orrlt.w	r2, r2, #2
 800660c:	9307      	strge	r3, [sp, #28]
 800660e:	9307      	strlt	r3, [sp, #28]
 8006610:	bfb8      	it	lt
 8006612:	9204      	strlt	r2, [sp, #16]
 8006614:	7823      	ldrb	r3, [r4, #0]
 8006616:	2b2e      	cmp	r3, #46	@ 0x2e
 8006618:	d10a      	bne.n	8006630 <_svfiprintf_r+0x130>
 800661a:	7863      	ldrb	r3, [r4, #1]
 800661c:	2b2a      	cmp	r3, #42	@ 0x2a
 800661e:	d132      	bne.n	8006686 <_svfiprintf_r+0x186>
 8006620:	9b03      	ldr	r3, [sp, #12]
 8006622:	1d1a      	adds	r2, r3, #4
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	9203      	str	r2, [sp, #12]
 8006628:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800662c:	3402      	adds	r4, #2
 800662e:	9305      	str	r3, [sp, #20]
 8006630:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80066f4 <_svfiprintf_r+0x1f4>
 8006634:	7821      	ldrb	r1, [r4, #0]
 8006636:	2203      	movs	r2, #3
 8006638:	4650      	mov	r0, sl
 800663a:	f7f9 fde1 	bl	8000200 <memchr>
 800663e:	b138      	cbz	r0, 8006650 <_svfiprintf_r+0x150>
 8006640:	9b04      	ldr	r3, [sp, #16]
 8006642:	eba0 000a 	sub.w	r0, r0, sl
 8006646:	2240      	movs	r2, #64	@ 0x40
 8006648:	4082      	lsls	r2, r0
 800664a:	4313      	orrs	r3, r2
 800664c:	3401      	adds	r4, #1
 800664e:	9304      	str	r3, [sp, #16]
 8006650:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006654:	4824      	ldr	r0, [pc, #144]	@ (80066e8 <_svfiprintf_r+0x1e8>)
 8006656:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800665a:	2206      	movs	r2, #6
 800665c:	f7f9 fdd0 	bl	8000200 <memchr>
 8006660:	2800      	cmp	r0, #0
 8006662:	d036      	beq.n	80066d2 <_svfiprintf_r+0x1d2>
 8006664:	4b21      	ldr	r3, [pc, #132]	@ (80066ec <_svfiprintf_r+0x1ec>)
 8006666:	bb1b      	cbnz	r3, 80066b0 <_svfiprintf_r+0x1b0>
 8006668:	9b03      	ldr	r3, [sp, #12]
 800666a:	3307      	adds	r3, #7
 800666c:	f023 0307 	bic.w	r3, r3, #7
 8006670:	3308      	adds	r3, #8
 8006672:	9303      	str	r3, [sp, #12]
 8006674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006676:	4433      	add	r3, r6
 8006678:	9309      	str	r3, [sp, #36]	@ 0x24
 800667a:	e76a      	b.n	8006552 <_svfiprintf_r+0x52>
 800667c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006680:	460c      	mov	r4, r1
 8006682:	2001      	movs	r0, #1
 8006684:	e7a8      	b.n	80065d8 <_svfiprintf_r+0xd8>
 8006686:	2300      	movs	r3, #0
 8006688:	3401      	adds	r4, #1
 800668a:	9305      	str	r3, [sp, #20]
 800668c:	4619      	mov	r1, r3
 800668e:	f04f 0c0a 	mov.w	ip, #10
 8006692:	4620      	mov	r0, r4
 8006694:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006698:	3a30      	subs	r2, #48	@ 0x30
 800669a:	2a09      	cmp	r2, #9
 800669c:	d903      	bls.n	80066a6 <_svfiprintf_r+0x1a6>
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d0c6      	beq.n	8006630 <_svfiprintf_r+0x130>
 80066a2:	9105      	str	r1, [sp, #20]
 80066a4:	e7c4      	b.n	8006630 <_svfiprintf_r+0x130>
 80066a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80066aa:	4604      	mov	r4, r0
 80066ac:	2301      	movs	r3, #1
 80066ae:	e7f0      	b.n	8006692 <_svfiprintf_r+0x192>
 80066b0:	ab03      	add	r3, sp, #12
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	462a      	mov	r2, r5
 80066b6:	4b0e      	ldr	r3, [pc, #56]	@ (80066f0 <_svfiprintf_r+0x1f0>)
 80066b8:	a904      	add	r1, sp, #16
 80066ba:	4638      	mov	r0, r7
 80066bc:	f3af 8000 	nop.w
 80066c0:	1c42      	adds	r2, r0, #1
 80066c2:	4606      	mov	r6, r0
 80066c4:	d1d6      	bne.n	8006674 <_svfiprintf_r+0x174>
 80066c6:	89ab      	ldrh	r3, [r5, #12]
 80066c8:	065b      	lsls	r3, r3, #25
 80066ca:	f53f af2d 	bmi.w	8006528 <_svfiprintf_r+0x28>
 80066ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066d0:	e72c      	b.n	800652c <_svfiprintf_r+0x2c>
 80066d2:	ab03      	add	r3, sp, #12
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	462a      	mov	r2, r5
 80066d8:	4b05      	ldr	r3, [pc, #20]	@ (80066f0 <_svfiprintf_r+0x1f0>)
 80066da:	a904      	add	r1, sp, #16
 80066dc:	4638      	mov	r0, r7
 80066de:	f000 f879 	bl	80067d4 <_printf_i>
 80066e2:	e7ed      	b.n	80066c0 <_svfiprintf_r+0x1c0>
 80066e4:	08007849 	.word	0x08007849
 80066e8:	08007853 	.word	0x08007853
 80066ec:	00000000 	.word	0x00000000
 80066f0:	08006449 	.word	0x08006449
 80066f4:	0800784f 	.word	0x0800784f

080066f8 <_printf_common>:
 80066f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066fc:	4616      	mov	r6, r2
 80066fe:	4698      	mov	r8, r3
 8006700:	688a      	ldr	r2, [r1, #8]
 8006702:	690b      	ldr	r3, [r1, #16]
 8006704:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006708:	4293      	cmp	r3, r2
 800670a:	bfb8      	it	lt
 800670c:	4613      	movlt	r3, r2
 800670e:	6033      	str	r3, [r6, #0]
 8006710:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006714:	4607      	mov	r7, r0
 8006716:	460c      	mov	r4, r1
 8006718:	b10a      	cbz	r2, 800671e <_printf_common+0x26>
 800671a:	3301      	adds	r3, #1
 800671c:	6033      	str	r3, [r6, #0]
 800671e:	6823      	ldr	r3, [r4, #0]
 8006720:	0699      	lsls	r1, r3, #26
 8006722:	bf42      	ittt	mi
 8006724:	6833      	ldrmi	r3, [r6, #0]
 8006726:	3302      	addmi	r3, #2
 8006728:	6033      	strmi	r3, [r6, #0]
 800672a:	6825      	ldr	r5, [r4, #0]
 800672c:	f015 0506 	ands.w	r5, r5, #6
 8006730:	d106      	bne.n	8006740 <_printf_common+0x48>
 8006732:	f104 0a19 	add.w	sl, r4, #25
 8006736:	68e3      	ldr	r3, [r4, #12]
 8006738:	6832      	ldr	r2, [r6, #0]
 800673a:	1a9b      	subs	r3, r3, r2
 800673c:	42ab      	cmp	r3, r5
 800673e:	dc26      	bgt.n	800678e <_printf_common+0x96>
 8006740:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006744:	6822      	ldr	r2, [r4, #0]
 8006746:	3b00      	subs	r3, #0
 8006748:	bf18      	it	ne
 800674a:	2301      	movne	r3, #1
 800674c:	0692      	lsls	r2, r2, #26
 800674e:	d42b      	bmi.n	80067a8 <_printf_common+0xb0>
 8006750:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006754:	4641      	mov	r1, r8
 8006756:	4638      	mov	r0, r7
 8006758:	47c8      	blx	r9
 800675a:	3001      	adds	r0, #1
 800675c:	d01e      	beq.n	800679c <_printf_common+0xa4>
 800675e:	6823      	ldr	r3, [r4, #0]
 8006760:	6922      	ldr	r2, [r4, #16]
 8006762:	f003 0306 	and.w	r3, r3, #6
 8006766:	2b04      	cmp	r3, #4
 8006768:	bf02      	ittt	eq
 800676a:	68e5      	ldreq	r5, [r4, #12]
 800676c:	6833      	ldreq	r3, [r6, #0]
 800676e:	1aed      	subeq	r5, r5, r3
 8006770:	68a3      	ldr	r3, [r4, #8]
 8006772:	bf0c      	ite	eq
 8006774:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006778:	2500      	movne	r5, #0
 800677a:	4293      	cmp	r3, r2
 800677c:	bfc4      	itt	gt
 800677e:	1a9b      	subgt	r3, r3, r2
 8006780:	18ed      	addgt	r5, r5, r3
 8006782:	2600      	movs	r6, #0
 8006784:	341a      	adds	r4, #26
 8006786:	42b5      	cmp	r5, r6
 8006788:	d11a      	bne.n	80067c0 <_printf_common+0xc8>
 800678a:	2000      	movs	r0, #0
 800678c:	e008      	b.n	80067a0 <_printf_common+0xa8>
 800678e:	2301      	movs	r3, #1
 8006790:	4652      	mov	r2, sl
 8006792:	4641      	mov	r1, r8
 8006794:	4638      	mov	r0, r7
 8006796:	47c8      	blx	r9
 8006798:	3001      	adds	r0, #1
 800679a:	d103      	bne.n	80067a4 <_printf_common+0xac>
 800679c:	f04f 30ff 	mov.w	r0, #4294967295
 80067a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067a4:	3501      	adds	r5, #1
 80067a6:	e7c6      	b.n	8006736 <_printf_common+0x3e>
 80067a8:	18e1      	adds	r1, r4, r3
 80067aa:	1c5a      	adds	r2, r3, #1
 80067ac:	2030      	movs	r0, #48	@ 0x30
 80067ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80067b2:	4422      	add	r2, r4
 80067b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80067b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80067bc:	3302      	adds	r3, #2
 80067be:	e7c7      	b.n	8006750 <_printf_common+0x58>
 80067c0:	2301      	movs	r3, #1
 80067c2:	4622      	mov	r2, r4
 80067c4:	4641      	mov	r1, r8
 80067c6:	4638      	mov	r0, r7
 80067c8:	47c8      	blx	r9
 80067ca:	3001      	adds	r0, #1
 80067cc:	d0e6      	beq.n	800679c <_printf_common+0xa4>
 80067ce:	3601      	adds	r6, #1
 80067d0:	e7d9      	b.n	8006786 <_printf_common+0x8e>
	...

080067d4 <_printf_i>:
 80067d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067d8:	7e0f      	ldrb	r7, [r1, #24]
 80067da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80067dc:	2f78      	cmp	r7, #120	@ 0x78
 80067de:	4691      	mov	r9, r2
 80067e0:	4680      	mov	r8, r0
 80067e2:	460c      	mov	r4, r1
 80067e4:	469a      	mov	sl, r3
 80067e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067ea:	d807      	bhi.n	80067fc <_printf_i+0x28>
 80067ec:	2f62      	cmp	r7, #98	@ 0x62
 80067ee:	d80a      	bhi.n	8006806 <_printf_i+0x32>
 80067f0:	2f00      	cmp	r7, #0
 80067f2:	f000 80d2 	beq.w	800699a <_printf_i+0x1c6>
 80067f6:	2f58      	cmp	r7, #88	@ 0x58
 80067f8:	f000 80b9 	beq.w	800696e <_printf_i+0x19a>
 80067fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006800:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006804:	e03a      	b.n	800687c <_printf_i+0xa8>
 8006806:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800680a:	2b15      	cmp	r3, #21
 800680c:	d8f6      	bhi.n	80067fc <_printf_i+0x28>
 800680e:	a101      	add	r1, pc, #4	@ (adr r1, 8006814 <_printf_i+0x40>)
 8006810:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006814:	0800686d 	.word	0x0800686d
 8006818:	08006881 	.word	0x08006881
 800681c:	080067fd 	.word	0x080067fd
 8006820:	080067fd 	.word	0x080067fd
 8006824:	080067fd 	.word	0x080067fd
 8006828:	080067fd 	.word	0x080067fd
 800682c:	08006881 	.word	0x08006881
 8006830:	080067fd 	.word	0x080067fd
 8006834:	080067fd 	.word	0x080067fd
 8006838:	080067fd 	.word	0x080067fd
 800683c:	080067fd 	.word	0x080067fd
 8006840:	08006981 	.word	0x08006981
 8006844:	080068ab 	.word	0x080068ab
 8006848:	0800693b 	.word	0x0800693b
 800684c:	080067fd 	.word	0x080067fd
 8006850:	080067fd 	.word	0x080067fd
 8006854:	080069a3 	.word	0x080069a3
 8006858:	080067fd 	.word	0x080067fd
 800685c:	080068ab 	.word	0x080068ab
 8006860:	080067fd 	.word	0x080067fd
 8006864:	080067fd 	.word	0x080067fd
 8006868:	08006943 	.word	0x08006943
 800686c:	6833      	ldr	r3, [r6, #0]
 800686e:	1d1a      	adds	r2, r3, #4
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	6032      	str	r2, [r6, #0]
 8006874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006878:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800687c:	2301      	movs	r3, #1
 800687e:	e09d      	b.n	80069bc <_printf_i+0x1e8>
 8006880:	6833      	ldr	r3, [r6, #0]
 8006882:	6820      	ldr	r0, [r4, #0]
 8006884:	1d19      	adds	r1, r3, #4
 8006886:	6031      	str	r1, [r6, #0]
 8006888:	0606      	lsls	r6, r0, #24
 800688a:	d501      	bpl.n	8006890 <_printf_i+0xbc>
 800688c:	681d      	ldr	r5, [r3, #0]
 800688e:	e003      	b.n	8006898 <_printf_i+0xc4>
 8006890:	0645      	lsls	r5, r0, #25
 8006892:	d5fb      	bpl.n	800688c <_printf_i+0xb8>
 8006894:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006898:	2d00      	cmp	r5, #0
 800689a:	da03      	bge.n	80068a4 <_printf_i+0xd0>
 800689c:	232d      	movs	r3, #45	@ 0x2d
 800689e:	426d      	negs	r5, r5
 80068a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068a4:	4859      	ldr	r0, [pc, #356]	@ (8006a0c <_printf_i+0x238>)
 80068a6:	230a      	movs	r3, #10
 80068a8:	e011      	b.n	80068ce <_printf_i+0xfa>
 80068aa:	6821      	ldr	r1, [r4, #0]
 80068ac:	6833      	ldr	r3, [r6, #0]
 80068ae:	0608      	lsls	r0, r1, #24
 80068b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80068b4:	d402      	bmi.n	80068bc <_printf_i+0xe8>
 80068b6:	0649      	lsls	r1, r1, #25
 80068b8:	bf48      	it	mi
 80068ba:	b2ad      	uxthmi	r5, r5
 80068bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80068be:	4853      	ldr	r0, [pc, #332]	@ (8006a0c <_printf_i+0x238>)
 80068c0:	6033      	str	r3, [r6, #0]
 80068c2:	bf14      	ite	ne
 80068c4:	230a      	movne	r3, #10
 80068c6:	2308      	moveq	r3, #8
 80068c8:	2100      	movs	r1, #0
 80068ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80068ce:	6866      	ldr	r6, [r4, #4]
 80068d0:	60a6      	str	r6, [r4, #8]
 80068d2:	2e00      	cmp	r6, #0
 80068d4:	bfa2      	ittt	ge
 80068d6:	6821      	ldrge	r1, [r4, #0]
 80068d8:	f021 0104 	bicge.w	r1, r1, #4
 80068dc:	6021      	strge	r1, [r4, #0]
 80068de:	b90d      	cbnz	r5, 80068e4 <_printf_i+0x110>
 80068e0:	2e00      	cmp	r6, #0
 80068e2:	d04b      	beq.n	800697c <_printf_i+0x1a8>
 80068e4:	4616      	mov	r6, r2
 80068e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80068ea:	fb03 5711 	mls	r7, r3, r1, r5
 80068ee:	5dc7      	ldrb	r7, [r0, r7]
 80068f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068f4:	462f      	mov	r7, r5
 80068f6:	42bb      	cmp	r3, r7
 80068f8:	460d      	mov	r5, r1
 80068fa:	d9f4      	bls.n	80068e6 <_printf_i+0x112>
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d10b      	bne.n	8006918 <_printf_i+0x144>
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	07df      	lsls	r7, r3, #31
 8006904:	d508      	bpl.n	8006918 <_printf_i+0x144>
 8006906:	6923      	ldr	r3, [r4, #16]
 8006908:	6861      	ldr	r1, [r4, #4]
 800690a:	4299      	cmp	r1, r3
 800690c:	bfde      	ittt	le
 800690e:	2330      	movle	r3, #48	@ 0x30
 8006910:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006914:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006918:	1b92      	subs	r2, r2, r6
 800691a:	6122      	str	r2, [r4, #16]
 800691c:	f8cd a000 	str.w	sl, [sp]
 8006920:	464b      	mov	r3, r9
 8006922:	aa03      	add	r2, sp, #12
 8006924:	4621      	mov	r1, r4
 8006926:	4640      	mov	r0, r8
 8006928:	f7ff fee6 	bl	80066f8 <_printf_common>
 800692c:	3001      	adds	r0, #1
 800692e:	d14a      	bne.n	80069c6 <_printf_i+0x1f2>
 8006930:	f04f 30ff 	mov.w	r0, #4294967295
 8006934:	b004      	add	sp, #16
 8006936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800693a:	6823      	ldr	r3, [r4, #0]
 800693c:	f043 0320 	orr.w	r3, r3, #32
 8006940:	6023      	str	r3, [r4, #0]
 8006942:	4833      	ldr	r0, [pc, #204]	@ (8006a10 <_printf_i+0x23c>)
 8006944:	2778      	movs	r7, #120	@ 0x78
 8006946:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800694a:	6823      	ldr	r3, [r4, #0]
 800694c:	6831      	ldr	r1, [r6, #0]
 800694e:	061f      	lsls	r7, r3, #24
 8006950:	f851 5b04 	ldr.w	r5, [r1], #4
 8006954:	d402      	bmi.n	800695c <_printf_i+0x188>
 8006956:	065f      	lsls	r7, r3, #25
 8006958:	bf48      	it	mi
 800695a:	b2ad      	uxthmi	r5, r5
 800695c:	6031      	str	r1, [r6, #0]
 800695e:	07d9      	lsls	r1, r3, #31
 8006960:	bf44      	itt	mi
 8006962:	f043 0320 	orrmi.w	r3, r3, #32
 8006966:	6023      	strmi	r3, [r4, #0]
 8006968:	b11d      	cbz	r5, 8006972 <_printf_i+0x19e>
 800696a:	2310      	movs	r3, #16
 800696c:	e7ac      	b.n	80068c8 <_printf_i+0xf4>
 800696e:	4827      	ldr	r0, [pc, #156]	@ (8006a0c <_printf_i+0x238>)
 8006970:	e7e9      	b.n	8006946 <_printf_i+0x172>
 8006972:	6823      	ldr	r3, [r4, #0]
 8006974:	f023 0320 	bic.w	r3, r3, #32
 8006978:	6023      	str	r3, [r4, #0]
 800697a:	e7f6      	b.n	800696a <_printf_i+0x196>
 800697c:	4616      	mov	r6, r2
 800697e:	e7bd      	b.n	80068fc <_printf_i+0x128>
 8006980:	6833      	ldr	r3, [r6, #0]
 8006982:	6825      	ldr	r5, [r4, #0]
 8006984:	6961      	ldr	r1, [r4, #20]
 8006986:	1d18      	adds	r0, r3, #4
 8006988:	6030      	str	r0, [r6, #0]
 800698a:	062e      	lsls	r6, r5, #24
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	d501      	bpl.n	8006994 <_printf_i+0x1c0>
 8006990:	6019      	str	r1, [r3, #0]
 8006992:	e002      	b.n	800699a <_printf_i+0x1c6>
 8006994:	0668      	lsls	r0, r5, #25
 8006996:	d5fb      	bpl.n	8006990 <_printf_i+0x1bc>
 8006998:	8019      	strh	r1, [r3, #0]
 800699a:	2300      	movs	r3, #0
 800699c:	6123      	str	r3, [r4, #16]
 800699e:	4616      	mov	r6, r2
 80069a0:	e7bc      	b.n	800691c <_printf_i+0x148>
 80069a2:	6833      	ldr	r3, [r6, #0]
 80069a4:	1d1a      	adds	r2, r3, #4
 80069a6:	6032      	str	r2, [r6, #0]
 80069a8:	681e      	ldr	r6, [r3, #0]
 80069aa:	6862      	ldr	r2, [r4, #4]
 80069ac:	2100      	movs	r1, #0
 80069ae:	4630      	mov	r0, r6
 80069b0:	f7f9 fc26 	bl	8000200 <memchr>
 80069b4:	b108      	cbz	r0, 80069ba <_printf_i+0x1e6>
 80069b6:	1b80      	subs	r0, r0, r6
 80069b8:	6060      	str	r0, [r4, #4]
 80069ba:	6863      	ldr	r3, [r4, #4]
 80069bc:	6123      	str	r3, [r4, #16]
 80069be:	2300      	movs	r3, #0
 80069c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069c4:	e7aa      	b.n	800691c <_printf_i+0x148>
 80069c6:	6923      	ldr	r3, [r4, #16]
 80069c8:	4632      	mov	r2, r6
 80069ca:	4649      	mov	r1, r9
 80069cc:	4640      	mov	r0, r8
 80069ce:	47d0      	blx	sl
 80069d0:	3001      	adds	r0, #1
 80069d2:	d0ad      	beq.n	8006930 <_printf_i+0x15c>
 80069d4:	6823      	ldr	r3, [r4, #0]
 80069d6:	079b      	lsls	r3, r3, #30
 80069d8:	d413      	bmi.n	8006a02 <_printf_i+0x22e>
 80069da:	68e0      	ldr	r0, [r4, #12]
 80069dc:	9b03      	ldr	r3, [sp, #12]
 80069de:	4298      	cmp	r0, r3
 80069e0:	bfb8      	it	lt
 80069e2:	4618      	movlt	r0, r3
 80069e4:	e7a6      	b.n	8006934 <_printf_i+0x160>
 80069e6:	2301      	movs	r3, #1
 80069e8:	4632      	mov	r2, r6
 80069ea:	4649      	mov	r1, r9
 80069ec:	4640      	mov	r0, r8
 80069ee:	47d0      	blx	sl
 80069f0:	3001      	adds	r0, #1
 80069f2:	d09d      	beq.n	8006930 <_printf_i+0x15c>
 80069f4:	3501      	adds	r5, #1
 80069f6:	68e3      	ldr	r3, [r4, #12]
 80069f8:	9903      	ldr	r1, [sp, #12]
 80069fa:	1a5b      	subs	r3, r3, r1
 80069fc:	42ab      	cmp	r3, r5
 80069fe:	dcf2      	bgt.n	80069e6 <_printf_i+0x212>
 8006a00:	e7eb      	b.n	80069da <_printf_i+0x206>
 8006a02:	2500      	movs	r5, #0
 8006a04:	f104 0619 	add.w	r6, r4, #25
 8006a08:	e7f5      	b.n	80069f6 <_printf_i+0x222>
 8006a0a:	bf00      	nop
 8006a0c:	0800785a 	.word	0x0800785a
 8006a10:	0800786b 	.word	0x0800786b

08006a14 <__sflush_r>:
 8006a14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a1c:	0716      	lsls	r6, r2, #28
 8006a1e:	4605      	mov	r5, r0
 8006a20:	460c      	mov	r4, r1
 8006a22:	d454      	bmi.n	8006ace <__sflush_r+0xba>
 8006a24:	684b      	ldr	r3, [r1, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	dc02      	bgt.n	8006a30 <__sflush_r+0x1c>
 8006a2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	dd48      	ble.n	8006ac2 <__sflush_r+0xae>
 8006a30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a32:	2e00      	cmp	r6, #0
 8006a34:	d045      	beq.n	8006ac2 <__sflush_r+0xae>
 8006a36:	2300      	movs	r3, #0
 8006a38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a3c:	682f      	ldr	r7, [r5, #0]
 8006a3e:	6a21      	ldr	r1, [r4, #32]
 8006a40:	602b      	str	r3, [r5, #0]
 8006a42:	d030      	beq.n	8006aa6 <__sflush_r+0x92>
 8006a44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a46:	89a3      	ldrh	r3, [r4, #12]
 8006a48:	0759      	lsls	r1, r3, #29
 8006a4a:	d505      	bpl.n	8006a58 <__sflush_r+0x44>
 8006a4c:	6863      	ldr	r3, [r4, #4]
 8006a4e:	1ad2      	subs	r2, r2, r3
 8006a50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a52:	b10b      	cbz	r3, 8006a58 <__sflush_r+0x44>
 8006a54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a56:	1ad2      	subs	r2, r2, r3
 8006a58:	2300      	movs	r3, #0
 8006a5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a5c:	6a21      	ldr	r1, [r4, #32]
 8006a5e:	4628      	mov	r0, r5
 8006a60:	47b0      	blx	r6
 8006a62:	1c43      	adds	r3, r0, #1
 8006a64:	89a3      	ldrh	r3, [r4, #12]
 8006a66:	d106      	bne.n	8006a76 <__sflush_r+0x62>
 8006a68:	6829      	ldr	r1, [r5, #0]
 8006a6a:	291d      	cmp	r1, #29
 8006a6c:	d82b      	bhi.n	8006ac6 <__sflush_r+0xb2>
 8006a6e:	4a2a      	ldr	r2, [pc, #168]	@ (8006b18 <__sflush_r+0x104>)
 8006a70:	410a      	asrs	r2, r1
 8006a72:	07d6      	lsls	r6, r2, #31
 8006a74:	d427      	bmi.n	8006ac6 <__sflush_r+0xb2>
 8006a76:	2200      	movs	r2, #0
 8006a78:	6062      	str	r2, [r4, #4]
 8006a7a:	04d9      	lsls	r1, r3, #19
 8006a7c:	6922      	ldr	r2, [r4, #16]
 8006a7e:	6022      	str	r2, [r4, #0]
 8006a80:	d504      	bpl.n	8006a8c <__sflush_r+0x78>
 8006a82:	1c42      	adds	r2, r0, #1
 8006a84:	d101      	bne.n	8006a8a <__sflush_r+0x76>
 8006a86:	682b      	ldr	r3, [r5, #0]
 8006a88:	b903      	cbnz	r3, 8006a8c <__sflush_r+0x78>
 8006a8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a8e:	602f      	str	r7, [r5, #0]
 8006a90:	b1b9      	cbz	r1, 8006ac2 <__sflush_r+0xae>
 8006a92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a96:	4299      	cmp	r1, r3
 8006a98:	d002      	beq.n	8006aa0 <__sflush_r+0x8c>
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	f7ff fbd4 	bl	8006248 <_free_r>
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	6363      	str	r3, [r4, #52]	@ 0x34
 8006aa4:	e00d      	b.n	8006ac2 <__sflush_r+0xae>
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	47b0      	blx	r6
 8006aac:	4602      	mov	r2, r0
 8006aae:	1c50      	adds	r0, r2, #1
 8006ab0:	d1c9      	bne.n	8006a46 <__sflush_r+0x32>
 8006ab2:	682b      	ldr	r3, [r5, #0]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d0c6      	beq.n	8006a46 <__sflush_r+0x32>
 8006ab8:	2b1d      	cmp	r3, #29
 8006aba:	d001      	beq.n	8006ac0 <__sflush_r+0xac>
 8006abc:	2b16      	cmp	r3, #22
 8006abe:	d11e      	bne.n	8006afe <__sflush_r+0xea>
 8006ac0:	602f      	str	r7, [r5, #0]
 8006ac2:	2000      	movs	r0, #0
 8006ac4:	e022      	b.n	8006b0c <__sflush_r+0xf8>
 8006ac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aca:	b21b      	sxth	r3, r3
 8006acc:	e01b      	b.n	8006b06 <__sflush_r+0xf2>
 8006ace:	690f      	ldr	r7, [r1, #16]
 8006ad0:	2f00      	cmp	r7, #0
 8006ad2:	d0f6      	beq.n	8006ac2 <__sflush_r+0xae>
 8006ad4:	0793      	lsls	r3, r2, #30
 8006ad6:	680e      	ldr	r6, [r1, #0]
 8006ad8:	bf08      	it	eq
 8006ada:	694b      	ldreq	r3, [r1, #20]
 8006adc:	600f      	str	r7, [r1, #0]
 8006ade:	bf18      	it	ne
 8006ae0:	2300      	movne	r3, #0
 8006ae2:	eba6 0807 	sub.w	r8, r6, r7
 8006ae6:	608b      	str	r3, [r1, #8]
 8006ae8:	f1b8 0f00 	cmp.w	r8, #0
 8006aec:	dde9      	ble.n	8006ac2 <__sflush_r+0xae>
 8006aee:	6a21      	ldr	r1, [r4, #32]
 8006af0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006af2:	4643      	mov	r3, r8
 8006af4:	463a      	mov	r2, r7
 8006af6:	4628      	mov	r0, r5
 8006af8:	47b0      	blx	r6
 8006afa:	2800      	cmp	r0, #0
 8006afc:	dc08      	bgt.n	8006b10 <__sflush_r+0xfc>
 8006afe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b06:	81a3      	strh	r3, [r4, #12]
 8006b08:	f04f 30ff 	mov.w	r0, #4294967295
 8006b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b10:	4407      	add	r7, r0
 8006b12:	eba8 0800 	sub.w	r8, r8, r0
 8006b16:	e7e7      	b.n	8006ae8 <__sflush_r+0xd4>
 8006b18:	dfbffffe 	.word	0xdfbffffe

08006b1c <_fflush_r>:
 8006b1c:	b538      	push	{r3, r4, r5, lr}
 8006b1e:	690b      	ldr	r3, [r1, #16]
 8006b20:	4605      	mov	r5, r0
 8006b22:	460c      	mov	r4, r1
 8006b24:	b913      	cbnz	r3, 8006b2c <_fflush_r+0x10>
 8006b26:	2500      	movs	r5, #0
 8006b28:	4628      	mov	r0, r5
 8006b2a:	bd38      	pop	{r3, r4, r5, pc}
 8006b2c:	b118      	cbz	r0, 8006b36 <_fflush_r+0x1a>
 8006b2e:	6a03      	ldr	r3, [r0, #32]
 8006b30:	b90b      	cbnz	r3, 8006b36 <_fflush_r+0x1a>
 8006b32:	f7ff f9af 	bl	8005e94 <__sinit>
 8006b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d0f3      	beq.n	8006b26 <_fflush_r+0xa>
 8006b3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b40:	07d0      	lsls	r0, r2, #31
 8006b42:	d404      	bmi.n	8006b4e <_fflush_r+0x32>
 8006b44:	0599      	lsls	r1, r3, #22
 8006b46:	d402      	bmi.n	8006b4e <_fflush_r+0x32>
 8006b48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b4a:	f7ff fb46 	bl	80061da <__retarget_lock_acquire_recursive>
 8006b4e:	4628      	mov	r0, r5
 8006b50:	4621      	mov	r1, r4
 8006b52:	f7ff ff5f 	bl	8006a14 <__sflush_r>
 8006b56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b58:	07da      	lsls	r2, r3, #31
 8006b5a:	4605      	mov	r5, r0
 8006b5c:	d4e4      	bmi.n	8006b28 <_fflush_r+0xc>
 8006b5e:	89a3      	ldrh	r3, [r4, #12]
 8006b60:	059b      	lsls	r3, r3, #22
 8006b62:	d4e1      	bmi.n	8006b28 <_fflush_r+0xc>
 8006b64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b66:	f7ff fb39 	bl	80061dc <__retarget_lock_release_recursive>
 8006b6a:	e7dd      	b.n	8006b28 <_fflush_r+0xc>

08006b6c <fiprintf>:
 8006b6c:	b40e      	push	{r1, r2, r3}
 8006b6e:	b503      	push	{r0, r1, lr}
 8006b70:	4601      	mov	r1, r0
 8006b72:	ab03      	add	r3, sp, #12
 8006b74:	4805      	ldr	r0, [pc, #20]	@ (8006b8c <fiprintf+0x20>)
 8006b76:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b7a:	6800      	ldr	r0, [r0, #0]
 8006b7c:	9301      	str	r3, [sp, #4]
 8006b7e:	f000 f88f 	bl	8006ca0 <_vfiprintf_r>
 8006b82:	b002      	add	sp, #8
 8006b84:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b88:	b003      	add	sp, #12
 8006b8a:	4770      	bx	lr
 8006b8c:	20000024 	.word	0x20000024

08006b90 <memmove>:
 8006b90:	4288      	cmp	r0, r1
 8006b92:	b510      	push	{r4, lr}
 8006b94:	eb01 0402 	add.w	r4, r1, r2
 8006b98:	d902      	bls.n	8006ba0 <memmove+0x10>
 8006b9a:	4284      	cmp	r4, r0
 8006b9c:	4623      	mov	r3, r4
 8006b9e:	d807      	bhi.n	8006bb0 <memmove+0x20>
 8006ba0:	1e43      	subs	r3, r0, #1
 8006ba2:	42a1      	cmp	r1, r4
 8006ba4:	d008      	beq.n	8006bb8 <memmove+0x28>
 8006ba6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006baa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006bae:	e7f8      	b.n	8006ba2 <memmove+0x12>
 8006bb0:	4402      	add	r2, r0
 8006bb2:	4601      	mov	r1, r0
 8006bb4:	428a      	cmp	r2, r1
 8006bb6:	d100      	bne.n	8006bba <memmove+0x2a>
 8006bb8:	bd10      	pop	{r4, pc}
 8006bba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006bbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006bc2:	e7f7      	b.n	8006bb4 <memmove+0x24>

08006bc4 <_sbrk_r>:
 8006bc4:	b538      	push	{r3, r4, r5, lr}
 8006bc6:	4d06      	ldr	r5, [pc, #24]	@ (8006be0 <_sbrk_r+0x1c>)
 8006bc8:	2300      	movs	r3, #0
 8006bca:	4604      	mov	r4, r0
 8006bcc:	4608      	mov	r0, r1
 8006bce:	602b      	str	r3, [r5, #0]
 8006bd0:	f7fa fb04 	bl	80011dc <_sbrk>
 8006bd4:	1c43      	adds	r3, r0, #1
 8006bd6:	d102      	bne.n	8006bde <_sbrk_r+0x1a>
 8006bd8:	682b      	ldr	r3, [r5, #0]
 8006bda:	b103      	cbz	r3, 8006bde <_sbrk_r+0x1a>
 8006bdc:	6023      	str	r3, [r4, #0]
 8006bde:	bd38      	pop	{r3, r4, r5, pc}
 8006be0:	20013014 	.word	0x20013014

08006be4 <abort>:
 8006be4:	b508      	push	{r3, lr}
 8006be6:	2006      	movs	r0, #6
 8006be8:	f000 fa2e 	bl	8007048 <raise>
 8006bec:	2001      	movs	r0, #1
 8006bee:	f7fa fa7d 	bl	80010ec <_exit>

08006bf2 <_realloc_r>:
 8006bf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bf6:	4680      	mov	r8, r0
 8006bf8:	4615      	mov	r5, r2
 8006bfa:	460c      	mov	r4, r1
 8006bfc:	b921      	cbnz	r1, 8006c08 <_realloc_r+0x16>
 8006bfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c02:	4611      	mov	r1, r2
 8006c04:	f7ff bb94 	b.w	8006330 <_malloc_r>
 8006c08:	b92a      	cbnz	r2, 8006c16 <_realloc_r+0x24>
 8006c0a:	f7ff fb1d 	bl	8006248 <_free_r>
 8006c0e:	2400      	movs	r4, #0
 8006c10:	4620      	mov	r0, r4
 8006c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c16:	f000 fa33 	bl	8007080 <_malloc_usable_size_r>
 8006c1a:	4285      	cmp	r5, r0
 8006c1c:	4606      	mov	r6, r0
 8006c1e:	d802      	bhi.n	8006c26 <_realloc_r+0x34>
 8006c20:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006c24:	d8f4      	bhi.n	8006c10 <_realloc_r+0x1e>
 8006c26:	4629      	mov	r1, r5
 8006c28:	4640      	mov	r0, r8
 8006c2a:	f7ff fb81 	bl	8006330 <_malloc_r>
 8006c2e:	4607      	mov	r7, r0
 8006c30:	2800      	cmp	r0, #0
 8006c32:	d0ec      	beq.n	8006c0e <_realloc_r+0x1c>
 8006c34:	42b5      	cmp	r5, r6
 8006c36:	462a      	mov	r2, r5
 8006c38:	4621      	mov	r1, r4
 8006c3a:	bf28      	it	cs
 8006c3c:	4632      	movcs	r2, r6
 8006c3e:	f7ff fad6 	bl	80061ee <memcpy>
 8006c42:	4621      	mov	r1, r4
 8006c44:	4640      	mov	r0, r8
 8006c46:	f7ff faff 	bl	8006248 <_free_r>
 8006c4a:	463c      	mov	r4, r7
 8006c4c:	e7e0      	b.n	8006c10 <_realloc_r+0x1e>

08006c4e <__sfputc_r>:
 8006c4e:	6893      	ldr	r3, [r2, #8]
 8006c50:	3b01      	subs	r3, #1
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	b410      	push	{r4}
 8006c56:	6093      	str	r3, [r2, #8]
 8006c58:	da08      	bge.n	8006c6c <__sfputc_r+0x1e>
 8006c5a:	6994      	ldr	r4, [r2, #24]
 8006c5c:	42a3      	cmp	r3, r4
 8006c5e:	db01      	blt.n	8006c64 <__sfputc_r+0x16>
 8006c60:	290a      	cmp	r1, #10
 8006c62:	d103      	bne.n	8006c6c <__sfputc_r+0x1e>
 8006c64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c68:	f000 b932 	b.w	8006ed0 <__swbuf_r>
 8006c6c:	6813      	ldr	r3, [r2, #0]
 8006c6e:	1c58      	adds	r0, r3, #1
 8006c70:	6010      	str	r0, [r2, #0]
 8006c72:	7019      	strb	r1, [r3, #0]
 8006c74:	4608      	mov	r0, r1
 8006c76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <__sfputs_r>:
 8006c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7e:	4606      	mov	r6, r0
 8006c80:	460f      	mov	r7, r1
 8006c82:	4614      	mov	r4, r2
 8006c84:	18d5      	adds	r5, r2, r3
 8006c86:	42ac      	cmp	r4, r5
 8006c88:	d101      	bne.n	8006c8e <__sfputs_r+0x12>
 8006c8a:	2000      	movs	r0, #0
 8006c8c:	e007      	b.n	8006c9e <__sfputs_r+0x22>
 8006c8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c92:	463a      	mov	r2, r7
 8006c94:	4630      	mov	r0, r6
 8006c96:	f7ff ffda 	bl	8006c4e <__sfputc_r>
 8006c9a:	1c43      	adds	r3, r0, #1
 8006c9c:	d1f3      	bne.n	8006c86 <__sfputs_r+0xa>
 8006c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006ca0 <_vfiprintf_r>:
 8006ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	460d      	mov	r5, r1
 8006ca6:	b09d      	sub	sp, #116	@ 0x74
 8006ca8:	4614      	mov	r4, r2
 8006caa:	4698      	mov	r8, r3
 8006cac:	4606      	mov	r6, r0
 8006cae:	b118      	cbz	r0, 8006cb8 <_vfiprintf_r+0x18>
 8006cb0:	6a03      	ldr	r3, [r0, #32]
 8006cb2:	b90b      	cbnz	r3, 8006cb8 <_vfiprintf_r+0x18>
 8006cb4:	f7ff f8ee 	bl	8005e94 <__sinit>
 8006cb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cba:	07d9      	lsls	r1, r3, #31
 8006cbc:	d405      	bmi.n	8006cca <_vfiprintf_r+0x2a>
 8006cbe:	89ab      	ldrh	r3, [r5, #12]
 8006cc0:	059a      	lsls	r2, r3, #22
 8006cc2:	d402      	bmi.n	8006cca <_vfiprintf_r+0x2a>
 8006cc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cc6:	f7ff fa88 	bl	80061da <__retarget_lock_acquire_recursive>
 8006cca:	89ab      	ldrh	r3, [r5, #12]
 8006ccc:	071b      	lsls	r3, r3, #28
 8006cce:	d501      	bpl.n	8006cd4 <_vfiprintf_r+0x34>
 8006cd0:	692b      	ldr	r3, [r5, #16]
 8006cd2:	b99b      	cbnz	r3, 8006cfc <_vfiprintf_r+0x5c>
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	4630      	mov	r0, r6
 8006cd8:	f000 f938 	bl	8006f4c <__swsetup_r>
 8006cdc:	b170      	cbz	r0, 8006cfc <_vfiprintf_r+0x5c>
 8006cde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ce0:	07dc      	lsls	r4, r3, #31
 8006ce2:	d504      	bpl.n	8006cee <_vfiprintf_r+0x4e>
 8006ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce8:	b01d      	add	sp, #116	@ 0x74
 8006cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cee:	89ab      	ldrh	r3, [r5, #12]
 8006cf0:	0598      	lsls	r0, r3, #22
 8006cf2:	d4f7      	bmi.n	8006ce4 <_vfiprintf_r+0x44>
 8006cf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cf6:	f7ff fa71 	bl	80061dc <__retarget_lock_release_recursive>
 8006cfa:	e7f3      	b.n	8006ce4 <_vfiprintf_r+0x44>
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d00:	2320      	movs	r3, #32
 8006d02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d06:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d0a:	2330      	movs	r3, #48	@ 0x30
 8006d0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006ebc <_vfiprintf_r+0x21c>
 8006d10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d14:	f04f 0901 	mov.w	r9, #1
 8006d18:	4623      	mov	r3, r4
 8006d1a:	469a      	mov	sl, r3
 8006d1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d20:	b10a      	cbz	r2, 8006d26 <_vfiprintf_r+0x86>
 8006d22:	2a25      	cmp	r2, #37	@ 0x25
 8006d24:	d1f9      	bne.n	8006d1a <_vfiprintf_r+0x7a>
 8006d26:	ebba 0b04 	subs.w	fp, sl, r4
 8006d2a:	d00b      	beq.n	8006d44 <_vfiprintf_r+0xa4>
 8006d2c:	465b      	mov	r3, fp
 8006d2e:	4622      	mov	r2, r4
 8006d30:	4629      	mov	r1, r5
 8006d32:	4630      	mov	r0, r6
 8006d34:	f7ff ffa2 	bl	8006c7c <__sfputs_r>
 8006d38:	3001      	adds	r0, #1
 8006d3a:	f000 80a7 	beq.w	8006e8c <_vfiprintf_r+0x1ec>
 8006d3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d40:	445a      	add	r2, fp
 8006d42:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d44:	f89a 3000 	ldrb.w	r3, [sl]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f000 809f 	beq.w	8006e8c <_vfiprintf_r+0x1ec>
 8006d4e:	2300      	movs	r3, #0
 8006d50:	f04f 32ff 	mov.w	r2, #4294967295
 8006d54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d58:	f10a 0a01 	add.w	sl, sl, #1
 8006d5c:	9304      	str	r3, [sp, #16]
 8006d5e:	9307      	str	r3, [sp, #28]
 8006d60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d64:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d66:	4654      	mov	r4, sl
 8006d68:	2205      	movs	r2, #5
 8006d6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d6e:	4853      	ldr	r0, [pc, #332]	@ (8006ebc <_vfiprintf_r+0x21c>)
 8006d70:	f7f9 fa46 	bl	8000200 <memchr>
 8006d74:	9a04      	ldr	r2, [sp, #16]
 8006d76:	b9d8      	cbnz	r0, 8006db0 <_vfiprintf_r+0x110>
 8006d78:	06d1      	lsls	r1, r2, #27
 8006d7a:	bf44      	itt	mi
 8006d7c:	2320      	movmi	r3, #32
 8006d7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d82:	0713      	lsls	r3, r2, #28
 8006d84:	bf44      	itt	mi
 8006d86:	232b      	movmi	r3, #43	@ 0x2b
 8006d88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d8c:	f89a 3000 	ldrb.w	r3, [sl]
 8006d90:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d92:	d015      	beq.n	8006dc0 <_vfiprintf_r+0x120>
 8006d94:	9a07      	ldr	r2, [sp, #28]
 8006d96:	4654      	mov	r4, sl
 8006d98:	2000      	movs	r0, #0
 8006d9a:	f04f 0c0a 	mov.w	ip, #10
 8006d9e:	4621      	mov	r1, r4
 8006da0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006da4:	3b30      	subs	r3, #48	@ 0x30
 8006da6:	2b09      	cmp	r3, #9
 8006da8:	d94b      	bls.n	8006e42 <_vfiprintf_r+0x1a2>
 8006daa:	b1b0      	cbz	r0, 8006dda <_vfiprintf_r+0x13a>
 8006dac:	9207      	str	r2, [sp, #28]
 8006dae:	e014      	b.n	8006dda <_vfiprintf_r+0x13a>
 8006db0:	eba0 0308 	sub.w	r3, r0, r8
 8006db4:	fa09 f303 	lsl.w	r3, r9, r3
 8006db8:	4313      	orrs	r3, r2
 8006dba:	9304      	str	r3, [sp, #16]
 8006dbc:	46a2      	mov	sl, r4
 8006dbe:	e7d2      	b.n	8006d66 <_vfiprintf_r+0xc6>
 8006dc0:	9b03      	ldr	r3, [sp, #12]
 8006dc2:	1d19      	adds	r1, r3, #4
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	9103      	str	r1, [sp, #12]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	bfbb      	ittet	lt
 8006dcc:	425b      	neglt	r3, r3
 8006dce:	f042 0202 	orrlt.w	r2, r2, #2
 8006dd2:	9307      	strge	r3, [sp, #28]
 8006dd4:	9307      	strlt	r3, [sp, #28]
 8006dd6:	bfb8      	it	lt
 8006dd8:	9204      	strlt	r2, [sp, #16]
 8006dda:	7823      	ldrb	r3, [r4, #0]
 8006ddc:	2b2e      	cmp	r3, #46	@ 0x2e
 8006dde:	d10a      	bne.n	8006df6 <_vfiprintf_r+0x156>
 8006de0:	7863      	ldrb	r3, [r4, #1]
 8006de2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006de4:	d132      	bne.n	8006e4c <_vfiprintf_r+0x1ac>
 8006de6:	9b03      	ldr	r3, [sp, #12]
 8006de8:	1d1a      	adds	r2, r3, #4
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	9203      	str	r2, [sp, #12]
 8006dee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006df2:	3402      	adds	r4, #2
 8006df4:	9305      	str	r3, [sp, #20]
 8006df6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006ecc <_vfiprintf_r+0x22c>
 8006dfa:	7821      	ldrb	r1, [r4, #0]
 8006dfc:	2203      	movs	r2, #3
 8006dfe:	4650      	mov	r0, sl
 8006e00:	f7f9 f9fe 	bl	8000200 <memchr>
 8006e04:	b138      	cbz	r0, 8006e16 <_vfiprintf_r+0x176>
 8006e06:	9b04      	ldr	r3, [sp, #16]
 8006e08:	eba0 000a 	sub.w	r0, r0, sl
 8006e0c:	2240      	movs	r2, #64	@ 0x40
 8006e0e:	4082      	lsls	r2, r0
 8006e10:	4313      	orrs	r3, r2
 8006e12:	3401      	adds	r4, #1
 8006e14:	9304      	str	r3, [sp, #16]
 8006e16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e1a:	4829      	ldr	r0, [pc, #164]	@ (8006ec0 <_vfiprintf_r+0x220>)
 8006e1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e20:	2206      	movs	r2, #6
 8006e22:	f7f9 f9ed 	bl	8000200 <memchr>
 8006e26:	2800      	cmp	r0, #0
 8006e28:	d03f      	beq.n	8006eaa <_vfiprintf_r+0x20a>
 8006e2a:	4b26      	ldr	r3, [pc, #152]	@ (8006ec4 <_vfiprintf_r+0x224>)
 8006e2c:	bb1b      	cbnz	r3, 8006e76 <_vfiprintf_r+0x1d6>
 8006e2e:	9b03      	ldr	r3, [sp, #12]
 8006e30:	3307      	adds	r3, #7
 8006e32:	f023 0307 	bic.w	r3, r3, #7
 8006e36:	3308      	adds	r3, #8
 8006e38:	9303      	str	r3, [sp, #12]
 8006e3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e3c:	443b      	add	r3, r7
 8006e3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e40:	e76a      	b.n	8006d18 <_vfiprintf_r+0x78>
 8006e42:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e46:	460c      	mov	r4, r1
 8006e48:	2001      	movs	r0, #1
 8006e4a:	e7a8      	b.n	8006d9e <_vfiprintf_r+0xfe>
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	3401      	adds	r4, #1
 8006e50:	9305      	str	r3, [sp, #20]
 8006e52:	4619      	mov	r1, r3
 8006e54:	f04f 0c0a 	mov.w	ip, #10
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e5e:	3a30      	subs	r2, #48	@ 0x30
 8006e60:	2a09      	cmp	r2, #9
 8006e62:	d903      	bls.n	8006e6c <_vfiprintf_r+0x1cc>
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d0c6      	beq.n	8006df6 <_vfiprintf_r+0x156>
 8006e68:	9105      	str	r1, [sp, #20]
 8006e6a:	e7c4      	b.n	8006df6 <_vfiprintf_r+0x156>
 8006e6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e70:	4604      	mov	r4, r0
 8006e72:	2301      	movs	r3, #1
 8006e74:	e7f0      	b.n	8006e58 <_vfiprintf_r+0x1b8>
 8006e76:	ab03      	add	r3, sp, #12
 8006e78:	9300      	str	r3, [sp, #0]
 8006e7a:	462a      	mov	r2, r5
 8006e7c:	4b12      	ldr	r3, [pc, #72]	@ (8006ec8 <_vfiprintf_r+0x228>)
 8006e7e:	a904      	add	r1, sp, #16
 8006e80:	4630      	mov	r0, r6
 8006e82:	f3af 8000 	nop.w
 8006e86:	4607      	mov	r7, r0
 8006e88:	1c78      	adds	r0, r7, #1
 8006e8a:	d1d6      	bne.n	8006e3a <_vfiprintf_r+0x19a>
 8006e8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e8e:	07d9      	lsls	r1, r3, #31
 8006e90:	d405      	bmi.n	8006e9e <_vfiprintf_r+0x1fe>
 8006e92:	89ab      	ldrh	r3, [r5, #12]
 8006e94:	059a      	lsls	r2, r3, #22
 8006e96:	d402      	bmi.n	8006e9e <_vfiprintf_r+0x1fe>
 8006e98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e9a:	f7ff f99f 	bl	80061dc <__retarget_lock_release_recursive>
 8006e9e:	89ab      	ldrh	r3, [r5, #12]
 8006ea0:	065b      	lsls	r3, r3, #25
 8006ea2:	f53f af1f 	bmi.w	8006ce4 <_vfiprintf_r+0x44>
 8006ea6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ea8:	e71e      	b.n	8006ce8 <_vfiprintf_r+0x48>
 8006eaa:	ab03      	add	r3, sp, #12
 8006eac:	9300      	str	r3, [sp, #0]
 8006eae:	462a      	mov	r2, r5
 8006eb0:	4b05      	ldr	r3, [pc, #20]	@ (8006ec8 <_vfiprintf_r+0x228>)
 8006eb2:	a904      	add	r1, sp, #16
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	f7ff fc8d 	bl	80067d4 <_printf_i>
 8006eba:	e7e4      	b.n	8006e86 <_vfiprintf_r+0x1e6>
 8006ebc:	08007849 	.word	0x08007849
 8006ec0:	08007853 	.word	0x08007853
 8006ec4:	00000000 	.word	0x00000000
 8006ec8:	08006c7d 	.word	0x08006c7d
 8006ecc:	0800784f 	.word	0x0800784f

08006ed0 <__swbuf_r>:
 8006ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ed2:	460e      	mov	r6, r1
 8006ed4:	4614      	mov	r4, r2
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	b118      	cbz	r0, 8006ee2 <__swbuf_r+0x12>
 8006eda:	6a03      	ldr	r3, [r0, #32]
 8006edc:	b90b      	cbnz	r3, 8006ee2 <__swbuf_r+0x12>
 8006ede:	f7fe ffd9 	bl	8005e94 <__sinit>
 8006ee2:	69a3      	ldr	r3, [r4, #24]
 8006ee4:	60a3      	str	r3, [r4, #8]
 8006ee6:	89a3      	ldrh	r3, [r4, #12]
 8006ee8:	071a      	lsls	r2, r3, #28
 8006eea:	d501      	bpl.n	8006ef0 <__swbuf_r+0x20>
 8006eec:	6923      	ldr	r3, [r4, #16]
 8006eee:	b943      	cbnz	r3, 8006f02 <__swbuf_r+0x32>
 8006ef0:	4621      	mov	r1, r4
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	f000 f82a 	bl	8006f4c <__swsetup_r>
 8006ef8:	b118      	cbz	r0, 8006f02 <__swbuf_r+0x32>
 8006efa:	f04f 37ff 	mov.w	r7, #4294967295
 8006efe:	4638      	mov	r0, r7
 8006f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f02:	6823      	ldr	r3, [r4, #0]
 8006f04:	6922      	ldr	r2, [r4, #16]
 8006f06:	1a98      	subs	r0, r3, r2
 8006f08:	6963      	ldr	r3, [r4, #20]
 8006f0a:	b2f6      	uxtb	r6, r6
 8006f0c:	4283      	cmp	r3, r0
 8006f0e:	4637      	mov	r7, r6
 8006f10:	dc05      	bgt.n	8006f1e <__swbuf_r+0x4e>
 8006f12:	4621      	mov	r1, r4
 8006f14:	4628      	mov	r0, r5
 8006f16:	f7ff fe01 	bl	8006b1c <_fflush_r>
 8006f1a:	2800      	cmp	r0, #0
 8006f1c:	d1ed      	bne.n	8006efa <__swbuf_r+0x2a>
 8006f1e:	68a3      	ldr	r3, [r4, #8]
 8006f20:	3b01      	subs	r3, #1
 8006f22:	60a3      	str	r3, [r4, #8]
 8006f24:	6823      	ldr	r3, [r4, #0]
 8006f26:	1c5a      	adds	r2, r3, #1
 8006f28:	6022      	str	r2, [r4, #0]
 8006f2a:	701e      	strb	r6, [r3, #0]
 8006f2c:	6962      	ldr	r2, [r4, #20]
 8006f2e:	1c43      	adds	r3, r0, #1
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d004      	beq.n	8006f3e <__swbuf_r+0x6e>
 8006f34:	89a3      	ldrh	r3, [r4, #12]
 8006f36:	07db      	lsls	r3, r3, #31
 8006f38:	d5e1      	bpl.n	8006efe <__swbuf_r+0x2e>
 8006f3a:	2e0a      	cmp	r6, #10
 8006f3c:	d1df      	bne.n	8006efe <__swbuf_r+0x2e>
 8006f3e:	4621      	mov	r1, r4
 8006f40:	4628      	mov	r0, r5
 8006f42:	f7ff fdeb 	bl	8006b1c <_fflush_r>
 8006f46:	2800      	cmp	r0, #0
 8006f48:	d0d9      	beq.n	8006efe <__swbuf_r+0x2e>
 8006f4a:	e7d6      	b.n	8006efa <__swbuf_r+0x2a>

08006f4c <__swsetup_r>:
 8006f4c:	b538      	push	{r3, r4, r5, lr}
 8006f4e:	4b29      	ldr	r3, [pc, #164]	@ (8006ff4 <__swsetup_r+0xa8>)
 8006f50:	4605      	mov	r5, r0
 8006f52:	6818      	ldr	r0, [r3, #0]
 8006f54:	460c      	mov	r4, r1
 8006f56:	b118      	cbz	r0, 8006f60 <__swsetup_r+0x14>
 8006f58:	6a03      	ldr	r3, [r0, #32]
 8006f5a:	b90b      	cbnz	r3, 8006f60 <__swsetup_r+0x14>
 8006f5c:	f7fe ff9a 	bl	8005e94 <__sinit>
 8006f60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f64:	0719      	lsls	r1, r3, #28
 8006f66:	d422      	bmi.n	8006fae <__swsetup_r+0x62>
 8006f68:	06da      	lsls	r2, r3, #27
 8006f6a:	d407      	bmi.n	8006f7c <__swsetup_r+0x30>
 8006f6c:	2209      	movs	r2, #9
 8006f6e:	602a      	str	r2, [r5, #0]
 8006f70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f74:	81a3      	strh	r3, [r4, #12]
 8006f76:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7a:	e033      	b.n	8006fe4 <__swsetup_r+0x98>
 8006f7c:	0758      	lsls	r0, r3, #29
 8006f7e:	d512      	bpl.n	8006fa6 <__swsetup_r+0x5a>
 8006f80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f82:	b141      	cbz	r1, 8006f96 <__swsetup_r+0x4a>
 8006f84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f88:	4299      	cmp	r1, r3
 8006f8a:	d002      	beq.n	8006f92 <__swsetup_r+0x46>
 8006f8c:	4628      	mov	r0, r5
 8006f8e:	f7ff f95b 	bl	8006248 <_free_r>
 8006f92:	2300      	movs	r3, #0
 8006f94:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f96:	89a3      	ldrh	r3, [r4, #12]
 8006f98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006f9c:	81a3      	strh	r3, [r4, #12]
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	6063      	str	r3, [r4, #4]
 8006fa2:	6923      	ldr	r3, [r4, #16]
 8006fa4:	6023      	str	r3, [r4, #0]
 8006fa6:	89a3      	ldrh	r3, [r4, #12]
 8006fa8:	f043 0308 	orr.w	r3, r3, #8
 8006fac:	81a3      	strh	r3, [r4, #12]
 8006fae:	6923      	ldr	r3, [r4, #16]
 8006fb0:	b94b      	cbnz	r3, 8006fc6 <__swsetup_r+0x7a>
 8006fb2:	89a3      	ldrh	r3, [r4, #12]
 8006fb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fbc:	d003      	beq.n	8006fc6 <__swsetup_r+0x7a>
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	4628      	mov	r0, r5
 8006fc2:	f000 f88b 	bl	80070dc <__smakebuf_r>
 8006fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fca:	f013 0201 	ands.w	r2, r3, #1
 8006fce:	d00a      	beq.n	8006fe6 <__swsetup_r+0x9a>
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	60a2      	str	r2, [r4, #8]
 8006fd4:	6962      	ldr	r2, [r4, #20]
 8006fd6:	4252      	negs	r2, r2
 8006fd8:	61a2      	str	r2, [r4, #24]
 8006fda:	6922      	ldr	r2, [r4, #16]
 8006fdc:	b942      	cbnz	r2, 8006ff0 <__swsetup_r+0xa4>
 8006fde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006fe2:	d1c5      	bne.n	8006f70 <__swsetup_r+0x24>
 8006fe4:	bd38      	pop	{r3, r4, r5, pc}
 8006fe6:	0799      	lsls	r1, r3, #30
 8006fe8:	bf58      	it	pl
 8006fea:	6962      	ldrpl	r2, [r4, #20]
 8006fec:	60a2      	str	r2, [r4, #8]
 8006fee:	e7f4      	b.n	8006fda <__swsetup_r+0x8e>
 8006ff0:	2000      	movs	r0, #0
 8006ff2:	e7f7      	b.n	8006fe4 <__swsetup_r+0x98>
 8006ff4:	20000024 	.word	0x20000024

08006ff8 <_raise_r>:
 8006ff8:	291f      	cmp	r1, #31
 8006ffa:	b538      	push	{r3, r4, r5, lr}
 8006ffc:	4605      	mov	r5, r0
 8006ffe:	460c      	mov	r4, r1
 8007000:	d904      	bls.n	800700c <_raise_r+0x14>
 8007002:	2316      	movs	r3, #22
 8007004:	6003      	str	r3, [r0, #0]
 8007006:	f04f 30ff 	mov.w	r0, #4294967295
 800700a:	bd38      	pop	{r3, r4, r5, pc}
 800700c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800700e:	b112      	cbz	r2, 8007016 <_raise_r+0x1e>
 8007010:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007014:	b94b      	cbnz	r3, 800702a <_raise_r+0x32>
 8007016:	4628      	mov	r0, r5
 8007018:	f000 f830 	bl	800707c <_getpid_r>
 800701c:	4622      	mov	r2, r4
 800701e:	4601      	mov	r1, r0
 8007020:	4628      	mov	r0, r5
 8007022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007026:	f000 b817 	b.w	8007058 <_kill_r>
 800702a:	2b01      	cmp	r3, #1
 800702c:	d00a      	beq.n	8007044 <_raise_r+0x4c>
 800702e:	1c59      	adds	r1, r3, #1
 8007030:	d103      	bne.n	800703a <_raise_r+0x42>
 8007032:	2316      	movs	r3, #22
 8007034:	6003      	str	r3, [r0, #0]
 8007036:	2001      	movs	r0, #1
 8007038:	e7e7      	b.n	800700a <_raise_r+0x12>
 800703a:	2100      	movs	r1, #0
 800703c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007040:	4620      	mov	r0, r4
 8007042:	4798      	blx	r3
 8007044:	2000      	movs	r0, #0
 8007046:	e7e0      	b.n	800700a <_raise_r+0x12>

08007048 <raise>:
 8007048:	4b02      	ldr	r3, [pc, #8]	@ (8007054 <raise+0xc>)
 800704a:	4601      	mov	r1, r0
 800704c:	6818      	ldr	r0, [r3, #0]
 800704e:	f7ff bfd3 	b.w	8006ff8 <_raise_r>
 8007052:	bf00      	nop
 8007054:	20000024 	.word	0x20000024

08007058 <_kill_r>:
 8007058:	b538      	push	{r3, r4, r5, lr}
 800705a:	4d07      	ldr	r5, [pc, #28]	@ (8007078 <_kill_r+0x20>)
 800705c:	2300      	movs	r3, #0
 800705e:	4604      	mov	r4, r0
 8007060:	4608      	mov	r0, r1
 8007062:	4611      	mov	r1, r2
 8007064:	602b      	str	r3, [r5, #0]
 8007066:	f7fa f831 	bl	80010cc <_kill>
 800706a:	1c43      	adds	r3, r0, #1
 800706c:	d102      	bne.n	8007074 <_kill_r+0x1c>
 800706e:	682b      	ldr	r3, [r5, #0]
 8007070:	b103      	cbz	r3, 8007074 <_kill_r+0x1c>
 8007072:	6023      	str	r3, [r4, #0]
 8007074:	bd38      	pop	{r3, r4, r5, pc}
 8007076:	bf00      	nop
 8007078:	20013014 	.word	0x20013014

0800707c <_getpid_r>:
 800707c:	f7fa b81e 	b.w	80010bc <_getpid>

08007080 <_malloc_usable_size_r>:
 8007080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007084:	1f18      	subs	r0, r3, #4
 8007086:	2b00      	cmp	r3, #0
 8007088:	bfbc      	itt	lt
 800708a:	580b      	ldrlt	r3, [r1, r0]
 800708c:	18c0      	addlt	r0, r0, r3
 800708e:	4770      	bx	lr

08007090 <__swhatbuf_r>:
 8007090:	b570      	push	{r4, r5, r6, lr}
 8007092:	460c      	mov	r4, r1
 8007094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007098:	2900      	cmp	r1, #0
 800709a:	b096      	sub	sp, #88	@ 0x58
 800709c:	4615      	mov	r5, r2
 800709e:	461e      	mov	r6, r3
 80070a0:	da0d      	bge.n	80070be <__swhatbuf_r+0x2e>
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070a8:	f04f 0100 	mov.w	r1, #0
 80070ac:	bf14      	ite	ne
 80070ae:	2340      	movne	r3, #64	@ 0x40
 80070b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80070b4:	2000      	movs	r0, #0
 80070b6:	6031      	str	r1, [r6, #0]
 80070b8:	602b      	str	r3, [r5, #0]
 80070ba:	b016      	add	sp, #88	@ 0x58
 80070bc:	bd70      	pop	{r4, r5, r6, pc}
 80070be:	466a      	mov	r2, sp
 80070c0:	f000 f848 	bl	8007154 <_fstat_r>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	dbec      	blt.n	80070a2 <__swhatbuf_r+0x12>
 80070c8:	9901      	ldr	r1, [sp, #4]
 80070ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80070ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80070d2:	4259      	negs	r1, r3
 80070d4:	4159      	adcs	r1, r3
 80070d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070da:	e7eb      	b.n	80070b4 <__swhatbuf_r+0x24>

080070dc <__smakebuf_r>:
 80070dc:	898b      	ldrh	r3, [r1, #12]
 80070de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070e0:	079d      	lsls	r5, r3, #30
 80070e2:	4606      	mov	r6, r0
 80070e4:	460c      	mov	r4, r1
 80070e6:	d507      	bpl.n	80070f8 <__smakebuf_r+0x1c>
 80070e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80070ec:	6023      	str	r3, [r4, #0]
 80070ee:	6123      	str	r3, [r4, #16]
 80070f0:	2301      	movs	r3, #1
 80070f2:	6163      	str	r3, [r4, #20]
 80070f4:	b003      	add	sp, #12
 80070f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070f8:	ab01      	add	r3, sp, #4
 80070fa:	466a      	mov	r2, sp
 80070fc:	f7ff ffc8 	bl	8007090 <__swhatbuf_r>
 8007100:	9f00      	ldr	r7, [sp, #0]
 8007102:	4605      	mov	r5, r0
 8007104:	4639      	mov	r1, r7
 8007106:	4630      	mov	r0, r6
 8007108:	f7ff f912 	bl	8006330 <_malloc_r>
 800710c:	b948      	cbnz	r0, 8007122 <__smakebuf_r+0x46>
 800710e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007112:	059a      	lsls	r2, r3, #22
 8007114:	d4ee      	bmi.n	80070f4 <__smakebuf_r+0x18>
 8007116:	f023 0303 	bic.w	r3, r3, #3
 800711a:	f043 0302 	orr.w	r3, r3, #2
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	e7e2      	b.n	80070e8 <__smakebuf_r+0xc>
 8007122:	89a3      	ldrh	r3, [r4, #12]
 8007124:	6020      	str	r0, [r4, #0]
 8007126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800712a:	81a3      	strh	r3, [r4, #12]
 800712c:	9b01      	ldr	r3, [sp, #4]
 800712e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007132:	b15b      	cbz	r3, 800714c <__smakebuf_r+0x70>
 8007134:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007138:	4630      	mov	r0, r6
 800713a:	f000 f81d 	bl	8007178 <_isatty_r>
 800713e:	b128      	cbz	r0, 800714c <__smakebuf_r+0x70>
 8007140:	89a3      	ldrh	r3, [r4, #12]
 8007142:	f023 0303 	bic.w	r3, r3, #3
 8007146:	f043 0301 	orr.w	r3, r3, #1
 800714a:	81a3      	strh	r3, [r4, #12]
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	431d      	orrs	r5, r3
 8007150:	81a5      	strh	r5, [r4, #12]
 8007152:	e7cf      	b.n	80070f4 <__smakebuf_r+0x18>

08007154 <_fstat_r>:
 8007154:	b538      	push	{r3, r4, r5, lr}
 8007156:	4d07      	ldr	r5, [pc, #28]	@ (8007174 <_fstat_r+0x20>)
 8007158:	2300      	movs	r3, #0
 800715a:	4604      	mov	r4, r0
 800715c:	4608      	mov	r0, r1
 800715e:	4611      	mov	r1, r2
 8007160:	602b      	str	r3, [r5, #0]
 8007162:	f7fa f813 	bl	800118c <_fstat>
 8007166:	1c43      	adds	r3, r0, #1
 8007168:	d102      	bne.n	8007170 <_fstat_r+0x1c>
 800716a:	682b      	ldr	r3, [r5, #0]
 800716c:	b103      	cbz	r3, 8007170 <_fstat_r+0x1c>
 800716e:	6023      	str	r3, [r4, #0]
 8007170:	bd38      	pop	{r3, r4, r5, pc}
 8007172:	bf00      	nop
 8007174:	20013014 	.word	0x20013014

08007178 <_isatty_r>:
 8007178:	b538      	push	{r3, r4, r5, lr}
 800717a:	4d06      	ldr	r5, [pc, #24]	@ (8007194 <_isatty_r+0x1c>)
 800717c:	2300      	movs	r3, #0
 800717e:	4604      	mov	r4, r0
 8007180:	4608      	mov	r0, r1
 8007182:	602b      	str	r3, [r5, #0]
 8007184:	f7fa f812 	bl	80011ac <_isatty>
 8007188:	1c43      	adds	r3, r0, #1
 800718a:	d102      	bne.n	8007192 <_isatty_r+0x1a>
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	b103      	cbz	r3, 8007192 <_isatty_r+0x1a>
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	bd38      	pop	{r3, r4, r5, pc}
 8007194:	20013014 	.word	0x20013014

08007198 <_init>:
 8007198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800719a:	bf00      	nop
 800719c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800719e:	bc08      	pop	{r3}
 80071a0:	469e      	mov	lr, r3
 80071a2:	4770      	bx	lr

080071a4 <_fini>:
 80071a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071a6:	bf00      	nop
 80071a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071aa:	bc08      	pop	{r3}
 80071ac:	469e      	mov	lr, r3
 80071ae:	4770      	bx	lr
