<Processor name="MKM35Z7" description="MKM35Z7 NXP Microcontroller">
  <RegisterGroup name="FTFA_FlashConfig" start="0x400" description="Flash configuration field">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" description="Backdoor Comparison Key 3." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" description="Backdoor Comparison Key 2." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" description="Backdoor Comparison Key 1." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" description="Backdoor Comparison Key 0." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" description="Backdoor Comparison Key 7." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" description="Backdoor Comparison Key 6." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" description="Backdoor Comparison Key 5." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" description="Backdoor Comparison Key 4." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" description="Non-volatile Flash Security Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="10" start="0b10" description="MCU security status is unsecure" />
        <Enum name="11" start="0b11" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="10" start="0b10" description="Freescale factory access denied" />
        <Enum name="11" start="0b11" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="no description available">
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" description="Non-volatile Flash Option Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT" description="no description available">
        <Enum name="0" start="0b0" description="Low-power boot" />
        <Enum name="1" start="0b1" description="Normal boot" />
      </BitField>
      <BitField start="2" size="1" name="NMI_EN" description="no description available">
        <Enum name="0" start="0b0" description="NMI interrupts are always blocked" />
        <Enum name="1" start="0b1" description="NMI_b pin/interrupts reset default to enabled" />
      </BitField>
      <BitField start="3" size="1" name="EXE_MODE" description="no description available">
        <Enum name="0" start="0b0" description="Execution Mode is RUN Mode" />
        <Enum name="1" start="0b1" description="Execution Mode is VLPR Mode" />
      </BitField>
      <BitField start="5" size="1" name="CLK_SRC" description="no description available">
        <Enum name="0" start="0b0" description="Externally supplied clock used by Flash" />
        <Enum name="1" start="0b1" description="Internal clock source used by Flash" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS" start="0x40000000" description="AIPS-Lite Bridge">
    <Register start="+0x20" size="4" name="AIPS_PACRA" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="AIPS_PACRB" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPS_PACRE" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPS_PACRF" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPS_PACRG" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPS_PACRH" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPS_PACRI" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="AIPS_PACRJ" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AIPS_PACRK" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="AIPS_PACRL" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="AIPS_PACRM" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="AIPS_PACRN" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="AIPS_PACRO" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="AIPS_PACRP" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7" description="Attribute Check" />
      <BitField start="3" size="1" name="RO7" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="4" size="3" name="AC6" description="Attribute Check" />
      <BitField start="7" size="1" name="RO6" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="8" size="3" name="AC5" description="Attribute Check" />
      <BitField start="11" size="1" name="RO5" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="12" size="3" name="AC4" description="Attribute Check" />
      <BitField start="15" size="1" name="RO4" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="16" size="3" name="AC3" description="Attribute Check" />
      <BitField start="19" size="1" name="RO3" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="20" size="3" name="AC2" description="Attribute Check" />
      <BitField start="23" size="1" name="RO2" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="24" size="3" name="AC1" description="Attribute Check" />
      <BitField start="27" size="1" name="RO1" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
      <BitField start="28" size="3" name="AC0" description="Attribute Check" />
      <BitField start="31" size="1" name="RO0" description="Read Only">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed." />
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40008000" description="DMA Controller">
    <Register start="+0x100" size="4" name="DMA_SAR0" access="Read/Write" description="Source Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="SAR" />
    </Register>
    <Register start="+0x104" size="4" name="DMA_DAR0" access="Read/Write" description="Destination Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="DAR" />
    </Register>
    <Register start="+0x108" size="4" name="DMA_DSR_BCR0" access="Read/Write" description="DMA Status Register / Byte Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR" description="BCR" />
      <BitField start="24" size="1" name="DONE" description="Transactions Done">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect." />
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits." />
      </BitField>
      <BitField start="25" size="1" name="BSY" description="Busy">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction." />
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated." />
      </BitField>
      <BitField start="26" size="1" name="REQ" description="Request">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected." />
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected." />
      </BitField>
      <BitField start="28" size="1" name="BED" description="Bus Error on Destination">
        <Enum name="0" start="0b0" description="No bus error occurred." />
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer." />
      </BitField>
      <BitField start="29" size="1" name="BES" description="Bus Error on Source">
        <Enum name="0" start="0b0" description="No bus error occurred." />
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer." />
      </BitField>
      <BitField start="30" size="1" name="CE" description="Configuration Error">
        <Enum name="0" start="0b0" description="No configuration error exists." />
        <Enum name="1" start="0b1" description="A configuration error has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10B" size="1" name="DMA_DSR0" access="Read/Write" description="DMA_DSR0 register." reset_value="0" reset_mask="0xFF" />
    <Register start="+0x10C" size="4" name="DMA_DCR0" access="Read/Write" description="DMA Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2" description="Link Channel 2">
        <Enum name="00" start="0b00" description="DMA Channel 0" />
        <Enum name="01" start="0b01" description="DMA Channel 1" />
        <Enum name="10" start="0b10" description="DMA Channel 2" />
        <Enum name="11" start="0b11" description="DMA Channel 3" />
      </BitField>
      <BitField start="2" size="2" name="LCH1" description="Link Channel 1">
        <Enum name="00" start="0b00" description="DMA Channel 0" />
        <Enum name="01" start="0b01" description="DMA Channel 1" />
        <Enum name="10" start="0b10" description="DMA Channel 2" />
        <Enum name="11" start="0b11" description="DMA Channel 3" />
      </BitField>
      <BitField start="4" size="2" name="LINKCC" description="Link Channel Control">
        <Enum name="00" start="0b00" description="No channel-to-channel linking" />
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0." />
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer" />
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to 0." />
      </BitField>
      <BitField start="7" size="1" name="D_REQ" description="Disable Request">
        <Enum name="0" start="0b0" description="ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted." />
      </BitField>
      <BitField start="8" size="4" name="DMOD" description="Destination Address Modulo">
        <Enum name="0000" start="0b0000" description="Buffer disabled" />
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes" />
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes" />
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes" />
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes" />
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes" />
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes" />
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB" />
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB" />
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB" />
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB" />
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB" />
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB" />
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB" />
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB" />
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB" />
      </BitField>
      <BitField start="12" size="4" name="SMOD" description="Source Address Modulo">
        <Enum name="0000" start="0b0000" description="Buffer disabled" />
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes." />
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes." />
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes." />
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes." />
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes." />
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes." />
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB." />
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB." />
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB." />
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB." />
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB." />
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB." />
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB." />
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB." />
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB." />
      </BitField>
      <BitField start="16" size="1" name="START" description="Start Transfer">
        <Enum name="0" start="0b0" description="DMA inactive" />
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0." />
      </BitField>
      <BitField start="17" size="2" name="DSIZE" description="Destination Size">
        <Enum name="00" start="0b00" description="32-bit" />
        <Enum name="01" start="0b01" description="8-bit" />
        <Enum name="10" start="0b10" description="16-bit" />
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)" />
      </BitField>
      <BitField start="19" size="1" name="DINC" description="Destination Increment">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer." />
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer." />
      </BitField>
      <BitField start="20" size="2" name="SSIZE" description="Source Size">
        <Enum name="00" start="0b00" description="32-bit" />
        <Enum name="01" start="0b01" description="8-bit" />
        <Enum name="10" start="0b10" description="16-bit" />
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)" />
      </BitField>
      <BitField start="22" size="1" name="SINC" description="Source Increment">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer." />
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size." />
      </BitField>
      <BitField start="23" size="1" name="EADREQ" description="Enable asynchronous DMA requests">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="2" name="UMNSM" description="User Mode, Nonsecure Mode">
        <Enum name="00" start="0b00" description="Channel attributes are set to the current mode." />
        <Enum name="01" start="0b01" description="If the current mode is privileged and secure, then attributes are set to {privileged, secure}. Otherwise, writing this value terminates in an error." />
        <Enum name="10" start="0b10" description="If the current mode is privileged and secure or if the current mode is user and secure, then attributes are set to {user, secure}. Otherwise, writing this value terminates in an error." />
        <Enum name="11" start="0b11" description="If the current mode is privileged and secure, user and secure, or user and nonsecure, then attributes are set to {user, nonsecure}." />
      </BitField>
      <BitField start="26" size="2" name="CHACR" description="Channel Access Control" />
      <BitField start="28" size="1" name="AA" description="Auto-align">
        <Enum name="0" start="0b0" description="Auto-align disabled" />
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC." />
      </BitField>
      <BitField start="29" size="1" name="CS" description="Cycle Steal">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0." />
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request." />
      </BitField>
      <BitField start="30" size="1" name="ERQ" description="Enable Peripheral Request">
        <Enum name="0" start="0b0" description="Peripheral request is ignored." />
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting START) is always enabled." />
      </BitField>
      <BitField start="31" size="1" name="EINT" description="Enable Interrupt on Completion of Transfer">
        <Enum name="0" start="0b0" description="No interrupt is generated." />
        <Enum name="1" start="0b1" description="Interrupt signal is enabled." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="DMA_SAR1" access="Read/Write" description="Source Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="SAR" />
    </Register>
    <Register start="+0x114" size="4" name="DMA_DAR1" access="Read/Write" description="Destination Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="DAR" />
    </Register>
    <Register start="+0x118" size="4" name="DMA_DSR_BCR1" access="Read/Write" description="DMA Status Register / Byte Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR" description="BCR" />
      <BitField start="24" size="1" name="DONE" description="Transactions Done">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect." />
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits." />
      </BitField>
      <BitField start="25" size="1" name="BSY" description="Busy">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction." />
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated." />
      </BitField>
      <BitField start="26" size="1" name="REQ" description="Request">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected." />
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected." />
      </BitField>
      <BitField start="28" size="1" name="BED" description="Bus Error on Destination">
        <Enum name="0" start="0b0" description="No bus error occurred." />
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer." />
      </BitField>
      <BitField start="29" size="1" name="BES" description="Bus Error on Source">
        <Enum name="0" start="0b0" description="No bus error occurred." />
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer." />
      </BitField>
      <BitField start="30" size="1" name="CE" description="Configuration Error">
        <Enum name="0" start="0b0" description="No configuration error exists." />
        <Enum name="1" start="0b1" description="A configuration error has occurred." />
      </BitField>
    </Register>
    <Register start="+0x11B" size="1" name="DMA_DSR1" access="Read/Write" description="DMA_DSR1 register." reset_value="0" reset_mask="0xFF" />
    <Register start="+0x11C" size="4" name="DMA_DCR1" access="Read/Write" description="DMA Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2" description="Link Channel 2">
        <Enum name="00" start="0b00" description="DMA Channel 0" />
        <Enum name="01" start="0b01" description="DMA Channel 1" />
        <Enum name="10" start="0b10" description="DMA Channel 2" />
        <Enum name="11" start="0b11" description="DMA Channel 3" />
      </BitField>
      <BitField start="2" size="2" name="LCH1" description="Link Channel 1">
        <Enum name="00" start="0b00" description="DMA Channel 0" />
        <Enum name="01" start="0b01" description="DMA Channel 1" />
        <Enum name="10" start="0b10" description="DMA Channel 2" />
        <Enum name="11" start="0b11" description="DMA Channel 3" />
      </BitField>
      <BitField start="4" size="2" name="LINKCC" description="Link Channel Control">
        <Enum name="00" start="0b00" description="No channel-to-channel linking" />
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0." />
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer" />
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to 0." />
      </BitField>
      <BitField start="7" size="1" name="D_REQ" description="Disable Request">
        <Enum name="0" start="0b0" description="ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted." />
      </BitField>
      <BitField start="8" size="4" name="DMOD" description="Destination Address Modulo">
        <Enum name="0000" start="0b0000" description="Buffer disabled" />
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes" />
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes" />
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes" />
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes" />
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes" />
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes" />
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB" />
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB" />
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB" />
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB" />
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB" />
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB" />
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB" />
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB" />
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB" />
      </BitField>
      <BitField start="12" size="4" name="SMOD" description="Source Address Modulo">
        <Enum name="0000" start="0b0000" description="Buffer disabled" />
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes." />
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes." />
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes." />
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes." />
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes." />
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes." />
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB." />
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB." />
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB." />
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB." />
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB." />
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB." />
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB." />
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB." />
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB." />
      </BitField>
      <BitField start="16" size="1" name="START" description="Start Transfer">
        <Enum name="0" start="0b0" description="DMA inactive" />
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0." />
      </BitField>
      <BitField start="17" size="2" name="DSIZE" description="Destination Size">
        <Enum name="00" start="0b00" description="32-bit" />
        <Enum name="01" start="0b01" description="8-bit" />
        <Enum name="10" start="0b10" description="16-bit" />
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)" />
      </BitField>
      <BitField start="19" size="1" name="DINC" description="Destination Increment">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer." />
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer." />
      </BitField>
      <BitField start="20" size="2" name="SSIZE" description="Source Size">
        <Enum name="00" start="0b00" description="32-bit" />
        <Enum name="01" start="0b01" description="8-bit" />
        <Enum name="10" start="0b10" description="16-bit" />
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)" />
      </BitField>
      <BitField start="22" size="1" name="SINC" description="Source Increment">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer." />
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size." />
      </BitField>
      <BitField start="23" size="1" name="EADREQ" description="Enable asynchronous DMA requests">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="2" name="UMNSM" description="User Mode, Nonsecure Mode">
        <Enum name="00" start="0b00" description="Channel attributes are set to the current mode." />
        <Enum name="01" start="0b01" description="If the current mode is privileged and secure, then attributes are set to {privileged, secure}. Otherwise, writing this value terminates in an error." />
        <Enum name="10" start="0b10" description="If the current mode is privileged and secure or if the current mode is user and secure, then attributes are set to {user, secure}. Otherwise, writing this value terminates in an error." />
        <Enum name="11" start="0b11" description="If the current mode is privileged and secure, user and secure, or user and nonsecure, then attributes are set to {user, nonsecure}." />
      </BitField>
      <BitField start="26" size="2" name="CHACR" description="Channel Access Control" />
      <BitField start="28" size="1" name="AA" description="Auto-align">
        <Enum name="0" start="0b0" description="Auto-align disabled" />
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC." />
      </BitField>
      <BitField start="29" size="1" name="CS" description="Cycle Steal">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0." />
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request." />
      </BitField>
      <BitField start="30" size="1" name="ERQ" description="Enable Peripheral Request">
        <Enum name="0" start="0b0" description="Peripheral request is ignored." />
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting START) is always enabled." />
      </BitField>
      <BitField start="31" size="1" name="EINT" description="Enable Interrupt on Completion of Transfer">
        <Enum name="0" start="0b0" description="No interrupt is generated." />
        <Enum name="1" start="0b1" description="Interrupt signal is enabled." />
      </BitField>
    </Register>
    <Register start="+0x120" size="4" name="DMA_SAR2" access="Read/Write" description="Source Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="SAR" />
    </Register>
    <Register start="+0x124" size="4" name="DMA_DAR2" access="Read/Write" description="Destination Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="DAR" />
    </Register>
    <Register start="+0x128" size="4" name="DMA_DSR_BCR2" access="Read/Write" description="DMA Status Register / Byte Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR" description="BCR" />
      <BitField start="24" size="1" name="DONE" description="Transactions Done">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect." />
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits." />
      </BitField>
      <BitField start="25" size="1" name="BSY" description="Busy">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction." />
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated." />
      </BitField>
      <BitField start="26" size="1" name="REQ" description="Request">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected." />
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected." />
      </BitField>
      <BitField start="28" size="1" name="BED" description="Bus Error on Destination">
        <Enum name="0" start="0b0" description="No bus error occurred." />
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer." />
      </BitField>
      <BitField start="29" size="1" name="BES" description="Bus Error on Source">
        <Enum name="0" start="0b0" description="No bus error occurred." />
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer." />
      </BitField>
      <BitField start="30" size="1" name="CE" description="Configuration Error">
        <Enum name="0" start="0b0" description="No configuration error exists." />
        <Enum name="1" start="0b1" description="A configuration error has occurred." />
      </BitField>
    </Register>
    <Register start="+0x12B" size="1" name="DMA_DSR2" access="Read/Write" description="DMA_DSR2 register." reset_value="0" reset_mask="0xFF" />
    <Register start="+0x12C" size="4" name="DMA_DCR2" access="Read/Write" description="DMA Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2" description="Link Channel 2">
        <Enum name="00" start="0b00" description="DMA Channel 0" />
        <Enum name="01" start="0b01" description="DMA Channel 1" />
        <Enum name="10" start="0b10" description="DMA Channel 2" />
        <Enum name="11" start="0b11" description="DMA Channel 3" />
      </BitField>
      <BitField start="2" size="2" name="LCH1" description="Link Channel 1">
        <Enum name="00" start="0b00" description="DMA Channel 0" />
        <Enum name="01" start="0b01" description="DMA Channel 1" />
        <Enum name="10" start="0b10" description="DMA Channel 2" />
        <Enum name="11" start="0b11" description="DMA Channel 3" />
      </BitField>
      <BitField start="4" size="2" name="LINKCC" description="Link Channel Control">
        <Enum name="00" start="0b00" description="No channel-to-channel linking" />
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0." />
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer" />
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to 0." />
      </BitField>
      <BitField start="7" size="1" name="D_REQ" description="Disable Request">
        <Enum name="0" start="0b0" description="ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted." />
      </BitField>
      <BitField start="8" size="4" name="DMOD" description="Destination Address Modulo">
        <Enum name="0000" start="0b0000" description="Buffer disabled" />
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes" />
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes" />
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes" />
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes" />
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes" />
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes" />
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB" />
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB" />
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB" />
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB" />
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB" />
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB" />
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB" />
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB" />
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB" />
      </BitField>
      <BitField start="12" size="4" name="SMOD" description="Source Address Modulo">
        <Enum name="0000" start="0b0000" description="Buffer disabled" />
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes." />
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes." />
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes." />
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes." />
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes." />
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes." />
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB." />
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB." />
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB." />
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB." />
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB." />
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB." />
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB." />
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB." />
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB." />
      </BitField>
      <BitField start="16" size="1" name="START" description="Start Transfer">
        <Enum name="0" start="0b0" description="DMA inactive" />
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0." />
      </BitField>
      <BitField start="17" size="2" name="DSIZE" description="Destination Size">
        <Enum name="00" start="0b00" description="32-bit" />
        <Enum name="01" start="0b01" description="8-bit" />
        <Enum name="10" start="0b10" description="16-bit" />
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)" />
      </BitField>
      <BitField start="19" size="1" name="DINC" description="Destination Increment">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer." />
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer." />
      </BitField>
      <BitField start="20" size="2" name="SSIZE" description="Source Size">
        <Enum name="00" start="0b00" description="32-bit" />
        <Enum name="01" start="0b01" description="8-bit" />
        <Enum name="10" start="0b10" description="16-bit" />
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)" />
      </BitField>
      <BitField start="22" size="1" name="SINC" description="Source Increment">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer." />
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size." />
      </BitField>
      <BitField start="23" size="1" name="EADREQ" description="Enable asynchronous DMA requests">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="2" name="UMNSM" description="User Mode, Nonsecure Mode">
        <Enum name="00" start="0b00" description="Channel attributes are set to the current mode." />
        <Enum name="01" start="0b01" description="If the current mode is privileged and secure, then attributes are set to {privileged, secure}. Otherwise, writing this value terminates in an error." />
        <Enum name="10" start="0b10" description="If the current mode is privileged and secure or if the current mode is user and secure, then attributes are set to {user, secure}. Otherwise, writing this value terminates in an error." />
        <Enum name="11" start="0b11" description="If the current mode is privileged and secure, user and secure, or user and nonsecure, then attributes are set to {user, nonsecure}." />
      </BitField>
      <BitField start="26" size="2" name="CHACR" description="Channel Access Control" />
      <BitField start="28" size="1" name="AA" description="Auto-align">
        <Enum name="0" start="0b0" description="Auto-align disabled" />
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC." />
      </BitField>
      <BitField start="29" size="1" name="CS" description="Cycle Steal">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0." />
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request." />
      </BitField>
      <BitField start="30" size="1" name="ERQ" description="Enable Peripheral Request">
        <Enum name="0" start="0b0" description="Peripheral request is ignored." />
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting START) is always enabled." />
      </BitField>
      <BitField start="31" size="1" name="EINT" description="Enable Interrupt on Completion of Transfer">
        <Enum name="0" start="0b0" description="No interrupt is generated." />
        <Enum name="1" start="0b1" description="Interrupt signal is enabled." />
      </BitField>
    </Register>
    <Register start="+0x130" size="4" name="DMA_SAR3" access="Read/Write" description="Source Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="SAR" />
    </Register>
    <Register start="+0x134" size="4" name="DMA_DAR3" access="Read/Write" description="Destination Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="DAR" />
    </Register>
    <Register start="+0x138" size="4" name="DMA_DSR_BCR3" access="Read/Write" description="DMA Status Register / Byte Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR" description="BCR" />
      <BitField start="24" size="1" name="DONE" description="Transactions Done">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect." />
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits." />
      </BitField>
      <BitField start="25" size="1" name="BSY" description="Busy">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction." />
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated." />
      </BitField>
      <BitField start="26" size="1" name="REQ" description="Request">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected." />
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected." />
      </BitField>
      <BitField start="28" size="1" name="BED" description="Bus Error on Destination">
        <Enum name="0" start="0b0" description="No bus error occurred." />
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer." />
      </BitField>
      <BitField start="29" size="1" name="BES" description="Bus Error on Source">
        <Enum name="0" start="0b0" description="No bus error occurred." />
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer." />
      </BitField>
      <BitField start="30" size="1" name="CE" description="Configuration Error">
        <Enum name="0" start="0b0" description="No configuration error exists." />
        <Enum name="1" start="0b1" description="A configuration error has occurred." />
      </BitField>
    </Register>
    <Register start="+0x13B" size="1" name="DMA_DSR3" access="Read/Write" description="DMA_DSR3 register." reset_value="0" reset_mask="0xFF" />
    <Register start="+0x13C" size="4" name="DMA_DCR3" access="Read/Write" description="DMA Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2" description="Link Channel 2">
        <Enum name="00" start="0b00" description="DMA Channel 0" />
        <Enum name="01" start="0b01" description="DMA Channel 1" />
        <Enum name="10" start="0b10" description="DMA Channel 2" />
        <Enum name="11" start="0b11" description="DMA Channel 3" />
      </BitField>
      <BitField start="2" size="2" name="LCH1" description="Link Channel 1">
        <Enum name="00" start="0b00" description="DMA Channel 0" />
        <Enum name="01" start="0b01" description="DMA Channel 1" />
        <Enum name="10" start="0b10" description="DMA Channel 2" />
        <Enum name="11" start="0b11" description="DMA Channel 3" />
      </BitField>
      <BitField start="4" size="2" name="LINKCC" description="Link Channel Control">
        <Enum name="00" start="0b00" description="No channel-to-channel linking" />
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0." />
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer" />
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to 0." />
      </BitField>
      <BitField start="7" size="1" name="D_REQ" description="Disable Request">
        <Enum name="0" start="0b0" description="ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted." />
      </BitField>
      <BitField start="8" size="4" name="DMOD" description="Destination Address Modulo">
        <Enum name="0000" start="0b0000" description="Buffer disabled" />
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes" />
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes" />
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes" />
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes" />
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes" />
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes" />
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB" />
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB" />
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB" />
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB" />
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB" />
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB" />
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB" />
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB" />
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB" />
      </BitField>
      <BitField start="12" size="4" name="SMOD" description="Source Address Modulo">
        <Enum name="0000" start="0b0000" description="Buffer disabled" />
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes." />
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes." />
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes." />
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes." />
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes." />
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes." />
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB." />
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB." />
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB." />
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB." />
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB." />
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB." />
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB." />
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB." />
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB." />
      </BitField>
      <BitField start="16" size="1" name="START" description="Start Transfer">
        <Enum name="0" start="0b0" description="DMA inactive" />
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0." />
      </BitField>
      <BitField start="17" size="2" name="DSIZE" description="Destination Size">
        <Enum name="00" start="0b00" description="32-bit" />
        <Enum name="01" start="0b01" description="8-bit" />
        <Enum name="10" start="0b10" description="16-bit" />
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)" />
      </BitField>
      <BitField start="19" size="1" name="DINC" description="Destination Increment">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer." />
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer." />
      </BitField>
      <BitField start="20" size="2" name="SSIZE" description="Source Size">
        <Enum name="00" start="0b00" description="32-bit" />
        <Enum name="01" start="0b01" description="8-bit" />
        <Enum name="10" start="0b10" description="16-bit" />
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)" />
      </BitField>
      <BitField start="22" size="1" name="SINC" description="Source Increment">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer." />
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size." />
      </BitField>
      <BitField start="23" size="1" name="EADREQ" description="Enable asynchronous DMA requests">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="2" name="UMNSM" description="User Mode, Nonsecure Mode">
        <Enum name="00" start="0b00" description="Channel attributes are set to the current mode." />
        <Enum name="01" start="0b01" description="If the current mode is privileged and secure, then attributes are set to {privileged, secure}. Otherwise, writing this value terminates in an error." />
        <Enum name="10" start="0b10" description="If the current mode is privileged and secure or if the current mode is user and secure, then attributes are set to {user, secure}. Otherwise, writing this value terminates in an error." />
        <Enum name="11" start="0b11" description="If the current mode is privileged and secure, user and secure, or user and nonsecure, then attributes are set to {user, nonsecure}." />
      </BitField>
      <BitField start="26" size="2" name="CHACR" description="Channel Access Control" />
      <BitField start="28" size="1" name="AA" description="Auto-align">
        <Enum name="0" start="0b0" description="Auto-align disabled" />
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC." />
      </BitField>
      <BitField start="29" size="1" name="CS" description="Cycle Steal">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0." />
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request." />
      </BitField>
      <BitField start="30" size="1" name="ERQ" description="Enable Peripheral Request">
        <Enum name="0" start="0b0" description="Peripheral request is ignored." />
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting START) is always enabled." />
      </BitField>
      <BitField start="31" size="1" name="EINT" description="Enable Interrupt on Completion of Transfer">
        <Enum name="0" start="0b0" description="No interrupt is generated." />
        <Enum name="1" start="0b1" description="Interrupt signal is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSMPU" start="0x4000A000" description="Memory protection unit">
    <Register start="+0" size="4" name="MPU_CESR" access="Read/Write" description="Control/Error Status Register" reset_value="0x812001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="MPU is disabled. All accesses from all bus masters are allowed." />
        <Enum name="1" start="0b1" description="MPU is enabled" />
      </BitField>
      <BitField start="8" size="4" name="NRGD" description="Number Of Region Descriptors">
        <Enum name="00" start="0b0000" description="8 region descriptors" />
        <Enum name="01" start="0b0001" description="12 region descriptors" />
        <Enum name="10" start="0b0010" description="16 region descriptors" />
      </BitField>
      <BitField start="12" size="4" name="NSP" description="Number Of Slave Ports" />
      <BitField start="16" size="4" name="HRL" description="Hardware Revision Level" />
      <BitField start="30" size="2" name="SPERR" description="Slave Port n Error">
        <Enum name="0" start="0b00" description="No error has occurred for slave port n." />
        <Enum name="1" start="0b01" description="An error has occurred for slave port n." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="MPU_EAR0" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+8" size="4" name="MPU_EAR1" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x14+0" size="4" name="MPU_EDR0" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="00" start="0b000" description="User mode, instruction access" />
        <Enum name="01" start="0b001" description="User mode, data access" />
        <Enum name="10" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="11" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+8" size="4" name="MPU_EDR1" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="00" start="0b000" description="User mode, instruction access" />
        <Enum name="01" start="0b001" description="User mode, data access" />
        <Enum name="10" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="11" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x400+0" size="4" name="MPU_RGD0_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+16" size="4" name="MPU_RGD1_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+32" size="4" name="MPU_RGD2_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+48" size="4" name="MPU_RGD3_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+64" size="4" name="MPU_RGD4_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+80" size="4" name="MPU_RGD5_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+96" size="4" name="MPU_RGD6_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+112" size="4" name="MPU_RGD7_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x404+0" size="4" name="MPU_RGD0_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+16" size="4" name="MPU_RGD1_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+32" size="4" name="MPU_RGD2_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+48" size="4" name="MPU_RGD3_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+64" size="4" name="MPU_RGD4_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+80" size="4" name="MPU_RGD5_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+96" size="4" name="MPU_RGD6_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+112" size="4" name="MPU_RGD7_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x408+0" size="4" name="MPU_RGD0_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+16" size="4" name="MPU_RGD1_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+32" size="4" name="MPU_RGD2_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+48" size="4" name="MPU_RGD3_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+64" size="4" name="MPU_RGD4_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+80" size="4" name="MPU_RGD5_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+96" size="4" name="MPU_RGD6_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+112" size="4" name="MPU_RGD7_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x40C+0" size="4" name="MPU_RGD0_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+16" size="4" name="MPU_RGD1_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+32" size="4" name="MPU_RGD2_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+48" size="4" name="MPU_RGD3_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+64" size="4" name="MPU_RGD4_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+80" size="4" name="MPU_RGD5_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+96" size="4" name="MPU_RGD6_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+112" size="4" name="MPU_RGD7_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x800+0" size="4" name="MPU_RGDAAC0" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+4" size="4" name="MPU_RGDAAC1" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+8" size="4" name="MPU_RGDAAC2" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+12" size="4" name="MPU_RGDAAC3" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+16" size="4" name="MPU_RGDAAC4" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+20" size="4" name="MPU_RGDAAC5" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+24" size="4" name="MPU_RGDAAC6" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+28" size="4" name="MPU_RGDAAC7" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFA" start="0x40020000" description="Flash Memory Interface">
    <Register start="+0" size="1" name="FTFA_FSTAT" access="Read/Write" description="Flash Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0" description="Memory Controller Command Completion Status Flag" />
      <BitField start="4" size="1" name="FPVIOL" description="Flash Protection Violation Flag">
        <Enum name="0" start="0b0" description="No protection violation detected" />
        <Enum name="1" start="0b1" description="Protection violation detected" />
      </BitField>
      <BitField start="5" size="1" name="ACCERR" description="Flash Access Error Flag">
        <Enum name="0" start="0b0" description="No access error detected" />
        <Enum name="1" start="0b1" description="Access error detected" />
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR" description="Flash Read Collision Error Flag">
        <Enum name="0" start="0b0" description="No collision error detected" />
        <Enum name="1" start="0b1" description="Collision error detected" />
      </BitField>
      <BitField start="7" size="1" name="CCIF" description="Command Complete Interrupt Flag">
        <Enum name="0" start="0b0" description="Flash command in progress" />
        <Enum name="1" start="0b1" description="Flash command has completed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFA_FCNFG" access="Read/Write" description="Flash Configuration Register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ERSSUSP" description="Erase Suspend">
        <Enum name="0" start="0b0" description="No suspend requested" />
        <Enum name="1" start="0b1" description="Suspend the current Erase Flash Sector command execution." />
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ" description="Erase All Request">
        <Enum name="0" start="0b0" description="No request or request complete" />
        <Enum name="1" start="0b1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state." />
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE" description="Read Collision Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Read collision error interrupt disabled" />
        <Enum name="1" start="0b1" description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR])." />
      </BitField>
      <BitField start="7" size="1" name="CCIE" description="Command Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Command complete interrupt disabled" />
        <Enum name="1" start="0b1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFA_FSEC" access="ReadOnly" description="Flash Security Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="00" start="0b00" description="MCU security status is secure." />
        <Enum name="01" start="0b01" description="MCU security status is secure." />
        <Enum name="10" start="0b10" description="MCU security status is unsecure. (The standard shipping condition of the flash memory module is unsecure.)" />
        <Enum name="11" start="0b11" description="MCU security status is secure." />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Factory Security Level Access Code">
        <Enum name="00" start="0b00" description="NXP factory access granted" />
        <Enum name="01" start="0b01" description="NXP factory access denied" />
        <Enum name="10" start="0b10" description="NXP factory access denied" />
        <Enum name="11" start="0b11" description="NXP factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="Mass Erase Enable">
        <Enum name="00" start="0b00" description="Mass erase is enabled" />
        <Enum name="01" start="0b01" description="Mass erase is enabled" />
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="00" start="0b00" description="Backdoor key access disabled" />
        <Enum name="01" start="0b01" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)" />
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFA_FOPT" access="ReadOnly" description="Flash Option Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x4+0" size="1" name="FTFA_FCCOB3" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+1" size="1" name="FTFA_FCCOB2" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+2" size="1" name="FTFA_FCCOB1" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+3" size="1" name="FTFA_FCCOB0" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+4" size="1" name="FTFA_FCCOB7" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+5" size="1" name="FTFA_FCCOB6" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+6" size="1" name="FTFA_FCCOB5" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+7" size="1" name="FTFA_FCCOB4" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+8" size="1" name="FTFA_FCCOBB" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+9" size="1" name="FTFA_FCCOBA" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+10" size="1" name="FTFA_FCCOB9" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+11" size="1" name="FTFA_FCCOB8" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x10+0" size="1" name="FTFA_FPROT3" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFA_FPROT2" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFA_FPROT1" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFA_FPROT0" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX" start="0x40021000" description="DMA channel multiplexor">
    <Register start="+0+0" size="1" name="DMAMUX_CHCFG0" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="000000" start="0b0" description="Disable_Signal" />
        <Enum name="000010" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="000011" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="000100" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="000101" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="000110" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="000111" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="001000" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="001001" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="010000" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="010001" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="010010" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="010011" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="010100" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="010101" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="010110" start="0b10110" description="I2C0_Signal" />
        <Enum name="010111" start="0b10111" description="I2C1_Signal" />
        <Enum name="011000" start="0b11000" description="TMR0_Channel0_Signal" />
        <Enum name="011001" start="0b11001" description="TMR0_Channel1_Signal" />
        <Enum name="011010" start="0b11010" description="TMR0_Channel2_Signal" />
        <Enum name="011011" start="0b11011" description="TMR0_Channel3_Signal" />
        <Enum name="011100" start="0b11100" description="XBAR_Request0_Signal" />
        <Enum name="011101" start="0b11101" description="XBAR_Request1_Signal" />
        <Enum name="011110" start="0b11110" description="XBAR_Request2_Signal" />
        <Enum name="011111" start="0b11111" description="XBAR_Request3_Signal" />
        <Enum name="100000" start="0b100000" description="AFE_Channel0_Signal" />
        <Enum name="100001" start="0b100001" description="AFE_Channel1_Signal" />
        <Enum name="100010" start="0b100010" description="AFE_Channel2_Signal" />
        <Enum name="100011" start="0b100011" description="AFE_Channel3_Signal" />
        <Enum name="100100" start="0b100100" description="Port_J_Signal" />
        <Enum name="100101" start="0b100101" description="Port_K_Signal" />
        <Enum name="100110" start="0b100110" description="Port_L_Signal" />
        <Enum name="100111" start="0b100111" description="Port_M_Signal" />
        <Enum name="101000" start="0b101000" description="SarADC_Signal" />
        <Enum name="101010" start="0b101010" description="CMP0_Signal" />
        <Enum name="101011" start="0b101011" description="CMP1_Signal" />
        <Enum name="101100" start="0b101100" description="CMP2_Signal" />
        <Enum name="101111" start="0b101111" description="MMAU_Signal" />
        <Enum name="110000" start="0b110000" description="PDB0_Signal" />
        <Enum name="110001" start="0b110001" description="PORT_A_Signal" />
        <Enum name="110010" start="0b110010" description="PORT_B_Signal" />
        <Enum name="110011" start="0b110011" description="PORT_C_Signal" />
        <Enum name="110100" start="0b110100" description="PORT_D_Signal" />
        <Enum name="110101" start="0b110101" description="PORT_E_Signal" />
        <Enum name="110110" start="0b110110" description="PORT_F_Signal" />
        <Enum name="110111" start="0b110111" description="PORT_G_Signal" />
        <Enum name="111000" start="0b111000" description="PORT_H_Signal" />
        <Enum name="111001" start="0b111001" description="PORT_I_Signal" />
        <Enum name="111010" start="0b111010" description="LPUART0_Rx_Signal" />
        <Enum name="111011" start="0b111011" description="LPUART0_Tx_Signal" />
        <Enum name="111100" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="111101" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="111110" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="111111" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX_CHCFG1" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="000000" start="0b0" description="Disable_Signal" />
        <Enum name="000010" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="000011" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="000100" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="000101" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="000110" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="000111" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="001000" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="001001" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="010000" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="010001" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="010010" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="010011" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="010100" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="010101" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="010110" start="0b10110" description="I2C0_Signal" />
        <Enum name="010111" start="0b10111" description="I2C1_Signal" />
        <Enum name="011000" start="0b11000" description="TMR0_Channel0_Signal" />
        <Enum name="011001" start="0b11001" description="TMR0_Channel1_Signal" />
        <Enum name="011010" start="0b11010" description="TMR0_Channel2_Signal" />
        <Enum name="011011" start="0b11011" description="TMR0_Channel3_Signal" />
        <Enum name="011100" start="0b11100" description="XBAR_Request0_Signal" />
        <Enum name="011101" start="0b11101" description="XBAR_Request1_Signal" />
        <Enum name="011110" start="0b11110" description="XBAR_Request2_Signal" />
        <Enum name="011111" start="0b11111" description="XBAR_Request3_Signal" />
        <Enum name="100000" start="0b100000" description="AFE_Channel0_Signal" />
        <Enum name="100001" start="0b100001" description="AFE_Channel1_Signal" />
        <Enum name="100010" start="0b100010" description="AFE_Channel2_Signal" />
        <Enum name="100011" start="0b100011" description="AFE_Channel3_Signal" />
        <Enum name="100100" start="0b100100" description="Port_J_Signal" />
        <Enum name="100101" start="0b100101" description="Port_K_Signal" />
        <Enum name="100110" start="0b100110" description="Port_L_Signal" />
        <Enum name="100111" start="0b100111" description="Port_M_Signal" />
        <Enum name="101000" start="0b101000" description="SarADC_Signal" />
        <Enum name="101010" start="0b101010" description="CMP0_Signal" />
        <Enum name="101011" start="0b101011" description="CMP1_Signal" />
        <Enum name="101100" start="0b101100" description="CMP2_Signal" />
        <Enum name="101111" start="0b101111" description="MMAU_Signal" />
        <Enum name="110000" start="0b110000" description="PDB0_Signal" />
        <Enum name="110001" start="0b110001" description="PORT_A_Signal" />
        <Enum name="110010" start="0b110010" description="PORT_B_Signal" />
        <Enum name="110011" start="0b110011" description="PORT_C_Signal" />
        <Enum name="110100" start="0b110100" description="PORT_D_Signal" />
        <Enum name="110101" start="0b110101" description="PORT_E_Signal" />
        <Enum name="110110" start="0b110110" description="PORT_F_Signal" />
        <Enum name="110111" start="0b110111" description="PORT_G_Signal" />
        <Enum name="111000" start="0b111000" description="PORT_H_Signal" />
        <Enum name="111001" start="0b111001" description="PORT_I_Signal" />
        <Enum name="111010" start="0b111010" description="LPUART0_Rx_Signal" />
        <Enum name="111011" start="0b111011" description="LPUART0_Tx_Signal" />
        <Enum name="111100" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="111101" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="111110" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="111111" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX_CHCFG2" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="000000" start="0b0" description="Disable_Signal" />
        <Enum name="000010" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="000011" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="000100" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="000101" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="000110" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="000111" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="001000" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="001001" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="010000" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="010001" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="010010" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="010011" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="010100" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="010101" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="010110" start="0b10110" description="I2C0_Signal" />
        <Enum name="010111" start="0b10111" description="I2C1_Signal" />
        <Enum name="011000" start="0b11000" description="TMR0_Channel0_Signal" />
        <Enum name="011001" start="0b11001" description="TMR0_Channel1_Signal" />
        <Enum name="011010" start="0b11010" description="TMR0_Channel2_Signal" />
        <Enum name="011011" start="0b11011" description="TMR0_Channel3_Signal" />
        <Enum name="011100" start="0b11100" description="XBAR_Request0_Signal" />
        <Enum name="011101" start="0b11101" description="XBAR_Request1_Signal" />
        <Enum name="011110" start="0b11110" description="XBAR_Request2_Signal" />
        <Enum name="011111" start="0b11111" description="XBAR_Request3_Signal" />
        <Enum name="100000" start="0b100000" description="AFE_Channel0_Signal" />
        <Enum name="100001" start="0b100001" description="AFE_Channel1_Signal" />
        <Enum name="100010" start="0b100010" description="AFE_Channel2_Signal" />
        <Enum name="100011" start="0b100011" description="AFE_Channel3_Signal" />
        <Enum name="100100" start="0b100100" description="Port_J_Signal" />
        <Enum name="100101" start="0b100101" description="Port_K_Signal" />
        <Enum name="100110" start="0b100110" description="Port_L_Signal" />
        <Enum name="100111" start="0b100111" description="Port_M_Signal" />
        <Enum name="101000" start="0b101000" description="SarADC_Signal" />
        <Enum name="101010" start="0b101010" description="CMP0_Signal" />
        <Enum name="101011" start="0b101011" description="CMP1_Signal" />
        <Enum name="101100" start="0b101100" description="CMP2_Signal" />
        <Enum name="101111" start="0b101111" description="MMAU_Signal" />
        <Enum name="110000" start="0b110000" description="PDB0_Signal" />
        <Enum name="110001" start="0b110001" description="PORT_A_Signal" />
        <Enum name="110010" start="0b110010" description="PORT_B_Signal" />
        <Enum name="110011" start="0b110011" description="PORT_C_Signal" />
        <Enum name="110100" start="0b110100" description="PORT_D_Signal" />
        <Enum name="110101" start="0b110101" description="PORT_E_Signal" />
        <Enum name="110110" start="0b110110" description="PORT_F_Signal" />
        <Enum name="110111" start="0b110111" description="PORT_G_Signal" />
        <Enum name="111000" start="0b111000" description="PORT_H_Signal" />
        <Enum name="111001" start="0b111001" description="PORT_I_Signal" />
        <Enum name="111010" start="0b111010" description="LPUART0_Rx_Signal" />
        <Enum name="111011" start="0b111011" description="LPUART0_Tx_Signal" />
        <Enum name="111100" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="111101" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="111110" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="111111" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX_CHCFG3" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="000000" start="0b0" description="Disable_Signal" />
        <Enum name="000010" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="000011" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="000100" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="000101" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="000110" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="000111" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="001000" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="001001" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="010000" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="010001" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="010010" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="010011" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="010100" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="010101" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="010110" start="0b10110" description="I2C0_Signal" />
        <Enum name="010111" start="0b10111" description="I2C1_Signal" />
        <Enum name="011000" start="0b11000" description="TMR0_Channel0_Signal" />
        <Enum name="011001" start="0b11001" description="TMR0_Channel1_Signal" />
        <Enum name="011010" start="0b11010" description="TMR0_Channel2_Signal" />
        <Enum name="011011" start="0b11011" description="TMR0_Channel3_Signal" />
        <Enum name="011100" start="0b11100" description="XBAR_Request0_Signal" />
        <Enum name="011101" start="0b11101" description="XBAR_Request1_Signal" />
        <Enum name="011110" start="0b11110" description="XBAR_Request2_Signal" />
        <Enum name="011111" start="0b11111" description="XBAR_Request3_Signal" />
        <Enum name="100000" start="0b100000" description="AFE_Channel0_Signal" />
        <Enum name="100001" start="0b100001" description="AFE_Channel1_Signal" />
        <Enum name="100010" start="0b100010" description="AFE_Channel2_Signal" />
        <Enum name="100011" start="0b100011" description="AFE_Channel3_Signal" />
        <Enum name="100100" start="0b100100" description="Port_J_Signal" />
        <Enum name="100101" start="0b100101" description="Port_K_Signal" />
        <Enum name="100110" start="0b100110" description="Port_L_Signal" />
        <Enum name="100111" start="0b100111" description="Port_M_Signal" />
        <Enum name="101000" start="0b101000" description="SarADC_Signal" />
        <Enum name="101010" start="0b101010" description="CMP0_Signal" />
        <Enum name="101011" start="0b101011" description="CMP1_Signal" />
        <Enum name="101100" start="0b101100" description="CMP2_Signal" />
        <Enum name="101111" start="0b101111" description="MMAU_Signal" />
        <Enum name="110000" start="0b110000" description="PDB0_Signal" />
        <Enum name="110001" start="0b110001" description="PORT_A_Signal" />
        <Enum name="110010" start="0b110010" description="PORT_B_Signal" />
        <Enum name="110011" start="0b110011" description="PORT_C_Signal" />
        <Enum name="110100" start="0b110100" description="PORT_D_Signal" />
        <Enum name="110101" start="0b110101" description="PORT_E_Signal" />
        <Enum name="110110" start="0b110110" description="PORT_F_Signal" />
        <Enum name="110111" start="0b110111" description="PORT_G_Signal" />
        <Enum name="111000" start="0b111000" description="PORT_H_Signal" />
        <Enum name="111001" start="0b111001" description="PORT_I_Signal" />
        <Enum name="111010" start="0b111010" description="LPUART0_Rx_Signal" />
        <Enum name="111011" start="0b111011" description="LPUART0_Tx_Signal" />
        <Enum name="111100" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="111101" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="111110" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="111111" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RNG" start="0x40029000" description="Random Number Generator Accelerator">
    <Register start="+0" size="4" name="RNG_CR" access="Read/Write" description="RNGA Control Register" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GO" description="Go">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="HA" description="High Assurance">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTM" description="Interrupt Mask">
        <Enum name="0" start="0b0" description="Not masked" />
        <Enum name="1" start="0b1" description="Masked" />
      </BitField>
      <BitField start="3" size="1" name="CLRI" description="Clear Interrupt">
        <Enum name="0" start="0b0" description="Do not clear the interrupt." />
        <Enum name="1" start="0b1" description="Clear the interrupt. When you write 1 to this field, RNGA then resets the error-interrupt indicator (SR[ERRI]). This bit always reads as 0." />
      </BitField>
      <BitField start="4" size="1" name="SLP" description="Sleep">
        <Enum name="0" start="0b0" description="Normal mode" />
        <Enum name="1" start="0b1" description="Sleep (low-power) mode" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="RNG_SR" access="ReadOnly" description="RNGA Status Register" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SECV" description="Security Violation">
        <Enum name="0" start="0b0" description="No security violation" />
        <Enum name="1" start="0b1" description="Security violation" />
      </BitField>
      <BitField start="1" size="1" name="LRS" description="Last Read Status">
        <Enum name="0" start="0b0" description="No underflow" />
        <Enum name="1" start="0b1" description="Underflow" />
      </BitField>
      <BitField start="2" size="1" name="ORU" description="Output Register Underflow">
        <Enum name="0" start="0b0" description="No underflow" />
        <Enum name="1" start="0b1" description="Underflow" />
      </BitField>
      <BitField start="3" size="1" name="ERRI" description="Error Interrupt">
        <Enum name="0" start="0b0" description="No underflow" />
        <Enum name="1" start="0b1" description="Underflow" />
      </BitField>
      <BitField start="4" size="1" name="SLP" description="Sleep">
        <Enum name="0" start="0b0" description="Normal mode" />
        <Enum name="1" start="0b1" description="Sleep (low-power) mode" />
      </BitField>
      <BitField start="8" size="8" name="OREG_LVL" description="Output Register Level">
        <Enum name="0" start="0b0" description="No words (empty)" />
        <Enum name="1" start="0b1" description="One word (valid)" />
      </BitField>
      <BitField start="16" size="8" name="OREG_SIZE" description="Output Register Size">
        <Enum name="1" start="0b1" description="One word (this value is fixed)" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="RNG_ER" access="Read/Write" description="RNGA Entropy Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EXT_ENT" description="External Entropy" />
    </Register>
    <Register start="+0xC" size="4" name="RNG_OR" access="ReadOnly" description="RNGA Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RANDOUT" description="Random Output">
        <Enum name="0" start="0b0" description="Invalid data (if you read this field when it is 0 and SR[OREG_LVL] is 0, RNGA then writes 1 to SR[ERRI], SR[ORU], and SR[LRS]; when the error interrupt is not masked (CR[INTM]=0), RNGA also asserts an error interrupt request to the interrupt controller)." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART0" start="0x4002A000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART0_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART0_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART0_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART0_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART0_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART0_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART0_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="10" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="10" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPUART0_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" start="0x4002B000" description="Analog-to-Digital Converter">
    <Register start="+0+0" size="4" name="ADC0_SC1A" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="AD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="AD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="AD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="AD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="AD4 is selected as input." />
        <Enum name="00101" start="0b00101" description="AD5 is selected as input." />
        <Enum name="00110" start="0b00110" description="AD6 is selected as input." />
        <Enum name="00111" start="0b00111" description="AD7 is selected as input." />
        <Enum name="01000" start="0b01000" description="AD8 is selected as input." />
        <Enum name="01001" start="0b01001" description="AD9 is selected as input." />
        <Enum name="01010" start="0b01010" description="AD10 is selected as input." />
        <Enum name="01011" start="0b01011" description="AD11 is selected as input." />
        <Enum name="01100" start="0b01100" description="AD12 is selected as input." />
        <Enum name="01101" start="0b01101" description="AD13 is selected as input." />
        <Enum name="01110" start="0b01110" description="AD14 is selected as input." />
        <Enum name="01111" start="0b01111" description="AD15 is selected as input." />
        <Enum name="10000" start="0b10000" description="AD16 is selected as input." />
        <Enum name="10001" start="0b10001" description="AD17 is selected as input." />
        <Enum name="10010" start="0b10010" description="AD18 is selected as input." />
        <Enum name="10011" start="0b10011" description="AD19 is selected as input." />
        <Enum name="10100" start="0b10100" description="AD20 is selected as input." />
        <Enum name="10101" start="0b10101" description="AD21 is selected as input." />
        <Enum name="10110" start="0b10110" description="AD22 is selected as input." />
        <Enum name="10111" start="0b10111" description="AD23 is selected as input." />
        <Enum name="11010" start="0b11010" description="Temp Sensor (single-ended) is selected as input." />
        <Enum name="11011" start="0b11011" description="Bandgap (single-ended) is selected as input." />
        <Enum name="11101" start="0b11101" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC0_SC1B" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="AD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="AD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="AD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="AD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="AD4 is selected as input." />
        <Enum name="00101" start="0b00101" description="AD5 is selected as input." />
        <Enum name="00110" start="0b00110" description="AD6 is selected as input." />
        <Enum name="00111" start="0b00111" description="AD7 is selected as input." />
        <Enum name="01000" start="0b01000" description="AD8 is selected as input." />
        <Enum name="01001" start="0b01001" description="AD9 is selected as input." />
        <Enum name="01010" start="0b01010" description="AD10 is selected as input." />
        <Enum name="01011" start="0b01011" description="AD11 is selected as input." />
        <Enum name="01100" start="0b01100" description="AD12 is selected as input." />
        <Enum name="01101" start="0b01101" description="AD13 is selected as input." />
        <Enum name="01110" start="0b01110" description="AD14 is selected as input." />
        <Enum name="01111" start="0b01111" description="AD15 is selected as input." />
        <Enum name="10000" start="0b10000" description="AD16 is selected as input." />
        <Enum name="10001" start="0b10001" description="AD17 is selected as input." />
        <Enum name="10010" start="0b10010" description="AD18 is selected as input." />
        <Enum name="10011" start="0b10011" description="AD19 is selected as input." />
        <Enum name="10100" start="0b10100" description="AD20 is selected as input." />
        <Enum name="10101" start="0b10101" description="AD21 is selected as input." />
        <Enum name="10110" start="0b10110" description="AD22 is selected as input." />
        <Enum name="10111" start="0b10111" description="AD23 is selected as input." />
        <Enum name="11010" start="0b11010" description="Temp Sensor (single-ended) is selected as input." />
        <Enum name="11011" start="0b11011" description="Bandgap (single-ended) is selected as input." />
        <Enum name="11101" start="0b11101" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="ADC0_SC1C" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="AD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="AD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="AD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="AD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="AD4 is selected as input." />
        <Enum name="00101" start="0b00101" description="AD5 is selected as input." />
        <Enum name="00110" start="0b00110" description="AD6 is selected as input." />
        <Enum name="00111" start="0b00111" description="AD7 is selected as input." />
        <Enum name="01000" start="0b01000" description="AD8 is selected as input." />
        <Enum name="01001" start="0b01001" description="AD9 is selected as input." />
        <Enum name="01010" start="0b01010" description="AD10 is selected as input." />
        <Enum name="01011" start="0b01011" description="AD11 is selected as input." />
        <Enum name="01100" start="0b01100" description="AD12 is selected as input." />
        <Enum name="01101" start="0b01101" description="AD13 is selected as input." />
        <Enum name="01110" start="0b01110" description="AD14 is selected as input." />
        <Enum name="01111" start="0b01111" description="AD15 is selected as input." />
        <Enum name="10000" start="0b10000" description="AD16 is selected as input." />
        <Enum name="10001" start="0b10001" description="AD17 is selected as input." />
        <Enum name="10010" start="0b10010" description="AD18 is selected as input." />
        <Enum name="10011" start="0b10011" description="AD19 is selected as input." />
        <Enum name="10100" start="0b10100" description="AD20 is selected as input." />
        <Enum name="10101" start="0b10101" description="AD21 is selected as input." />
        <Enum name="10110" start="0b10110" description="AD22 is selected as input." />
        <Enum name="10111" start="0b10111" description="AD23 is selected as input." />
        <Enum name="11010" start="0b11010" description="Temp Sensor (single-ended) is selected as input." />
        <Enum name="11011" start="0b11011" description="Bandgap (single-ended) is selected as input." />
        <Enum name="11101" start="0b11101" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="ADC0_SC1D" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="AD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="AD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="AD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="AD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="AD4 is selected as input." />
        <Enum name="00101" start="0b00101" description="AD5 is selected as input." />
        <Enum name="00110" start="0b00110" description="AD6 is selected as input." />
        <Enum name="00111" start="0b00111" description="AD7 is selected as input." />
        <Enum name="01000" start="0b01000" description="AD8 is selected as input." />
        <Enum name="01001" start="0b01001" description="AD9 is selected as input." />
        <Enum name="01010" start="0b01010" description="AD10 is selected as input." />
        <Enum name="01011" start="0b01011" description="AD11 is selected as input." />
        <Enum name="01100" start="0b01100" description="AD12 is selected as input." />
        <Enum name="01101" start="0b01101" description="AD13 is selected as input." />
        <Enum name="01110" start="0b01110" description="AD14 is selected as input." />
        <Enum name="01111" start="0b01111" description="AD15 is selected as input." />
        <Enum name="10000" start="0b10000" description="AD16 is selected as input." />
        <Enum name="10001" start="0b10001" description="AD17 is selected as input." />
        <Enum name="10010" start="0b10010" description="AD18 is selected as input." />
        <Enum name="10011" start="0b10011" description="AD19 is selected as input." />
        <Enum name="10100" start="0b10100" description="AD20 is selected as input." />
        <Enum name="10101" start="0b10101" description="AD21 is selected as input." />
        <Enum name="10110" start="0b10110" description="AD22 is selected as input." />
        <Enum name="10111" start="0b10111" description="AD23 is selected as input." />
        <Enum name="11010" start="0b11010" description="Temp Sensor (single-ended) is selected as input." />
        <Enum name="11011" start="0b11011" description="Bandgap (single-ended) is selected as input." />
        <Enum name="11101" start="0b11101" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="ADC0_CFG1" access="Read/Write" description="ADC Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="00" start="0b00" description="Bus clock" />
        <Enum name="01" start="0b01" description="Bus clock divided by 2(BUSCLK/2)" />
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)" />
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion mode selection">
        <Enum name="00" start="0b00" description="It is single-ended 8-bit conversion." />
        <Enum name="01" start="0b01" description="It is single-ended 12-bit conversion ." />
        <Enum name="10" start="0b10" description="It is single-ended 10-bit conversion." />
        <Enum name="11" start="0b11" description="It is single-ended 16-bit conversion.." />
      </BitField>
      <BitField start="4" size="1" name="ADLSMP" description="Sample Time Configuration">
        <Enum name="0" start="0b0" description="Short sample time." />
        <Enum name="1" start="0b1" description="Long sample time." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock." />
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2." />
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4." />
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8." />
      </BitField>
      <BitField start="7" size="1" name="ADLPC" description="Low-Power Configuration">
        <Enum name="0" start="0b0" description="Normal power configuration." />
        <Enum name="1" start="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="ADC0_CFG2" access="Read/Write" description="ADC Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS" description="Long Sample Time Select">
        <Enum name="00" start="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total." />
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time." />
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time." />
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time." />
      </BitField>
      <BitField start="2" size="1" name="ADHSC" description="High-Speed Configuration">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected." />
        <Enum name="1" start="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time." />
      </BitField>
      <BitField start="3" size="1" name="ADACKEN" description="Asynchronous Clock Output Enable">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active." />
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC." />
      </BitField>
      <BitField start="4" size="1" name="MUXSEL" description="ADC Mux Select">
        <Enum name="0" start="0b0" description="ADxxa channels are selected." />
        <Enum name="1" start="0b1" description="ADxxb channels are selected." />
      </BitField>
    </Register>
    <Register start="+0x18+0" size="4" name="ADC0_RA" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x18+4" size="4" name="ADC0_RB" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x18+8" size="4" name="ADC0_RC" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x18+12" size="4" name="ADC0_RD" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x28+0" size="4" name="ADC0_CV1" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x28+4" size="4" name="ADC0_CV2" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x30" size="4" name="ADC0_SC2" access="Read/Write" description="Status and Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" />
        <Enum name="01" start="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU" />
        <Enum name="10" start="0b10" description="Internal bandgap reference and associated ground reference (V BGH and V BGL ). Consult the Chip Configuration information for details specific to this MCU." />
      </BitField>
      <BitField start="2" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted." />
      </BitField>
      <BitField start="3" size="1" name="ACREN" description="Compare Function Range Enable">
        <Enum name="0" start="0b0" description="Range function disabled. Only CV1 is compared." />
        <Enum name="1" start="0b1" description="Range function enabled. Both CV1 and CV2 are compared." />
      </BitField>
      <BitField start="4" size="1" name="ACFGT" description="Compare Function Greater Than Enable">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2." />
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2." />
      </BitField>
      <BitField start="5" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="0" start="0b0" description="Compare function disabled." />
        <Enum name="1" start="0b1" description="Compare function enabled." />
      </BitField>
      <BitField start="6" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger selected." />
        <Enum name="1" start="0b1" description="Hardware trigger selected." />
      </BitField>
      <BitField start="7" size="1" name="ADACT" description="Conversion Active">
        <Enum name="0" start="0b0" description="Conversion not in progress." />
        <Enum name="1" start="0b1" description="Conversion in progress." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="ADC0_SC3" access="Read/Write" description="Status and Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS" description="Hardware Average Select">
        <Enum name="00" start="0b00" description="4 samples averaged." />
        <Enum name="01" start="0b01" description="8 samples averaged." />
        <Enum name="10" start="0b10" description="16 samples averaged." />
        <Enum name="11" start="0b11" description="32 samples averaged." />
      </BitField>
      <BitField start="2" size="1" name="AVGE" description="Hardware Average Enable">
        <Enum name="0" start="0b0" description="Hardware average function disabled." />
        <Enum name="1" start="0b1" description="Hardware average function enabled." />
      </BitField>
      <BitField start="3" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
      </BitField>
      <BitField start="6" size="1" name="CALF" description="Calibration Failed Flag">
        <Enum name="0" start="0b0" description="Calibration completed normally." />
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x38" size="4" name="ADC0_OFS" access="Read/Write" description="ADC Offset Correction Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS" description="Offset Error Correction Value" />
    </Register>
    <Register start="+0x3C" size="4" name="ADC0_PG" access="Read/Write" description="ADC Plus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG" description="Plus-Side Gain" />
    </Register>
    <Register start="+0x44" size="4" name="ADC0_CLPD" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD" description="Calibration Value" />
    </Register>
    <Register start="+0x48" size="4" name="ADC0_CLPS" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS" description="Calibration Value" />
    </Register>
    <Register start="+0x4C" size="4" name="ADC0_CLP4" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4" description="Calibration Value" />
    </Register>
    <Register start="+0x50" size="4" name="ADC0_CLP3" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3" description="Calibration Value" />
    </Register>
    <Register start="+0x54" size="4" name="ADC0_CLP2" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2" description="Calibration Value" />
    </Register>
    <Register start="+0x58" size="4" name="ADC0_CLP1" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1" description="Calibration Value" />
    </Register>
    <Register start="+0x5C" size="4" name="ADC0_CLP0" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0" description="Calibration Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT0" start="0x4002D000" description="Periodic Interrupt Timer">
    <Register start="+0" size="4" name="PIT0_MCR" access="Read/Write" description="PIT Module Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Timers continue to run in Debug mode." />
        <Enum name="1" start="0b1" description="Timers are stopped in Debug mode." />
      </BitField>
      <BitField start="1" size="1" name="MDIS" description="Module Disable - (PIT section)">
        <Enum name="0" start="0b0" description="Clock for standard PIT timers is enabled." />
        <Enum name="1" start="0b1" description="Clock for standard PIT timers is disabled." />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="PIT0_LTMR64H" access="ReadOnly" description="PIT Upper Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTH" description="Life Timer value" />
    </Register>
    <Register start="+0xE4" size="4" name="PIT0_LTMR64L" access="ReadOnly" description="PIT Lower Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTL" description="Life Timer value" />
    </Register>
    <Register start="+0x100+0" size="4" name="PIT0_LDVAL0" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+16" size="4" name="PIT0_LDVAL1" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x104+0" size="4" name="PIT0_CVAL0" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+16" size="4" name="PIT0_CVAL1" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x108+0" size="4" name="PIT0_TCTRL0" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT0_TCTRL1" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT0_TFLG0" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT0_TFLG1" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT1" start="0x4002E000" description="Periodic Interrupt Timer">
    <Register start="+0" size="4" name="PIT1_MCR" access="Read/Write" description="PIT Module Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Timers continue to run in Debug mode." />
        <Enum name="1" start="0b1" description="Timers are stopped in Debug mode." />
      </BitField>
      <BitField start="1" size="1" name="MDIS" description="Module Disable - (PIT section)">
        <Enum name="0" start="0b0" description="Clock for standard PIT timers is enabled." />
        <Enum name="1" start="0b1" description="Clock for standard PIT timers is disabled." />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="PIT1_LTMR64H" access="ReadOnly" description="PIT Upper Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTH" description="Life Timer value" />
    </Register>
    <Register start="+0xE4" size="4" name="PIT1_LTMR64L" access="ReadOnly" description="PIT Lower Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTL" description="Life Timer value" />
    </Register>
    <Register start="+0x100+0" size="4" name="PIT1_LDVAL0" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+16" size="4" name="PIT1_LDVAL1" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x104+0" size="4" name="PIT1_CVAL0" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+16" size="4" name="PIT1_CVAL1" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x108+0" size="4" name="PIT1_TCTRL0" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT1_TCTRL1" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT1_TFLG0" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT1_TFLG1" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AFE" start="0x40030000" description="This section describes the ADC registers.">
    <Register start="+0" size="4" name="AFE_CH0_CFR" access="Read/Write" description="Channel0 Configuration Register" reset_value="0x80000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="HW_TRG" description="Hardware Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger select" />
        <Enum name="1" start="0b1" description="Hardware trigger select" />
      </BitField>
      <BitField start="10" size="1" name="DEC_CLK_INP_SEL" description="Decimator Clock Input Select">
        <Enum name="0" start="0b0" description="On the chip modulator clock will be used" />
        <Enum name="1" start="0b1" description="External clock will be used." />
      </BitField>
      <BitField start="11" size="1" name="DEC_CLK_EDGE_SEL" description="Decimator Clock Edge Select">
        <Enum name="0" start="0b0" description="Posedge will be used." />
        <Enum name="1" start="0b1" description="Negedge will be used." />
      </BitField>
      <BitField start="12" size="1" name="CC" description="Continuous Conversion/Single Conversion Mode Select">
        <Enum name="0" start="0b0" description="One conversion following a triggering event" />
        <Enum name="1" start="0b1" description="Continuous conversions following a triggering event." />
      </BitField>
      <BitField start="13" size="1" name="DEC_EN" description="Decimation Filter enable">
        <Enum name="0" start="0b0" description="Decimation filter is disabled." />
        <Enum name="1" start="0b1" description="Decimation filter is enabled." />
      </BitField>
      <BitField start="14" size="1" name="SD_MOD_EN" description="Sigma Delta Modulator enable">
        <Enum name="0" start="0b0" description="SD ADC0 is disabled" />
        <Enum name="1" start="0b1" description="SD ADC0 is enabled" />
      </BitField>
      <BitField start="17" size="1" name="BYP_MODE" description="AFE Channel0 bypass mode">
        <Enum name="0" start="0b0" description="Normal mode" />
        <Enum name="1" start="0b1" description="Bypass mode where ADC and PGA of channel0 are disabled." />
      </BitField>
      <BitField start="19" size="3" name="PGA_GAIN_SEL" description="PGA Gain Select">
        <Enum name="001" start="0b001" description="1x (default)" />
        <Enum name="010" start="0b010" description="2x" />
        <Enum name="011" start="0b011" description="4x" />
        <Enum name="100" start="0b100" description="8x" />
        <Enum name="101" start="0b101" description="16x" />
        <Enum name="110" start="0b110" description="32x" />
      </BitField>
      <BitField start="24" size="1" name="PGA_EN" description="PGA enable">
        <Enum name="0" start="0b0" description="PGA disabled" />
        <Enum name="1" start="0b1" description="PGA enabled" />
      </BitField>
      <BitField start="29" size="3" name="DEC_OSR" description="Decimator OverSampling Ratio select">
        <Enum name="000" start="0b000" description="64" />
        <Enum name="001" start="0b001" description="128" />
        <Enum name="010" start="0b010" description="256" />
        <Enum name="011" start="0b011" description="512" />
        <Enum name="100" start="0b100" description="1024" />
        <Enum name="101" start="0b101" description="2048" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="AFE_CH1_CFR" access="Read/Write" description="Channel1 Configuration Register" reset_value="0x80000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="HW_TRG" description="Hardware Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger select" />
        <Enum name="1" start="0b1" description="Hardware trigger select" />
      </BitField>
      <BitField start="10" size="1" name="DEC_CLK_INP_SEL" description="Decimator Clock Input Select">
        <Enum name="0" start="0b0" description="On the chip modulator clock will be used" />
        <Enum name="1" start="0b1" description="External clock will be used." />
      </BitField>
      <BitField start="11" size="1" name="DEC_CLK_EDGE_SEL" description="Decimator Clock Edge Select">
        <Enum name="0" start="0b0" description="Posedge will be used." />
        <Enum name="1" start="0b1" description="Negedge will be used." />
      </BitField>
      <BitField start="12" size="1" name="CC" description="Continuous Conversion/Single Conversion Mode Select">
        <Enum name="0" start="0b0" description="One conversion following a triggering event" />
        <Enum name="1" start="0b1" description="Continuous conversions following a triggering event." />
      </BitField>
      <BitField start="13" size="1" name="DEC_EN" description="Decimation Filter enable">
        <Enum name="0" start="0b0" description="Decimation filter is disabled." />
        <Enum name="1" start="0b1" description="Decimation filter is enabled." />
      </BitField>
      <BitField start="14" size="1" name="SD_MOD_EN" description="Sigma Delta Modulator enable">
        <Enum name="0" start="0b0" description="SD ADC1 is disabled" />
        <Enum name="1" start="0b1" description="SD ADC1 is enabled" />
      </BitField>
      <BitField start="17" size="1" name="BYP_MODE" description="AFE Channel1 bypass mode">
        <Enum name="0" start="0b0" description="Normal mode" />
        <Enum name="1" start="0b1" description="Bypass mode where ADC and PGA of channel1 are disabled." />
      </BitField>
      <BitField start="19" size="3" name="PGA_GAIN_SEL" description="PGA Gain Select">
        <Enum name="001" start="0b001" description="1x (default)" />
        <Enum name="010" start="0b010" description="2x" />
        <Enum name="011" start="0b011" description="4x" />
        <Enum name="100" start="0b100" description="8x" />
        <Enum name="101" start="0b101" description="16x" />
        <Enum name="110" start="0b110" description="32x" />
      </BitField>
      <BitField start="24" size="1" name="PGA_EN" description="PGA enable">
        <Enum name="0" start="0b0" description="PGA disabled" />
        <Enum name="1" start="0b1" description="PGA enabled" />
      </BitField>
      <BitField start="29" size="3" name="DEC_OSR" description="Decimator OverSampling Ratio select">
        <Enum name="000" start="0b000" description="64" />
        <Enum name="001" start="0b001" description="128" />
        <Enum name="010" start="0b010" description="256" />
        <Enum name="011" start="0b011" description="512" />
        <Enum name="100" start="0b100" description="1024" />
        <Enum name="101" start="0b101" description="2048" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="AFE_CH2_CFR" access="Read/Write" description="Channel2 Configuration Register" reset_value="0x80000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="HW_TRG" description="Hardware Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger select" />
        <Enum name="1" start="0b1" description="Hardware trigger select" />
      </BitField>
      <BitField start="10" size="1" name="DEC_CLK_INP_SEL" description="Decimator Clock Input Select">
        <Enum name="0" start="0b0" description="On the chip modulator clock will be used." />
        <Enum name="1" start="0b1" description="External clock will be used." />
      </BitField>
      <BitField start="11" size="1" name="DEC_CLK_EDGE_SEL" description="Decimator Clock Edge Select">
        <Enum name="0" start="0b0" description="Posedge will be used." />
        <Enum name="1" start="0b1" description="Negedge will be used." />
      </BitField>
      <BitField start="12" size="1" name="CC" description="Continuous Conversion/Single Conversion Mode Select">
        <Enum name="0" start="0b0" description="One conversion following a triggering event" />
        <Enum name="1" start="0b1" description="Continuous conversions following a triggering event." />
      </BitField>
      <BitField start="13" size="1" name="DEC_EN" description="Decimation Filter enable">
        <Enum name="0" start="0b0" description="Decimation filter is disabled." />
        <Enum name="1" start="0b1" description="Decimation filter is enabled." />
      </BitField>
      <BitField start="14" size="1" name="SD_MOD_EN" description="Sigma Delta Modulator enable">
        <Enum name="0" start="0b0" description="SD ADC2 is disabled" />
        <Enum name="1" start="0b1" description="SD ADC2 is enabled" />
      </BitField>
      <BitField start="17" size="1" name="BYP_MODE" description="AFE Channel2 bypass mode">
        <Enum name="0" start="0b0" description="Normal mode" />
        <Enum name="1" start="0b1" description="Bypass mode where ADC and PGA of channel2 are disabled." />
      </BitField>
      <BitField start="19" size="3" name="PGA_GAIN_SEL" description="This field selects the analog gain applied to the input signal.">
        <Enum name="001" start="0b001" description="1x(default)" />
        <Enum name="010" start="0b010" description="2x" />
        <Enum name="011" start="0b011" description="4x" />
        <Enum name="100" start="0b100" description="8x" />
        <Enum name="101" start="0b101" description="16x" />
        <Enum name="110" start="0b110" description="32x" />
      </BitField>
      <BitField start="24" size="1" name="PGA_EN" description="It enables the PGA gain stage." />
      <BitField start="29" size="3" name="DEC_OSR" description="Decimator OverSampling Ratio select">
        <Enum name="000" start="0b000" description="64" />
        <Enum name="001" start="0b001" description="128" />
        <Enum name="010" start="0b010" description="256" />
        <Enum name="011" start="0b011" description="512" />
        <Enum name="100" start="0b100" description="1024" />
        <Enum name="101" start="0b101" description="2048" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="AFE_CH3_CFR" access="Read/Write" description="Channel3 Configuration Register" reset_value="0x80000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="HW_TRG" description="Hardware Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger select" />
        <Enum name="1" start="0b1" description="Hardware trigger select" />
      </BitField>
      <BitField start="10" size="1" name="DEC_CLK_INP_SEL" description="Decimator Clock Input Select">
        <Enum name="0" start="0b0" description="On the chip modulator clock will be used." />
        <Enum name="1" start="0b1" description="External clock will be used." />
      </BitField>
      <BitField start="11" size="1" name="DEC_CLK_EDGE_SEL" description="Decimator Clock Edge Select">
        <Enum name="0" start="0b0" description="Posedge will be used." />
        <Enum name="1" start="0b1" description="Negedge will be used." />
      </BitField>
      <BitField start="12" size="1" name="CC" description="Continuous Conversion/Single Conversion Mode Select">
        <Enum name="0" start="0b0" description="One conversion following a triggering event" />
        <Enum name="1" start="0b1" description="Continuous conversions following a triggering event." />
      </BitField>
      <BitField start="13" size="1" name="DEC_EN" description="Decimation Filter enable">
        <Enum name="0" start="0b0" description="Decimation filter is disabled." />
        <Enum name="1" start="0b1" description="Decimation filter is enabled." />
      </BitField>
      <BitField start="14" size="1" name="SD_MOD_EN" description="Sigma Delta Modulator enable">
        <Enum name="0" start="0b0" description="SD ADC3 is disabled" />
        <Enum name="1" start="0b1" description="SD ADC3 is enabled" />
      </BitField>
      <BitField start="17" size="1" name="BYP_MODE" description="AFE Channel3 bypass mode">
        <Enum name="0" start="0b0" description="Normal mode" />
        <Enum name="1" start="0b1" description="Bypass mode where ADC and PGA of channel3 are disabled." />
      </BitField>
      <BitField start="19" size="3" name="PGA_GAIN_SEL" description="This field selects the analog gain applied to the input signal.">
        <Enum name="001" start="0b001" description="1x(default)" />
        <Enum name="010" start="0b010" description="2x" />
        <Enum name="011" start="0b011" description="4x" />
        <Enum name="100" start="0b100" description="8x" />
        <Enum name="101" start="0b101" description="16x" />
        <Enum name="110" start="0b110" description="32x" />
      </BitField>
      <BitField start="24" size="1" name="PGA_EN" description="It enables the PGA gain stage." />
      <BitField start="29" size="3" name="DEC_OSR" description="Decimator OverSampling Ratio select">
        <Enum name="000" start="0b000" description="64" />
        <Enum name="001" start="0b001" description="128" />
        <Enum name="010" start="0b010" description="256" />
        <Enum name="011" start="0b011" description="512" />
        <Enum name="100" start="0b100" description="1024" />
        <Enum name="101" start="0b101" description="2048" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="AFE_CR" access="Read/Write" description="Control Register" reset_value="0x40FA00" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="7" name="STRTUP_CNT" description="Start up count" />
      <BitField start="18" size="1" name="RESULT_FORMAT" description="Result Format">
        <Enum name="0" start="0b0" description="Left justified 2's complement 32-bit : SVVVVVVVVVVVVVVVVVVVVVVV00000000 where (S= sign bit , V=valid result value, 0=zero)" />
        <Enum name="1" start="0b1" description="Right justified 2's complement 32-bit : SSSSSSSSSVVVVVVVVVVVVVVVVVVVVVVV where (S= sign bit , V= valid result value, 0= zero)" />
      </BitField>
      <BitField start="21" size="1" name="DLY_OK" description="Delay OK" />
      <BitField start="22" size="1" name="RST_B" description="Software Reset">
        <Enum name="0" start="0b0" description="All ADCs, PGAs and Decimation filters are disabled. Clock Configuration bits will be reset." />
        <Enum name="1" start="0b1" description=".= All ADCs, PGAs and Decimation filters are enabled." />
      </BitField>
      <BitField start="25" size="1" name="LPM_EN" description="Low power Mode enable">
        <Enum name="0" start="0b0" description="AFE will be in normal mode" />
        <Enum name="1" start="0b1" description="AFE will be in low power mode. Setting this bit reduce the current consumption of ADC and Buffer Amplifier , the max modulator clock frequency is below 1Mhz." />
      </BitField>
      <BitField start="27" size="1" name="SOFT_TRG3" description="Software Trigger3" />
      <BitField start="28" size="1" name="SOFT_TRG2" description="Software Trigger2" />
      <BitField start="29" size="1" name="SOFT_TRG1" description="Software Trigger1" />
      <BitField start="30" size="1" name="SOFT_TRG0" description="Software Trigger0" />
      <BitField start="31" size="1" name="MSTR_EN" description="AFE Master Enable">
        <Enum name="0" start="0b0" description="All ADCs are disabled." />
        <Enum name="1" start="0b1" description="All ADCs and filters will get simultaneously enabled ." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="AFE_CKR" access="Read/Write" description="Clock Configuration Register" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="21" size="2" name="CLS" description="Clock Source Select">
        <Enum name="00" start="0b00" description="mod_clk0" />
        <Enum name="01" start="0b01" description="mod_clk1" />
        <Enum name="10" start="0b10" description="mod_clk2" />
        <Enum name="11" start="0b11" description="mod_clk3" />
      </BitField>
      <BitField start="28" size="4" name="DIV" description="Clock Divider Select">
        <Enum name="000" start="0b0000" description="divide by 1" />
        <Enum name="001" start="0b0001" description="divide by 2 (default)" />
        <Enum name="010" start="0b0010" description="divide by 4" />
        <Enum name="011" start="0b0011" description="divide by 8" />
        <Enum name="100" start="0b0100" description="divide by 16" />
        <Enum name="101" start="0b0101" description="divide by 32" />
        <Enum name="110" start="0b0110" description="divide by 64" />
        <Enum name="111" start="0b0111" description="divide by 128" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="AFE_DI" access="Read/Write" description="DMA and Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="1" name="INTEN3" description="Interrupt Enable 3" />
      <BitField start="24" size="1" name="INTEN2" description="Interrupt Enable 2" />
      <BitField start="25" size="1" name="INTEN1" description="Interrupt Enable 1" />
      <BitField start="26" size="1" name="INTEN0" description="Interrupt Enable 0" />
      <BitField start="28" size="1" name="DMAEN3" description="DMA Enable3" />
      <BitField start="29" size="1" name="DMAEN2" description="DMA Enable2" />
      <BitField start="30" size="1" name="DMAEN1" description="DMA Enable1" />
      <BitField start="31" size="1" name="DMAEN0" description="DMA Enable0" />
    </Register>
    <Register start="+0x2C" size="4" name="AFE_CH0_DR" access="Read/Write" description="Channel0 Delay Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DLY" description="Delay" />
    </Register>
    <Register start="+0x30" size="4" name="AFE_CH1_DR" access="Read/Write" description="Channel1 Delay Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DLY" description="Delay" />
    </Register>
    <Register start="+0x34" size="4" name="AFE_CH2_DR" access="Read/Write" description="Channel2 Delay Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DLY" description="Delay" />
    </Register>
    <Register start="+0x38" size="4" name="AFE_CH3_DR" access="Read/Write" description="Channel3 Delay Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DLY" description="Delay" />
    </Register>
    <Register start="+0x44" size="4" name="AFE_CH0_RR" access="ReadOnly" description="Channel0 Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="SDR" description="Sample Data Result" />
      <BitField start="23" size="9" name="SIGN_BITS" description="Sign Bits" />
    </Register>
    <Register start="+0x48" size="4" name="AFE_CH1_RR" access="ReadOnly" description="Channel1 Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="SDR" description="Sample Data Result" />
      <BitField start="23" size="9" name="SIGN_BITS" description="Sign Bits" />
    </Register>
    <Register start="+0x4C" size="4" name="AFE_CH2_RR" access="ReadOnly" description="Channel2 Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="SDR" description="Sample Data result" />
      <BitField start="23" size="9" name="SIGN_BITS" description="Sign Bits" />
    </Register>
    <Register start="+0x50" size="4" name="AFE_CH3_RR" access="ReadOnly" description="Channel3 Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="SDR" description="Sample Data result" />
      <BitField start="23" size="9" name="SIGN_BITS" description="Sign Bits" />
    </Register>
    <Register start="+0x5C" size="4" name="AFE_SR" access="ReadOnly" description="Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RDY3" description="AFE Ready3">
        <Enum name="0" start="0b0" description="AFE Channel3 is disabled or has not completed its start up period" />
        <Enum name="1" start="0b1" description="AFE Channel3 is ready to initiate conversions." />
      </BitField>
      <BitField start="17" size="1" name="RDY2" description="AFE Ready2">
        <Enum name="0" start="0b0" description="AFE Channel2 is disabled or has not completed its start up period" />
        <Enum name="1" start="0b1" description="AFE Channel2 is ready to initiate conversions." />
      </BitField>
      <BitField start="18" size="1" name="RDY1" description="AFE Ready1">
        <Enum name="0" start="0b0" description="AFE Channel1 is disabled or has not completed its start up period" />
        <Enum name="1" start="0b1" description="AFE Channel1 is ready to initiate conversions." />
      </BitField>
      <BitField start="19" size="1" name="RDY0" description="AFE Ready0">
        <Enum name="0" start="0b0" description="AFE Channel0 is disabled or has not completed its start up period" />
        <Enum name="1" start="0b1" description="AFE Channel0 is ready to initiate conversions." />
      </BitField>
      <BitField start="21" size="1" name="OVR3" description="Overflow Flag" />
      <BitField start="22" size="1" name="OVR2" description="Overflow Flag" />
      <BitField start="23" size="1" name="OVR1" description="Overflow Flag" />
      <BitField start="24" size="1" name="OVR0" description="Overflow Flag" />
      <BitField start="28" size="1" name="COC3" description="Conversion Complete" />
      <BitField start="29" size="1" name="COC2" description="Conversion Complete" />
      <BitField start="30" size="1" name="COC1" description="Conversion Complete" />
      <BitField start="31" size="1" name="COC0" description="Conversion Complete" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40034000" description="Cyclic Redundancy Check">
    <Register start="+0" size="4" name="CRC_DATA" access="Read/Write" description="CRC Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="CRC Low Lower Byte" />
      <BitField start="8" size="8" name="LU" description="CRC Low Upper Byte" />
      <BitField start="16" size="8" name="HL" description="CRC High Lower Byte" />
      <BitField start="24" size="8" name="HU" description="CRC High Upper Byte" />
    </Register>
    <Register start="+0" size="2" name="CRC_DATAL" access="Read/Write" description="CRC_DATAL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAL" description="DATAL stores the lower 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0" size="1" name="CRC_DATALL" access="Read/Write" description="CRC_DATALL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALL" description="CRCLL stores the first 8 bits of the 32 bit DATA" />
    </Register>
    <Register start="+0x1" size="1" name="CRC_DATALU" access="Read/Write" description="CRC_DATALU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALU" description="DATALL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x2" size="2" name="CRC_DATAH" access="Read/Write" description="CRC_DATAH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAH" description="DATAH stores the high 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0x2" size="1" name="CRC_DATAHL" access="Read/Write" description="CRC_DATAHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHL" description="DATAHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x3" size="1" name="CRC_DATAHU" access="Read/Write" description="CRC_DATAHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHU" description="DATAHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x4" size="4" name="CRC_GPOLY" access="Read/Write" description="CRC Polynomial register" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOW" description="Low Polynominal Half-word" />
      <BitField start="16" size="16" name="HIGH" description="High Polynominal Half-word" />
    </Register>
    <Register start="+0x4" size="2" name="CRC_GPOLYL" access="Read/Write" description="CRC_GPOLYL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYL" description="POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x4" size="1" name="CRC_GPOLYLL" access="Read/Write" description="CRC_GPOLYLL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLL" description="POLYLL stores the first 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x5" size="1" name="CRC_GPOLYLU" access="Read/Write" description="CRC_GPOLYLU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLU" description="POLYLL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x6" size="2" name="CRC_GPOLYH" access="Read/Write" description="CRC_GPOLYH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYH" description="POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x6" size="1" name="CRC_GPOLYHL" access="Read/Write" description="CRC_GPOLYHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHL" description="POLYHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x7" size="1" name="CRC_GPOLYHU" access="Read/Write" description="CRC_GPOLYHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHU" description="POLYHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x8" size="4" name="CRC_CTRL" access="Read/Write" description="CRC Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TCRC" description="Width of CRC protocol.">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="25" size="1" name="WAS" description="Write CRC Data Register As Seed">
        <Enum name="0" start="0b0" description="Writes to the CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to the CRC data register are seed values." />
      </BitField>
      <BitField start="26" size="1" name="FXOR" description="Complement Read Of CRC Data Register">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of the CRC Data register." />
      </BitField>
      <BitField start="28" size="2" name="TOTR" description="Type Of Transpose For Read">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="30" size="2" name="TOT" description="Type Of Transpose For Writes">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CRC_CTRLHU" access="Read/Write" description="CRC_CTRLHU register." reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TCRC" description="no description available">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="1" size="1" name="WAS" description="no description available">
        <Enum name="0" start="0b0" description="Writes to CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to CRC data reguster are seed values." />
      </BitField>
      <BitField start="2" size="1" name="FXOR" description="no description available">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of CRC data register." />
      </BitField>
      <BitField start="4" size="2" name="TOTR" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="6" size="2" name="TOT" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PDB0" start="0x40036000" description="Programmable Delay Block">
    <Register start="+0" size="4" name="PDB0_SC" access="Read/Write" description="Status and Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LDOK" description="Load OK" />
      <BitField start="1" size="1" name="CONT" description="Continuous Mode Enable">
        <Enum name="0" start="0b0" description="PDB operation in One-Shot mode" />
        <Enum name="1" start="0b1" description="PDB operation in Continuous mode" />
      </BitField>
      <BitField start="2" size="2" name="MULT" description="Multiplication Factor Select for Prescaler">
        <Enum name="00" start="0b00" description="Multiplication factor is 1." />
        <Enum name="01" start="0b01" description="Multiplication factor is 10." />
        <Enum name="10" start="0b10" description="Multiplication factor is 20." />
        <Enum name="11" start="0b11" description="Multiplication factor is 40." />
      </BitField>
      <BitField start="5" size="1" name="PDBIE" description="PDB Interrupt Enable">
        <Enum name="0" start="0b0" description="PDB interrupt disabled." />
        <Enum name="1" start="0b1" description="PDB interrupt enabled." />
      </BitField>
      <BitField start="6" size="1" name="PDBIF" description="PDB Interrupt Flag" />
      <BitField start="7" size="1" name="PDBEN" description="PDB Enable">
        <Enum name="0" start="0b0" description="PDB disabled. Counter is off." />
        <Enum name="1" start="0b1" description="PDB enabled." />
      </BitField>
      <BitField start="8" size="4" name="TRGSEL" description="Trigger Input Source Select">
        <Enum name="0000" start="0b0000" description="Trigger-In 0 is selected." />
        <Enum name="0001" start="0b0001" description="Trigger-In 1 is selected." />
        <Enum name="0010" start="0b0010" description="Trigger-In 2 is selected." />
        <Enum name="0011" start="0b0011" description="Trigger-In 3 is selected." />
        <Enum name="0100" start="0b0100" description="Trigger-In 4 is selected." />
        <Enum name="0101" start="0b0101" description="Trigger-In 5 is selected." />
        <Enum name="0110" start="0b0110" description="Trigger-In 6 is selected." />
        <Enum name="0111" start="0b0111" description="Trigger-In 7 is selected." />
        <Enum name="1000" start="0b1000" description="Trigger-In 8 is selected." />
        <Enum name="1001" start="0b1001" description="Trigger-In 9 is selected." />
        <Enum name="1010" start="0b1010" description="Trigger-In 10 is selected." />
        <Enum name="1011" start="0b1011" description="Trigger-In 11 is selected." />
        <Enum name="1100" start="0b1100" description="Trigger-In 12 is selected." />
        <Enum name="1101" start="0b1101" description="Trigger-In 13 is selected." />
        <Enum name="1110" start="0b1110" description="Trigger-In 14 is selected." />
        <Enum name="1111" start="0b1111" description="Software trigger is selected." />
      </BitField>
      <BitField start="12" size="3" name="PRESCALER" description="Prescaler Divider Select">
        <Enum name="000" start="0b000" description="Counting uses the peripheral clock divided by MULT (the multiplication factor)." />
        <Enum name="001" start="0b001" description="Counting uses the peripheral clock divided by 2 x MULT (the multiplication factor)." />
        <Enum name="010" start="0b010" description="Counting uses the peripheral clock divided by 4 x MULT (the multiplication factor)." />
        <Enum name="011" start="0b011" description="Counting uses the peripheral clock divided by 8 x MULT (the multiplication factor)." />
        <Enum name="100" start="0b100" description="Counting uses the peripheral clock divided by 16 x MULT (the multiplication factor)." />
        <Enum name="101" start="0b101" description="Counting uses the peripheral clock divided by 32 x MULT (the multiplication factor)." />
        <Enum name="110" start="0b110" description="Counting uses the peripheral clock divided by 64 x MULT (the multiplication factor)." />
        <Enum name="111" start="0b111" description="Counting uses the peripheral clock divided by 128 x MULT (the multiplication factor)." />
      </BitField>
      <BitField start="15" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA disabled." />
        <Enum name="1" start="0b1" description="DMA enabled." />
      </BitField>
      <BitField start="16" size="1" name="SWTRIG" description="Software Trigger" />
      <BitField start="17" size="1" name="PDBEIE" description="PDB Sequence Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PDB sequence error interrupt disabled." />
        <Enum name="1" start="0b1" description="PDB sequence error interrupt enabled." />
      </BitField>
      <BitField start="18" size="2" name="LDMOD" description="Load Mode Select">
        <Enum name="00" start="0b00" description="The internal registers are loaded with the values from their buffers, immediately after 1 is written to LDOK." />
        <Enum name="01" start="0b01" description="The internal registers are loaded with the values from their buffers when the PDB counter (CNT) = MOD + 1 CNT delay elapsed, after 1 is written to LDOK." />
        <Enum name="10" start="0b10" description="The internal registers are loaded with the values from their buffers when a trigger input event is detected, after 1 is written to LDOK." />
        <Enum name="11" start="0b11" description="The internal registers are loaded with the values from their buffers when either the PDB counter (CNT) = MOD + 1 CNT delay elapsed, or a trigger input event is detected, after 1 is written to LDOK." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PDB0_MOD" access="Read/Write" description="Modulus register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="PDB Modulus" />
    </Register>
    <Register start="+0x8" size="4" name="PDB0_CNT" access="ReadOnly" description="Counter register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="PDB Counter" />
    </Register>
    <Register start="+0xC" size="4" name="PDB0_IDLY" access="Read/Write" description="Interrupt Delay register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IDLY" description="PDB Interrupt Delay" />
    </Register>
    <Register start="+0x10" size="4" name="PDB0_CHC1" access="Read/Write" description="Channel n Control register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN0" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="1" size="1" name="EN1" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="2" size="1" name="EN2" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="3" size="1" name="EN3" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="4" size="1" name="EN4" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="5" size="1" name="EN5" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="6" size="1" name="EN6" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="7" size="1" name="EN7" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="8" size="1" name="TOS0" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
      </BitField>
      <BitField start="9" size="1" name="TOS1" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
      </BitField>
      <BitField start="10" size="1" name="TOS2" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
      </BitField>
      <BitField start="11" size="1" name="TOS3" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
      </BitField>
      <BitField start="12" size="1" name="TOS4" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
      </BitField>
      <BitField start="13" size="1" name="TOS5" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
      </BitField>
      <BitField start="14" size="1" name="TOS6" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
      </BitField>
      <BitField start="15" size="1" name="TOS7" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
      </BitField>
      <BitField start="16" size="1" name="BB0" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="17" size="1" name="BB1" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="18" size="1" name="BB2" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="19" size="1" name="BB3" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="20" size="1" name="BB4" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="21" size="1" name="BB5" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="22" size="1" name="BB6" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="23" size="1" name="BB7" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PDB0_CHS" access="Read/Write" description="Channel n Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="16" size="8" name="CF" description="PDB Channel Flags" />
    </Register>
    <Register start="+0x18" size="4" name="PDB0_CHDLY0" access="Read/Write" description="Channel n Delay 0 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x1C" size="4" name="PDB0_CHDLY1" access="Read/Write" description="Channel n Delay 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x20" size="4" name="PDB0_CHDLY2" access="Read/Write" description="Channel n Delay 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x24" size="4" name="PDB0_CHDLY3" access="Read/Write" description="Channel n Delay 3 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x190" size="4" name="PDB0_POEN" access="Read/Write" description="Pulse-Out n Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POEN0" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="1" size="1" name="POEN1" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="2" size="1" name="POEN2" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="3" size="1" name="POEN3" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="4" size="1" name="POEN4" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="5" size="1" name="POEN5" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="6" size="1" name="POEN6" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="7" size="1" name="POEN7" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
    </Register>
    <Register start="+0x194" size="4" name="PDB0_PODLY" access="Read/Write" description="Pulse-Out n Delay register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2" description="PDB Pulse-Out Delay 2" />
      <BitField start="16" size="16" name="DLY1" description="PDB Pulse-Out Delay 1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTJ" start="0x40037000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTJ_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTJ_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTJ_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTJ_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTJ_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTJ_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTJ_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTJ_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTJ_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTJ_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTJ_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTK" start="0x40038000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTK_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTK_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTK_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTK_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTK_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTK_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTK_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTK_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTK_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTK_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTK_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTL" start="0x40039000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTL_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTL_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTL_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTL_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTL_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTL_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTL_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTL_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTL_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTL_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTL_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTM" start="0x4003A000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTM_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTM_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTM_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTM_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTM_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTM_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTM_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTM_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTM_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTM_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTM_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40046000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTA_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTA_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTA_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTA_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTA_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTA_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTA_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTA_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x40047000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTB_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTB_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTB_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTB_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTB_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTB_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTB_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTB_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x40048000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTC_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTC_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTC_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTC_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTC_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTC_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTC_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTC_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x40049000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTD_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTD_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTD_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTD_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTD_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTD_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTD_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTD_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTD_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTD_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTD_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x4004A000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTE_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTE_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTE_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTE_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTE_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTE_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTE_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTE_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0x702" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTE_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTE_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTE_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTE_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFE0" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="1" size="1" name="DFE1" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="DFE2" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="3" size="1" name="DFE3" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="DFE4" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="5" size="1" name="DFE5" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="6" size="1" name="DFE6" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="7" size="1" name="DFE7" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="8" size="1" name="DFE8" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="9" size="1" name="DFE9" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="10" size="1" name="DFE10" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="11" size="1" name="DFE11" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="12" size="1" name="DFE12" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="13" size="1" name="DFE13" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="14" size="1" name="DFE14" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="15" size="1" name="DFE15" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="16" size="1" name="DFE16" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="17" size="1" name="DFE17" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="18" size="1" name="DFE18" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="19" size="1" name="DFE19" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="20" size="1" name="DFE20" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="21" size="1" name="DFE21" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="22" size="1" name="DFE22" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="23" size="1" name="DFE23" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="24" size="1" name="DFE24" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="25" size="1" name="DFE25" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="26" size="1" name="DFE26" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="27" size="1" name="DFE27" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="28" size="1" name="DFE28" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="29" size="1" name="DFE29" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="30" size="1" name="DFE30" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="31" size="1" name="DFE31" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTE_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock." />
        <Enum name="1" start="0b1" description="Digital filters are clocked by the LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTE_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTF" start="0x4004B000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTF_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTF_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTF_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTF_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTF_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTF_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTF_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTF_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTF_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTF_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTF_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTG" start="0x4004C000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTG_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTG_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTG_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTG_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTG_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTG_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTG_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTG_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTG_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTG_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTG_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTH" start="0x4004D000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTH_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTH_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTH_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTH_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTH_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTH_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTH_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTH_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTH_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTH_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTH_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTI" start="0x4004E000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTI_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTI_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTI_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTI_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTI_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTI_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTI_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTI_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTI_GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTI_GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTI_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x4003C000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR0_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR0_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR0_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR0_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR1" start="0x4003D000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR1_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR1_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR1_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR1_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x4003E000" description="System Integration Module">
    <Register start="+0" size="4" name="SIM_SOPT1" access="Read/Write" description="System Options Register 1" reset_value="0x6000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="SRAMSIZE" description="Returns the size of the system RAM">
        <Enum name="110" start="0b0110" description="32 KB System RAM" />
        <Enum name="111" start="0b0111" description="64 KB System RAM" />
      </BitField>
      <BitField start="18" size="2" name="OSC32KSEL" description="32K oscillator clock select">
        <Enum name="00" start="0b00" description="OSC32KCLK (RTC Oscillator output)" />
        <Enum name="01" start="0b01" description="ERCLK32K" />
        <Enum name="10" start="0b10" description="MCGIRCLK" />
        <Enum name="11" start="0b11" description="LPO" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="SIM_SOPT1_CFG" access="Read/Write" description="SOPT1 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LPTMRSEL0" description="LP Timer Channel0 Select">
        <Enum name="00" start="0b00" description="CMP[0] output" />
        <Enum name="01" start="0b01" description="CMP[1] output" />
        <Enum name="10" start="0b10" description="CMP[2] output" />
      </BitField>
      <BitField start="2" size="2" name="LPTMRSEL1" description="LP Timer Channel1 Select">
        <Enum name="00" start="0b00" description="Pad PTE4" />
        <Enum name="01" start="0b01" description="Pad PTF4" />
        <Enum name="10" start="0b10" description="Pad PTG1" />
      </BitField>
      <BitField start="4" size="2" name="LPTMRSEL2" description="LP Timer Channel2 Select">
        <Enum name="00" start="0b00" description="Pad PTD6" />
        <Enum name="01" start="0b01" description="Pad PTF3" />
        <Enum name="10" start="0b10" description="Pad PTG5" />
      </BitField>
      <BitField start="6" size="2" name="LPTMRSEL3" description="LP Timer Channel Select3">
        <Enum name="00" start="0b00" description="Pad PTD5" />
        <Enum name="01" start="0b01" description="Pad PTG0" />
        <Enum name="10" start="0b10" description="Pad PTG6" />
      </BitField>
      <BitField start="8" size="1" name="RAMSBDIS" description="Disable source bias of System SRAM arrays during VLPR and VLPW modes.">
        <Enum name="0" start="0b0" description="Source bias of System SRAM enabled during VLPR and VLPW modes." />
        <Enum name="1" start="0b1" description="Source bias of System SRAM disabled during VLPR and VLPW modes." />
      </BitField>
      <BitField start="9" size="1" name="RAMBPEN" description="RAM Bitline Precharge Enable">
        <Enum name="0" start="0b0" description="Bitline precharge of system SRAM disabled during VLPR and VLPW modes." />
        <Enum name="1" start="0b1" description="Bitline precharge of system SRAM enabled during VLPR and VLPW modes." />
      </BitField>
      <BitField start="16" size="2" name="LPTMR1SEL0" description="LP Timer1 Channel0 Select">
        <Enum name="00" start="0b00" description="CMP[0] output" />
        <Enum name="01" start="0b01" description="CMP[1] output" />
        <Enum name="10" start="0b10" description="CMP[2] output" />
      </BitField>
      <BitField start="18" size="2" name="LPTMR1SEL1" description="LP Timer1 Channel1 Select1">
        <Enum name="00" start="0b00" description="PAD PTC5" />
        <Enum name="01" start="0b01" description="PAD PTG7" />
        <Enum name="10" start="0b10" description="PAD PTJ4" />
      </BitField>
      <BitField start="20" size="2" name="LPTMR1SEL2" description="LP Timer1 Channel2 Select">
        <Enum name="00" start="0b00" description="Pad PTD3" />
        <Enum name="01" start="0b01" description="Pad PTH4" />
        <Enum name="10" start="0b10" description="Pad PTJ7" />
      </BitField>
      <BitField start="22" size="2" name="LPTMR1SEL3" description="LP Timer1 Channel3 Select">
        <Enum name="00" start="0b00" description="Pad PTD4" />
        <Enum name="01" start="0b01" description="Pad PTH5" />
        <Enum name="10" start="0b10" description="Pad PTK0" />
      </BitField>
    </Register>
    <Register start="+0x1004" size="4" name="SIM_CTRL_REG" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NMIDIS" description="NMI Disable">
        <Enum name="0" start="0b0" description="NMI enabled" />
        <Enum name="1" start="0b1" description="NMI disabled" />
      </BitField>
      <BitField start="1" size="1" name="PLLVLPEN" description="PLL VLP Enable" />
      <BitField start="3" size="2" name="ADCTRGSEL" description="SAR ADC Trigger Clock Select">
        <Enum name="00" start="0b00" description="Bus ClockDuring Low Power Modes such as stop, the Bus clock is not available for conversion and should not be selected in case a conversion needs to be performed while in stop." />
        <Enum name="01" start="0b01" description="ADC asynchronous Clock" />
        <Enum name="10" start="0b10" description="ERCLK32K" />
        <Enum name="11" start="0b11" description="OSCCLK" />
      </BitField>
      <BitField start="5" size="3" name="CLKOUT" description="Clock out Select">
        <Enum name="000" start="0b000" description="Disabled" />
        <Enum name="001" start="0b001" description="Gated Core Clk" />
        <Enum name="010" start="0b010" description="Bus Clk" />
        <Enum name="011" start="0b011" description="LPO clock from PMC" />
        <Enum name="100" start="0b100" description="IRC clock from MCG" />
        <Enum name="101" start="0b101" description="Muxed 32Khz source (please refer to SOPT1[19:18] for possible options)" />
        <Enum name="110" start="0b110" description="MHz Oscillator external reference clock" />
        <Enum name="111" start="0b111" description="PLL clock output from MCG" />
      </BitField>
      <BitField start="8" size="1" name="SPI0_INV0" description="This bit inverts the SPI0 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts SS" />
      </BitField>
      <BitField start="9" size="1" name="SPI0_INV1" description="This bit inverts the SPI0 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts SCK" />
      </BitField>
      <BitField start="10" size="1" name="SPI0_INV2" description="This bit inverts the SPI0 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts MOSI" />
      </BitField>
      <BitField start="11" size="1" name="SPI0_INV3" description="This bit inverts the SPI0 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts MISO" />
      </BitField>
      <BitField start="12" size="1" name="SPI1_INV0" description="This bit inverts the SPI1 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts SS" />
      </BitField>
      <BitField start="13" size="1" name="SPI1_INV1" description="This bit inverts the SPI1 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts SCK" />
      </BitField>
      <BitField start="14" size="1" name="SPI1_INV2" description="This bit inverts the SPI1 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts MOSI" />
      </BitField>
      <BitField start="15" size="1" name="SPI1_INV3" description="This bit inverts the SPI1 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts MISO" />
      </BitField>
      <BitField start="16" size="2" name="PLLFLLSEL" description="PLL/FLL selection">
        <Enum name="00" start="0b00" description="MCGFLLCLK" />
        <Enum name="01" start="0b01" description="MCGPLLCLK" />
        <Enum name="10" start="0b10" description="BUSCLK" />
        <Enum name="11" start="0b11" description="OSC32KCLK (RTC Oscillator output)" />
      </BitField>
      <BitField start="18" size="1" name="SPI2_INV0" description="This bit inverts the SPI2 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts SS" />
      </BitField>
      <BitField start="19" size="1" name="SPI2_INV1" description="This bit inverts the SPI2 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts SCK" />
      </BitField>
      <BitField start="20" size="1" name="SPI2_INV2" description="This bit inverts the SPI2 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts MOSI" />
      </BitField>
      <BitField start="21" size="3" name="XBARCLKOUT" description="XBAR clock out selection">
        <Enum name="000" start="0b000" description="Disabled" />
        <Enum name="001" start="0b001" description="Gated Core Clk" />
        <Enum name="010" start="0b010" description="Bus Clk" />
        <Enum name="011" start="0b011" description="LPO clock from PMC" />
        <Enum name="100" start="0b100" description="IRC clock from MCG" />
        <Enum name="101" start="0b101" description="MUXed 32 kHz source (please refer to SOPT1[19:18] for possible options)" />
        <Enum name="110" start="0b110" description="MHz Oscillator external reference clock" />
        <Enum name="111" start="0b111" description="PLL clock output from MCG" />
      </BitField>
      <BitField start="24" size="1" name="AFEOUTCLKSEL" description="AFE clock output select">
        <Enum name="0" start="0b0" description="AFE output clock is divided by AFE clock prescaler." />
        <Enum name="1" start="0b1" description="AFE output clock is NOT divided by AFE clock prescaler." />
      </BitField>
      <BitField start="25" size="1" name="SPI2_INV3" description="This bit inverts the SPI2 signal output.">
        <Enum name="0" start="0b0" description="not inverted" />
        <Enum name="1" start="0b1" description="inverts MISO" />
      </BitField>
      <BitField start="26" size="2" name="LPUARTSRC" description="LPUART clock Source configuration">
        <Enum name="00" start="0b00" description="Clock disabled" />
        <Enum name="01" start="0b01" description="MCGPLLCLK/MCGFLLCLK" />
        <Enum name="10" start="0b10" description="OSCERCLK" />
        <Enum name="11" start="0b11" description="MCGIRCLK" />
      </BitField>
      <BitField start="28" size="1" name="RTC_OSC32K_COUNT4_INIT_CLR" description="RTC_OSC32K_COUNT4_INIT_CLR" />
      <BitField start="30" size="1" name="PDBCLKSRC" description="PDB Clock Source configuration">
        <Enum name="0" start="0b0" description="BUSCLK is used as PDB clock." />
        <Enum name="1" start="0b1" description="MCGPLLCLK is used as PDB clock." />
      </BitField>
      <BitField start="31" size="1" name="TMRFREEZE" description="QTMR counters Freeze control">
        <Enum name="0" start="0b0" description="QTMR counters operate normally." />
        <Enum name="1" start="0b1" description="QTMR counters and OFLAGs are reset. Clearing this bit will resume QTMR operation." />
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="SIM_SDID" access="ReadOnly" description="System Device Identification Register" reset_value="0x6000" reset_mask="0xFF000">
      <BitField start="0" size="4" name="PINID" description="Pincount identification">
        <Enum name="1000" start="0b1000" description="100-pin" />
        <Enum name="1010" start="0b1010" description="144-pin" />
      </BitField>
      <BitField start="4" size="4" name="DIEID" description="Die ID">
        <Enum name="0" start="0b0000" description="First cut" />
      </BitField>
      <BitField start="8" size="4" name="REVID" description="Revision ID">
        <Enum name="0" start="0b0000" description="First cut" />
      </BitField>
      <BitField start="12" size="4" name="SRAMSIZE" description="SRAM Size">
        <Enum name="110" start="0b0110" description="32 KB SRAM" />
        <Enum name="111" start="0b0111" description="64 KB SRAM" />
      </BitField>
      <BitField start="16" size="4" name="ATTR" description="Attribute ID">
        <Enum name="0" start="0b0000" description="M0+ core" />
      </BitField>
      <BitField start="20" size="4" name="SERIESID" description="Series ID">
        <Enum name="11" start="0b0011" description="Metering Series" />
      </BitField>
      <BitField start="24" size="4" name="SUBFAMID" description="Sub-Family ID">
        <Enum name="000" start="0b0000" description="Device derivatives with NO AFE enabled" />
        <Enum name="001" start="0b0001" description="Device derivatives with 1 AFE enabled" />
        <Enum name="010" start="0b0010" description="Device derivatives with 2 AFE enabled" />
        <Enum name="011" start="0b0011" description="Device derivatives with 3 AFE enabled" />
        <Enum name="100" start="0b0100" description="Device derivatives with 4 AFE enabled" />
      </BitField>
      <BitField start="28" size="4" name="FAMID" description="Metering family ID">
        <Enum name="01" start="0b0001" description="Device derivatives without LCD" />
        <Enum name="11" start="0b0011" description="Device derivatives with LCD" />
      </BitField>
    </Register>
    <Register start="+0x1034" size="4" name="SIM_SCGC4" access="Read/Write" description="System Clock Gating Control Register 4" reset_value="0x78008050" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EWM" description="External Watchdog Monitor Clock gate control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="I2C0" description="I2C0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="8" size="1" name="I2C1" description="I2C1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="UART0" description="UART0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="UART1" description="UART1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="UART2" description="UART2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="UART3" description="UART3 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="15" size="1" name="VREF" description="VREF Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="18" size="1" name="CMP" description="High Speed Comparator Clock Gate Control.">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="21" size="1" name="SPI0" description="SPI0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="22" size="1" name="SPI1" description="SPI1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="23" size="1" name="SPI2" description="SPI2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="SIM_SCGC5" access="Read/Write" description="System Clock Gating Control Register 5" reset_value="0xB0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="SLCD" description="Segmented LCD Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="6" size="1" name="PORTA" description="PCTLA Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="PORTB" description="PCTLB Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="8" size="1" name="PORTC" description="PCTLC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="9" size="1" name="PORTD" description="PCTLD Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="PORTE" description="PCTLE Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="PORTF" description="PCTLF Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="PORTG" description="PCTLG Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="PORTH" description="PCTLH Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="14" size="1" name="PORTI" description="PCTLI Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="16" size="1" name="RTC" description="iRTC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="17" size="1" name="RTCREG" description="iRTC_REG_FILE Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="21" size="1" name="XBAR" description="Peripheral Crossbar Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="23" size="1" name="TMR0" description="QaudTimer channel 0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="TMR1" description="QaudTimer channel 1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="25" size="1" name="TMR2" description="QaudTimer channel 2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="26" size="1" name="TMR3" description="QaudTimer channel 3 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x103C" size="4" name="SIM_SCGC6" access="Read/Write" description="System Clock Gating Control Register 6" reset_value="0xC0000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTFA" description="FTFA Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMACHMUX" description="DMA Channel MUX Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="9" size="1" name="RNGA" description="RNGA Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="LPUART" description="LPUART Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="ADC" description="SAR ADC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="PIT0" description="PIT0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="14" size="1" name="PIT1" description="PIT1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="16" size="1" name="AFE" description="AFE Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="20" size="1" name="CRC" description="Programmable CRC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="22" size="1" name="PDB" description="PDB Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="23" size="1" name="PORTJ" description="PCTLJ Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="PORTK" description="PCTLK Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="25" size="1" name="PORTL" description="PCTLL Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="26" size="1" name="PORTM" description="PCTLM Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="28" size="1" name="LPTMR0" description="LPTMR Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="29" size="1" name="LPTMR1" description="LPTMR Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="SIM_SCGC7" access="Read/Write" description="System Clock Gating Control Register 7" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MPU" description="MPU Clock Gate control.">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMA" description="DMA Clock Gate control.">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="CAU" description="CAU Clock Gate control.">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1044" size="4" name="SIM_CLKDIV1" access="Read/Write" description="System Clock Divider Register 1" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="FLASHCLKMODE" description="Flash Clock Mode">
        <Enum name="0" start="0b0" description="Flash Clock is the same as BUS clock." />
        <Enum name="1" start="0b1" description="Flash Clock is a half of BUS clock." />
      </BitField>
      <BitField start="24" size="2" name="CLKDIVBUS" description="Bus Clock divider">
        <Enum name="00" start="0b00" description="SYSCLK:BUSCLK = 1:1" />
        <Enum name="01" start="0b01" description="SYSCLK:BUSCLK = 2:1" />
        <Enum name="10" start="0b10" description="SYSCLK:BUSCLK = 3:1" />
        <Enum name="11" start="0b11" description="SYSCLK:BUSCLK = 4:1" />
      </BitField>
      <BitField start="28" size="4" name="CLKDIVSYS" description="System Clock divider">
        <Enum name="00" start="0b0000" description="Divide by 1" />
        <Enum name="01" start="0b0001" description="Divide by 2" />
        <Enum name="10" start="0b0010" description="Divide by 3" />
        <Enum name="11" start="0b0011" description="Divide by 4 and so on... If FOPT[0] is 0, the divider is set to div-by-8 after system reset is deasserted (after completion of system initialization sequence)." />
      </BitField>
    </Register>
    <Register start="+0x104C" size="4" name="SIM_FCFG1" access="Read/Write" description="Flash Configuration Register 1" reset_value="0x70F0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASHDIS" description="Flash Disable">
        <Enum name="0" start="0b0" description="Flash is enabled" />
        <Enum name="1" start="0b1" description="Flash is disabled" />
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE" description="Flash Doze">
        <Enum name="0" start="0b0" description="Flash remains enabled during Wait mode" />
        <Enum name="1" start="0b1" description="Flash is disabled for the duration of Wait mode" />
      </BitField>
      <BitField start="24" size="4" name="PFSIZE" description="Program flash size">
        <Enum name="1001" start="0b1001" description="256 KB of program flash memory" />
        <Enum name="1011" start="0b1011" description="512 KB of program flash memory" />
        <Enum name="1111" start="0b1111" description="(Default)" />
      </BitField>
    </Register>
    <Register start="+0x1050" size="4" name="SIM_FCFG2" access="ReadOnly" description="Flash Configuration Register 2" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="7" name="MAXADDR1" description="Max address" />
      <BitField start="23" size="1" name="PLASH" description="Program Flash only" />
      <BitField start="24" size="7" name="MAXADDR0" description="Max address" />
    </Register>
    <Register start="+0x1054" size="4" name="SIM_UIDH" access="ReadOnly" description="Unique Identification Register High" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID127_96" description="Unique Identification UID[127:96]" />
    </Register>
    <Register start="+0x1058" size="4" name="SIM_UIDMH" access="ReadOnly" description="Unique Identification Register Mid-High" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID95_64" description="Unique Identification UID[95:64]" />
    </Register>
    <Register start="+0x105C" size="4" name="SIM_UIDML" access="ReadOnly" description="Unique Identification Register Mid-Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID63_32" description="Unique Identification UID[63:32]" />
    </Register>
    <Register start="+0x1060" size="4" name="SIM_UIDL" access="ReadOnly" description="Unique Identification Register Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID31_0" description="Unique Identification UID[31:0]" />
    </Register>
    <Register start="+0x106C" size="4" name="SIM_MISC_CTL" access="Read/Write" description="Miscellaneous Control Register" reset_value="0x80000000" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="OSCON" description="RTC oscillator status">
        <Enum name="0" start="0b0" description="RTC oscillator is disabled." />
        <Enum name="1" start="0b1" description="RTC oscillator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="PDBADCTRG" description="PDB bypass XBAR as ADC trigger">
        <Enum name="0" start="0b0" description="XBAR to trigger ADC" />
        <Enum name="1" start="0b1" description="PDB output to trigger ADC" />
      </BitField>
      <BitField start="2" size="2" name="DMADONESEL" description="DMA Done select">
        <Enum name="00" start="0b00" description="DMA0" />
        <Enum name="01" start="0b01" description="DMA1" />
        <Enum name="10" start="0b10" description="DMA2" />
        <Enum name="11" start="0b11" description="DMA3" />
      </BitField>
      <BitField start="4" size="2" name="AFECLKSEL" description="AFE Clock Source Select (SIMAFECLK selection)">
        <Enum name="00" start="0b00" description="MCG PLL Clock selected" />
        <Enum name="01" start="0b01" description="MCG FLL Clock selected" />
        <Enum name="10" start="0b10" description="OSC Clock selected" />
        <Enum name="11" start="0b11" description="Disabled" />
      </BitField>
      <BitField start="6" size="1" name="AFECLKPADDIR" description="AFE Clock Pad Direction">
        <Enum name="0" start="0b0" description="AFE CLK PAD is input" />
        <Enum name="1" start="0b1" description="AFE CLK PAD is output" />
      </BitField>
      <BitField start="7" size="1" name="UARTMODTYPE" description="UART Modulation Type">
        <Enum name="0" start="0b0" description="TypeA (OR'ed) Modulation selected for IrDA" />
        <Enum name="1" start="0b1" description="TypeB (AND'ed) Modulation selected for IrDA" />
      </BitField>
      <BitField start="8" size="1" name="UART0IRSEL" description="UART0 IrDA Select">
        <Enum name="0" start="0b0" description="Pad RX input (PTD[0], PTF[3] or PTK[3], as selected in Pinmux control) selected for RX input of UART0 and UART0 TX signal is not used for modulation" />
        <Enum name="1" start="0b1" description="UART0 selected for IrDA modulation. UART0 TX modulated by XBAR_OUT[14] and UART0 RX input connected to XBAR_OUT[13]. UARTxIRSEL cannot configure XBAR_OUT[14] and XBAR_OUT[13] automatically, and they need extra configuration in XBAR. User should configure XBAR[14:13] accordingly." />
      </BitField>
      <BitField start="9" size="1" name="UART1IRSEL" description="UART1 IrDA Select">
        <Enum name="0" start="0b0" description="Pad RX input (PTD[2], PTI[0] or PTK[5], as selected in Pinmux control) selected for RX input of UART1 and UART1 TX signal is not used for modulation" />
        <Enum name="1" start="0b1" description="UART1 selected for IrDA modulation. UART1 TX modulated by XBAR_OUT[14] and UART1 RX input connected to XBAR_OUT[13].UARTxIRSEL cannot configure XBAR_OUT[14] and XBAR_OUT[13] automatically, and they need extra configuration in XBAR. User should configure XBAR[14:13] accordingly." />
      </BitField>
      <BitField start="10" size="1" name="UART2IRSEL" description="UART2 IrDA Select">
        <Enum name="0" start="0b0" description="Pad RX input PTI[6] or PTE[6] selected for RX input of UART2 and UART2 TX signal is not used for modulation" />
        <Enum name="1" start="0b1" description="UART2 selected for IrDA modulation. UART2 TX modulated by XBAR_OUT[14] and UART2 RX input connected to XBAR_OUT[13].UARTxIRSEL cannot configure XBAR_OUT[14] and XBAR_OUT[13] automatically, and they need extra configuration in XBAR. User should configure XBAR[14:13] accordingly." />
      </BitField>
      <BitField start="11" size="1" name="UART3IRSEL" description="UART3 IrDA Select">
        <Enum name="0" start="0b0" description="Pad RX input (PTC[3] or PTD[7], as selected in Pinmux control) selected for RX input of UART3 and UART3 TX signal is not used for modulation" />
        <Enum name="1" start="0b1" description="UART3 selected for IrDA modulation. UART3 TX modulated by XBAR_OUT[14] and UART3 RX input connected to XBAR_OUT[13]. UARTxIRSEL cannot configure XBAR_OUT[14] and XBAR_OUT[13] automatically, and they need extra configuration in XBAR. User should configure XBAR[14:13] accordingly." />
      </BitField>
      <BitField start="12" size="1" name="RTC_OSC32K_INIT" description="RTC OSC32K clock count to 4096 done status" />
      <BitField start="13" size="1" name="RTC_OSC32K_COUNT4_INIT" description="RTC OSC32K clock count to 4 done status" />
      <BitField start="14" size="1" name="EWMINSEL" description="External Watchdog Monitor Input Select">
        <Enum name="0" start="0b0" description="Input from PAD (PTL[3], PTE[2] or PTE[3] as selected from Pinmux control )" />
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[32]" />
      </BitField>
      <BitField start="15" size="1" name="TMR0PLLSEL" description="Timer CH0 PLL clock Select">
        <Enum name="0" start="0b0" description="Selects Bus Clock as source for the Timer CH0" />
        <Enum name="1" start="0b1" description="Selects the PLL_AFE clock as the source for Timer CH0. The PLL_AFE clock source is itself selected using the MISC_CTL[5:4]" />
      </BitField>
      <BitField start="16" size="1" name="TMR0SCSEL" description="Quadtimer Channel0 Secondary Count source Select">
        <Enum name="0" start="0b0" description="Pad PTF1 or PTD5, depending upon PCTL configuration." />
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[5]" />
      </BitField>
      <BitField start="17" size="1" name="TMR1SCSEL" description="Quadtimer Channel1 Secondary Count source Select">
        <Enum name="0" start="0b0" description="Pad PTG0 or PTC6, depending upon PCTL configuration." />
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[6]" />
      </BitField>
      <BitField start="18" size="1" name="TMR2SCSEL" description="Quadtimer Channel2 Secondary Count source Select">
        <Enum name="0" start="0b0" description="Pad PTF7 or PTF0, depending upon PCTL configuration." />
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[7]" />
      </BitField>
      <BitField start="19" size="1" name="TMR3SCSEL" description="Quadtimer Channel3 Secondary Count source Select">
        <Enum name="0" start="0b0" description="Pad PTE5 or PTD1, depending upon PCTL configuration." />
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[8]" />
      </BitField>
      <BitField start="20" size="2" name="TMR0PCSSEL" description="Quadtimer Channel0 Primary Count Source Select">
        <Enum name="00" start="0b00" description="Bus Clock" />
        <Enum name="01" start="0b01" description="Peripheral Crossbar Output [9]" />
        <Enum name="10" start="0b10" description="Peripheral Crossbar Output [10]" />
        <Enum name="11" start="0b11" description="Disabled" />
      </BitField>
      <BitField start="22" size="2" name="TMR1PCSSEL" description="Quadtimer Channel1 Primary Count Source Select">
        <Enum name="00" start="0b00" description="Bus Clock" />
        <Enum name="01" start="0b01" description="Peripheral Crossbar Output [9]" />
        <Enum name="10" start="0b10" description="Peripheral Crossbar Output [10]" />
        <Enum name="11" start="0b11" description="Disabled" />
      </BitField>
      <BitField start="24" size="2" name="TMR2PCSSEL" description="Quadtimer Channel2 Primary Count Source Select">
        <Enum name="00" start="0b00" description="Bus Clock" />
        <Enum name="01" start="0b01" description="Peripheral Crossbar Output [9]" />
        <Enum name="10" start="0b10" description="Peripheral Crossbar Output [10]" />
        <Enum name="11" start="0b11" description="Disabled" />
      </BitField>
      <BitField start="26" size="2" name="TMR3PCSSEL" description="Quadtimer Channel3 Primary Count Source Select">
        <Enum name="00" start="0b00" description="Bus Clock" />
        <Enum name="01" start="0b01" description="Peripheral Crossbar Output [9]" />
        <Enum name="10" start="0b10" description="Peripheral Crossbar Output [10]" />
        <Enum name="11" start="0b11" description="Disabled" />
      </BitField>
      <BitField start="28" size="1" name="RTCCLKSEL" description="RTC Clock select">
        <Enum name="0" start="0b0" description="RTC OSC_32K clock selected" />
        <Enum name="1" start="0b1" description="MCGIRCLK selected" />
      </BitField>
      <BitField start="29" size="1" name="VREFBUFOUTEN" description="VrefBuffer Output Enable">
        <Enum name="0" start="0b0" description="Buffer does not drive PAD" />
        <Enum name="1" start="0b1" description="Buffer drives selected voltage (selected by vref_buffer_sel) on pad" />
      </BitField>
      <BitField start="30" size="1" name="VREFBUFINSEL" description="VrefBuffer Input Select">
        <Enum name="0" start="0b0" description="Internal Reference selected as Buffer Input" />
        <Enum name="1" start="0b1" description="External Reference selected as Buffer Input" />
      </BitField>
      <BitField start="31" size="1" name="VREFBUFPD" description="VrefBuffer Power Down">
        <Enum name="0" start="0b0" description="Buffer Enabled" />
        <Enum name="1" start="0b1" description="Buffer Powered Down" />
      </BitField>
    </Register>
    <Register start="+0x10C8" size="4" name="SIM_ADC_COMP0" access="ReadOnly" description="ADC Compensation Register 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="ADCCOMPVAL0" description="ADC Temperature Compensation Value 0" />
      <BitField start="16" size="16" name="ADCCOMPVAL1" description="ADC Temperature Compensation Value 1" />
    </Register>
    <Register start="+0x10CC" size="4" name="SIM_ADC_COMP1" access="ReadOnly" description="ADC Compensation Register 1" reset_value="0" reset_mask="0xFFFF0000">
      <BitField start="0" size="16" name="ADCCOMPVAL2" description="ADC Temperature Compensation Value 2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LCD" start="0x40043000" description="Segment Liquid Crystal Display">
    <Register start="+0" size="4" name="LCD_GCR" access="Read/Write" description="LCD General Control Register" reset_value="0x8300003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DUTY" description="LCD duty select">
        <Enum name="000" start="0b000" description="Use 1 BP (1/1 duty cycle)." />
        <Enum name="001" start="0b001" description="Use 2 BP (1/2 duty cycle)." />
        <Enum name="010" start="0b010" description="Use 3 BP (1/3 duty cycle)." />
        <Enum name="011" start="0b011" description="Use 4 BP (1/4 duty cycle). (Default)" />
        <Enum name="100" start="0b100" description="Use 5 BP (1/5 duty cycle)." />
        <Enum name="101" start="0b101" description="Use 6 BP (1/6 duty cycle)." />
        <Enum name="110" start="0b110" description="Use 7 BP (1/7 duty cycle)." />
        <Enum name="111" start="0b111" description="Use 8 BP (1/8 duty cycle)." />
      </BitField>
      <BitField start="3" size="3" name="LCLK" description="LCD Clock Prescaler" />
      <BitField start="6" size="1" name="SOURCE" description="LCD Clock Source Select">
        <Enum name="0" start="0b0" description="Selects the default clock as the LCD clock source." />
        <Enum name="1" start="0b1" description="Selects the alternate clock as the LCD clock source." />
      </BitField>
      <BitField start="7" size="1" name="LCDEN" description="LCD Driver Enable">
        <Enum name="0" start="0b0" description="All front plane and back plane pins are disabled. The LCD controller system is also disabled, and all LCD waveform generation clocks are stopped. V LL3 is connected to V DD internally." />
        <Enum name="1" start="0b1" description="LCD controller driver system is enabled, and front plane and back plane waveforms are generated. All LCD pins, LCD_Pn, enabled using the LCD Pin Enable register, output an LCD driver waveform. The back plane pins output an LCD driver back plane waveform based on the settings of DUTY[2:0]. Charge pump or resistor bias is enabled." />
      </BitField>
      <BitField start="8" size="1" name="LCDSTP" description="LCD Stop">
        <Enum name="0" start="0b0" description="Allows the LCD driver, charge pump, resistor bias network, and voltage regulator to continue running during Stop mode." />
        <Enum name="1" start="0b1" description="Disables the LCD driver, charge pump, resistor bias network, and voltage regulator when MCU enters Stop mode." />
      </BitField>
      <BitField start="9" size="1" name="LCDDOZE" description="LCD Doze enable">
        <Enum name="0" start="0b0" description="Allows the LCD driver, charge pump, resistor bias network, and voltage regulator to continue running during Doze mode." />
        <Enum name="1" start="0b1" description="Disables the LCD driver, charge pump, resistor bias network, and voltage regulator when MCU enters Doze mode." />
      </BitField>
      <BitField start="12" size="2" name="ALTDIV" description="LCD Alternate Clock Divider">
        <Enum name="00" start="0b00" description="Divide factor = 1 (No divide)" />
        <Enum name="01" start="0b01" description="Divide factor = 64" />
        <Enum name="10" start="0b10" description="Divide factor = 256" />
        <Enum name="11" start="0b11" description="Divide factor = 512" />
      </BitField>
      <BitField start="14" size="1" name="FDCIEN" description="LCD Fault Detection Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="No interrupt request is generated by this event." />
        <Enum name="1" start="0b1" description="When a fault is detected and FDCF bit is set, this event causes an interrupt request." />
      </BitField>
      <BitField start="17" size="1" name="VSUPPLY" description="Voltage Supply Control">
        <Enum name="0" start="0b0" description="Drive VLL3 internally from VDD" />
        <Enum name="1" start="0b1" description="Drive VLL3 externally from VDD or drive VLL1 internally from vIREG" />
      </BitField>
      <BitField start="20" size="2" name="LADJ" description="Load Adjust" />
      <BitField start="23" size="1" name="CPSEL" description="Charge Pump or Resistor Bias Select">
        <Enum name="0" start="0b0" description="LCD charge pump is disabled. Resistor network selected. (The internal 1/3-bias is forced.)" />
        <Enum name="1" start="0b1" description="LCD charge pump is selected. Resistor network disabled. (The internal 1/3-bias is forced.)" />
      </BitField>
      <BitField start="24" size="4" name="RVTRIM" description="Regulated Voltage Trim" />
      <BitField start="31" size="1" name="RVEN" description="Regulated Voltage Enable">
        <Enum name="0" start="0b0" description="Regulated voltage disabled." />
        <Enum name="1" start="0b1" description="Regulated voltage enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LCD_AR" access="Read/Write" description="LCD Auxiliary Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="BRATE" description="Blink-rate configuration" />
      <BitField start="3" size="1" name="BMODE" description="Blink mode">
        <Enum name="0" start="0b0" description="Display blank during the blink period." />
        <Enum name="1" start="0b1" description="Display alternate display during blink period (Ignored if duty is 5 or greater)." />
      </BitField>
      <BitField start="5" size="1" name="BLANK" description="Blank display mode">
        <Enum name="0" start="0b0" description="Normal or alternate display mode." />
        <Enum name="1" start="0b1" description="Blank display mode." />
      </BitField>
      <BitField start="6" size="1" name="ALT" description="Alternate display mode">
        <Enum name="0" start="0b0" description="Normal display mode." />
        <Enum name="1" start="0b1" description="Alternate display mode." />
      </BitField>
      <BitField start="7" size="1" name="BLINK" description="Blink command">
        <Enum name="0" start="0b0" description="Disables blinking." />
        <Enum name="1" start="0b1" description="Starts blinking at blinking frequency specified by LCD blink rate calculation." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LCD_FDCR" access="Read/Write" description="LCD Fault Detect Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FDPINID" description="Fault Detect Pin ID">
        <Enum name="000000" start="0b0" description="Fault detection for LCD_P0 pin." />
        <Enum name="000001" start="0b1" description="Fault detection for LCD_P1 pin." />
        <Enum name="111111" start="0b111111" description="Fault detection for LCD_P63 pin." />
      </BitField>
      <BitField start="6" size="1" name="FDBPEN" description="Fault Detect Back Plane Enable">
        <Enum name="0" start="0b0" description="Type of the selected pin under fault detect test is front plane." />
        <Enum name="1" start="0b1" description="Type of the selected pin under fault detect test is back plane." />
      </BitField>
      <BitField start="7" size="1" name="FDEN" description="Fault Detect Enable">
        <Enum name="0" start="0b0" description="Disable fault detection." />
        <Enum name="1" start="0b1" description="Enable fault detection." />
      </BitField>
      <BitField start="9" size="3" name="FDSWW" description="Fault Detect Sample Window Width">
        <Enum name="000" start="0b000" description="Sample window width is 4 sample clock cycles." />
        <Enum name="001" start="0b001" description="Sample window width is 8 sample clock cycles." />
        <Enum name="010" start="0b010" description="Sample window width is 16 sample clock cycles." />
        <Enum name="011" start="0b011" description="Sample window width is 32 sample clock cycles." />
        <Enum name="100" start="0b100" description="Sample window width is 64 sample clock cycles." />
        <Enum name="101" start="0b101" description="Sample window width is 128 sample clock cycles." />
        <Enum name="110" start="0b110" description="Sample window width is 256 sample clock cycles." />
        <Enum name="111" start="0b111" description="Sample window width is 512 sample clock cycles." />
      </BitField>
      <BitField start="12" size="3" name="FDPRS" description="Fault Detect Clock Prescaler">
        <Enum name="000" start="0b000" description="1/1 bus clock." />
        <Enum name="001" start="0b001" description="1/2 bus clock." />
        <Enum name="010" start="0b010" description="1/4 bus clock." />
        <Enum name="011" start="0b011" description="1/8 bus clock." />
        <Enum name="100" start="0b100" description="1/16 bus clock." />
        <Enum name="101" start="0b101" description="1/32 bus clock." />
        <Enum name="110" start="0b110" description="1/64 bus clock." />
        <Enum name="111" start="0b111" description="1/128 bus clock." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LCD_FDSR" access="Read/Write" description="LCD Fault Detect Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FDCNT" description="Fault Detect Counter">
        <Enum name="00000000" start="0b0" description="No &quot;one&quot; samples." />
        <Enum name="00000001" start="0b1" description="1 &quot;one&quot; samples." />
        <Enum name="00000010" start="0b10" description="2 &quot;one&quot; samples." />
        <Enum name="11111110" start="0b11111110" description="254 &quot;one&quot; samples." />
        <Enum name="11111111" start="0b11111111" description="255 or more &quot;one&quot; samples. The FDCNT can overflow. Therefore, FDSWW and FDPRS must be reconfigured for proper sampling." />
      </BitField>
      <BitField start="15" size="1" name="FDCF" description="Fault Detection Complete Flag">
        <Enum name="0" start="0b0" description="Fault detection is not completed." />
        <Enum name="1" start="0b1" description="Fault detection is completed." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="LCD_PENL" access="Read/Write" description="LCD Pin Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PEN" description="LCD Pin Enable">
        <Enum name="0" start="0b0" description="LCD operation disabled on LCD_Pn." />
        <Enum name="1" start="0b1" description="LCD operation enabled on LCD_Pn." />
      </BitField>
    </Register>
    <Register start="+0x10+4" size="4" name="LCD_PENH" access="Read/Write" description="LCD Pin Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PEN" description="LCD Pin Enable">
        <Enum name="0" start="0b0" description="LCD operation disabled on LCD_Pn." />
        <Enum name="1" start="0b1" description="LCD operation enabled on LCD_Pn." />
      </BitField>
    </Register>
    <Register start="+0x18+0" size="4" name="LCD_BPENL" access="Read/Write" description="LCD Back Plane Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BPEN" description="Back Plane Enable">
        <Enum name="0" start="0b0" description="Front plane operation enabled on LCD_Pn." />
        <Enum name="1" start="0b1" description="Back plane operation enabled on LCD_Pn." />
      </BitField>
    </Register>
    <Register start="+0x18+4" size="4" name="LCD_BPENH" access="Read/Write" description="LCD Back Plane Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BPEN" description="Back Plane Enable">
        <Enum name="0" start="0b0" description="Front plane operation enabled on LCD_Pn." />
        <Enum name="1" start="0b1" description="Back plane operation enabled on LCD_Pn." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LCD_WF3TO0" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF0" description="Controls segments or phases connected to LCD_P0 as described above for WF3." />
      <BitField start="8" size="8" name="WF1" description="Controls segments or phases connected to LCD_P1 as described above for WF3." />
      <BitField start="16" size="8" name="WF2" description="Controls segments or phases connected to LCD_P2 as described above for WF3." />
      <BitField start="24" size="8" name="WF3" description="Segment-on front plane operation - Each bit turns on or off the segments associated with LCD_P3 in the following pattern: HGFEDCBA (most significant bit controls segment H and least significant bit controls segment A)" />
    </Register>
    <Register start="+0x20" size="1" name="LCD_WF0" access="Read/Write" description="LCD Waveform Register 0." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="LCD_WF1" access="Read/Write" description="LCD Waveform Register 1." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="LCD_WF2" access="Read/Write" description="LCD Waveform Register 2." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="LCD_WF3" access="Read/Write" description="LCD Waveform Register 3." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LCD_WF7TO4" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF4" description="Controls segments or phases connected to LCD_P4 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF5" description="Controls segments or phases connected to LCD_P5 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF6" description="Controls segments or phases connected to LCD_P6 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF7" description="Controls segments or phases connected to LCD_P7 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x24" size="1" name="LCD_WF4" access="Read/Write" description="LCD Waveform Register 4." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x25" size="1" name="LCD_WF5" access="Read/Write" description="LCD Waveform Register 5." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x26" size="1" name="LCD_WF6" access="Read/Write" description="LCD Waveform Register 6." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x27" size="1" name="LCD_WF7" access="Read/Write" description="LCD Waveform Register 7." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LCD_WF11TO8" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF8" description="Controls segments or phases connected to LCD_P8 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF9" description="Controls segments or phases connected to LCD_P9 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF10" description="Controls segments or phases connected to LCD_P10 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF11" description="Controls segments or phases connected to LCD_P11 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x28" size="1" name="LCD_WF8" access="Read/Write" description="LCD Waveform Register 8." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x29" size="1" name="LCD_WF9" access="Read/Write" description="LCD Waveform Register 9." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2A" size="1" name="LCD_WF10" access="Read/Write" description="LCD Waveform Register 10." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2B" size="1" name="LCD_WF11" access="Read/Write" description="LCD Waveform Register 11." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="LCD_WF15TO12" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF12" description="Controls segments or phases connected to LCD_P12 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF13" description="Controls segments or phases connected to LCD_P13 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF14" description="Controls segments or phases connected to LCD_P14 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF15" description="Controls segments or phases connected to LCD_P15 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x2C" size="1" name="LCD_WF12" access="Read/Write" description="LCD Waveform Register 12." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2D" size="1" name="LCD_WF13" access="Read/Write" description="LCD Waveform Register 13." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="1" name="LCD_WF14" access="Read/Write" description="LCD Waveform Register 14." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2F" size="1" name="LCD_WF15" access="Read/Write" description="LCD Waveform Register 15." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="LCD_WF19TO16" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF16" description="Controls segments or phases connected to LCD_P16 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF17" description="Controls segments or phases connected to LCD_P17 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF18" description="Controls segments or phases connected to LCD_P18 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF19" description="Controls segments or phases connected to LCD_P19 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x30" size="1" name="LCD_WF16" access="Read/Write" description="LCD Waveform Register 16." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x31" size="1" name="LCD_WF17" access="Read/Write" description="LCD Waveform Register 17." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x32" size="1" name="LCD_WF18" access="Read/Write" description="LCD Waveform Register 18." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x33" size="1" name="LCD_WF19" access="Read/Write" description="LCD Waveform Register 19." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="LCD_WF23TO20" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF20" description="Controls segments or phases connected to LCD_P20 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF21" description="Controls segments or phases connected to LCD_P21 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF22" description="Controls segments or phases connected to LCD_P22 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF23" description="Controls segments or phases connected to LCD_P23 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x34" size="1" name="LCD_WF20" access="Read/Write" description="LCD Waveform Register 20." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x35" size="1" name="LCD_WF21" access="Read/Write" description="LCD Waveform Register 21." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x36" size="1" name="LCD_WF22" access="Read/Write" description="LCD Waveform Register 22." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x37" size="1" name="LCD_WF23" access="Read/Write" description="LCD Waveform Register 23." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="LCD_WF27TO24" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF24" description="Controls segments or phases connected to LCD_P24 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF25" description="Controls segments or phases connected to LCD_P25 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF26" description="Controls segments or phases connected to LCD_P26 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF27" description="Controls segments or phases connected to LCD_P27 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x38" size="1" name="LCD_WF24" access="Read/Write" description="LCD Waveform Register 24." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x39" size="1" name="LCD_WF25" access="Read/Write" description="LCD Waveform Register 25." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3A" size="1" name="LCD_WF26" access="Read/Write" description="LCD Waveform Register 26." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3B" size="1" name="LCD_WF27" access="Read/Write" description="LCD Waveform Register 27." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="LCD_WF31TO28" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF28" description="Controls segments or phases connected to LCD_P28 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF29" description="Controls segments or phases connected to LCD_P29 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF30" description="Controls segments or phases connected to LCD_P30 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF31" description="Controls segments or phases connected to LCD_P31 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x3C" size="1" name="LCD_WF28" access="Read/Write" description="LCD Waveform Register 28." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3D" size="1" name="LCD_WF29" access="Read/Write" description="LCD Waveform Register 29." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3E" size="1" name="LCD_WF30" access="Read/Write" description="LCD Waveform Register 30." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3F" size="1" name="LCD_WF31" access="Read/Write" description="LCD Waveform Register 31." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="LCD_WF35TO32" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF32" description="Controls segments or phases connected to LCD_P32 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF33" description="Controls segments or phases connected to LCD_P33 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF34" description="Controls segments or phases connected to LCD_P34 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF35" description="Controls segments or phases connected to LCD_P35 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x40" size="1" name="LCD_WF32" access="Read/Write" description="LCD Waveform Register 32." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x41" size="1" name="LCD_WF33" access="Read/Write" description="LCD Waveform Register 33." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x42" size="1" name="LCD_WF34" access="Read/Write" description="LCD Waveform Register 34." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x43" size="1" name="LCD_WF35" access="Read/Write" description="LCD Waveform Register 35." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="LCD_WF39TO36" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF36" description="Controls segments or phases connected to LCD_P36 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF37" description="Controls segments or phases connected to LCD_P37 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF38" description="Controls segments or phases connected to LCD_P38 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF39" description="Controls segments or phases connected to LCD_P39 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x44" size="1" name="LCD_WF36" access="Read/Write" description="LCD Waveform Register 36." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x45" size="1" name="LCD_WF37" access="Read/Write" description="LCD Waveform Register 37." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x46" size="1" name="LCD_WF38" access="Read/Write" description="LCD Waveform Register 38." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x47" size="1" name="LCD_WF39" access="Read/Write" description="LCD Waveform Register 39." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="LCD_WF43TO40" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF40" description="Controls segments or phases connected to LCD_P40 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF41" description="Controls segments or phases connected to LCD_P41 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF42" description="Controls segments or phases connected to LCD_P42 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF43" description="Controls segments or phases connected to LCD_P43 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x48" size="1" name="LCD_WF40" access="Read/Write" description="LCD Waveform Register 40." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x49" size="1" name="LCD_WF41" access="Read/Write" description="LCD Waveform Register 41." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4A" size="1" name="LCD_WF42" access="Read/Write" description="LCD Waveform Register 42." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4B" size="1" name="LCD_WF43" access="Read/Write" description="LCD Waveform Register 43." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="LCD_WF47TO44" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF44" description="Controls segments or phases connected to LCD_P44 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF45" description="Controls segments or phases connected to LCD_P45 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF46" description="Controls segments or phases connected to LCD_P46 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF47" description="Controls segments or phases connected to LCD_P47 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x4C" size="1" name="LCD_WF44" access="Read/Write" description="LCD Waveform Register 44." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4D" size="1" name="LCD_WF45" access="Read/Write" description="LCD Waveform Register 45." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4E" size="1" name="LCD_WF46" access="Read/Write" description="LCD Waveform Register 46." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4F" size="1" name="LCD_WF47" access="Read/Write" description="LCD Waveform Register 47." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="LCD_WF51TO48" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF48" description="Controls segments or phases connected to LCD_P48 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF49" description="Controls segments or phases connected to LCD_P49 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF50" description="Controls segments or phases connected to LCD_P50 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF51" description="Controls segments or phases connected to LCD_P51 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x50" size="1" name="LCD_WF48" access="Read/Write" description="LCD Waveform Register 48." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x51" size="1" name="LCD_WF49" access="Read/Write" description="LCD Waveform Register 49." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x52" size="1" name="LCD_WF50" access="Read/Write" description="LCD Waveform Register 50." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x53" size="1" name="LCD_WF51" access="Read/Write" description="LCD Waveform Register 51." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="LCD_WF55TO52" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF52" description="Controls segments or phases connected to LCD_P52 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF53" description="Controls segments or phases connected to LCD_P53 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF54" description="Controls segments or phases connected to LCD_P54 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF55" description="Controls segments or phases connected to LCD_P55 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x54" size="1" name="LCD_WF52" access="Read/Write" description="LCD Waveform Register 52." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x55" size="1" name="LCD_WF53" access="Read/Write" description="LCD Waveform Register 53." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x56" size="1" name="LCD_WF54" access="Read/Write" description="LCD Waveform Register 54." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x57" size="1" name="LCD_WF55" access="Read/Write" description="LCD Waveform Register 55." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="LCD_WF59TO56" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF56" description="Controls segments or phases connected to LCD_P56 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF57" description="Controls segments or phases connected to LCD_P57 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF58" description="Controls segments or phases connected to LCD_P58 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF59" description="Controls segments or phases connected to LCD_P59 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x58" size="1" name="LCD_WF56" access="Read/Write" description="LCD Waveform Register 56." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x59" size="1" name="LCD_WF57" access="Read/Write" description="LCD Waveform Register 57." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5A" size="1" name="LCD_WF58" access="Read/Write" description="LCD Waveform Register 58." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5B" size="1" name="LCD_WF59" access="Read/Write" description="LCD Waveform Register 59." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="LCD_WF63TO60" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF60" description="Controls segments or phases connected to LCD_P60 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF61" description="Controls segments or phases connected to LCD_P61 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF62" description="Controls segments or phases connected to LCD_P62 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF63" description="Controls segments or phases connected to LCD_P63 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x5C" size="1" name="LCD_WF60" access="Read/Write" description="LCD Waveform Register 60." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5D" size="1" name="LCD_WF61" access="Read/Write" description="LCD Waveform Register 61." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5E" size="1" name="LCD_WF62" access="Read/Write" description="LCD Waveform Register 62." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5F" size="1" name="LCD_WF63" access="Read/Write" description="LCD Waveform Register 63." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x40050000" description="Real Time Clock">
    <Register start="+0" size="2" name="RTC_YEARMON" access="Read/Write" description="RTC Year and Month Counters Register" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="MON_CNT" description="These bits give the value of the Months Counter . Valid Values are:">
        <Enum name="0000" start="0b0000" description="Illegal Value" />
        <Enum name="0001" start="0b0001" description="January" />
        <Enum name="0010" start="0b0010" description="February" />
        <Enum name="0011" start="0b0011" description="March" />
        <Enum name="0100" start="0b0100" description="April" />
        <Enum name="0101" start="0b0101" description="May" />
        <Enum name="0110" start="0b0110" description="June" />
        <Enum name="0111" start="0b0111" description="July" />
        <Enum name="1000" start="0b1000" description="August" />
        <Enum name="1001" start="0b1001" description="September" />
        <Enum name="1100" start="0b1100" description="December" />
        <Enum name="1101" start="0b1101" description="Illegal Value" />
        <Enum name="1110" start="0b1110" description="Illegal Value" />
        <Enum name="1111" start="0b1111" description="Illegal Value" />
      </BitField>
      <BitField start="8" size="8" name="YROFST" description="Year Offset Count Value" />
    </Register>
    <Register start="+0x2" size="2" name="RTC_DAYS" access="Read/Write" description="RTC Days and Day-of-Week Counters Register" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="DAY_CNT" description="Days Counter Value." />
      <BitField start="8" size="3" name="DOW" description="Day of Week Counter Value.">
        <Enum name="000" start="0b000" description="Sunday" />
        <Enum name="001" start="0b001" description="Monday" />
        <Enum name="010" start="0b010" description="Tuesday" />
        <Enum name="011" start="0b011" description="Wednesday" />
        <Enum name="100" start="0b100" description="Thrusday" />
        <Enum name="101" start="0b101" description="Friday" />
        <Enum name="110" start="0b110" description="Saturday" />
      </BitField>
    </Register>
    <Register start="+0x4" size="2" name="RTC_HOURMIN" access="Read/Write" description="RTC Hours and Minutes Counters Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="MIN_CNT" description="Minutes Counter Value." />
      <BitField start="8" size="5" name="HOUR_CNT" description="Hours Counter Value." />
    </Register>
    <Register start="+0x6" size="2" name="RTC_SECONDS" access="Read/Write" description="RTC Seconds Counters Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEC_CNT" description="Seconds Counter Value." />
    </Register>
    <Register start="+0x8" size="2" name="RTC_ALM_YEARMON" access="Read/Write" description="RTC Year and Months Alarm Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="ALM_MON" description="Months Value for Alarm." />
      <BitField start="8" size="8" name="ALM_YEAR" description="Year Value for Alarm." />
    </Register>
    <Register start="+0xA" size="2" name="RTC_ALM_DAYS" access="Read/Write" description="RTC Days Alarm Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="ALM_DAY" description="Days Value for Alarm." />
    </Register>
    <Register start="+0xC" size="2" name="RTC_ALM_HOURMIN" access="Read/Write" description="RTC Hours and Minutes Alarm Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="ALM_MIN" description="Minutes Value for Alarm." />
      <BitField start="8" size="5" name="ALM_HOUR" description="Hours Value for Alarm." />
    </Register>
    <Register start="+0xE" size="2" name="RTC_ALM_SECONDS" access="Read/Write" description="RTC Seconds Alarm Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="ALM_SEC" description="Seconds Value for Alarm. Same as Seconds Counter Value in SECONDSRTC Seconds Counters Register ." />
      <BitField start="8" size="1" name="DEC_SEC" description="Decrement Seconds Counter by 1." />
      <BitField start="9" size="1" name="INC_SEC" description="Increment Seconds Counter by 1." />
    </Register>
    <Register start="+0x10" size="2" name="RTC_CTRL" access="Read/Write" description="RTC Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="FINEEN" description="Fine compensation enable bit">
        <Enum name="1" start="0b1" description="Fine compensation is enabled." />
        <Enum name="0" start="0b0" description="Fine compensation is disabled" />
      </BitField>
      <BitField start="1" size="1" name="COMP_EN" description="Compensation enable bit 1'b0:- Coarse Compensation is disabled" />
      <BitField start="2" size="2" name="ALM_MATCH" description="Alarm Match bits.">
        <Enum name="00" start="0b00" description="Only Seconds, Minutes, and Hours matched." />
        <Enum name="01" start="0b01" description="Only Seconds, Minutes, Hours, and Days matched." />
        <Enum name="10" start="0b10" description="Only Seconds, Minutes, Hours, Days, and Months matched." />
        <Enum name="11" start="0b11" description="Only Seconds, Minutes, Hours, Days, Months, and Year (offset) matched." />
      </BitField>
      <BitField start="4" size="1" name="TIMER_STB_MASK" description="Sampling timer clocks mask">
        <Enum name="1" start="0b1" description="Sampling clocks are gated in standby mode" />
        <Enum name="0" start="0b0" description="Sampling clocks are not gated when in standby mode" />
      </BitField>
      <BitField start="6" size="1" name="DST_EN" description="Daylight Saving Enable.">
        <Enum name="0" start="0b0" description="Disabled. Daylight saving changes are not applied. Daylight saving registers can be modified." />
        <Enum name="1" start="0b1" description="Enabled. Daylight saving changes are applied." />
      </BitField>
      <BitField start="8" size="1" name="SWR" description="Software Reset bit.">
        <Enum name="0" start="0b0" description="Software Reset cleared." />
        <Enum name="1" start="0b1" description="Software Reset asserted." />
      </BitField>
      <BitField start="13" size="2" name="CLKOUT" description="RTC Clock Output Selection.">
        <Enum name="00" start="0b00" description="No Output Clock" />
        <Enum name="01" start="0b01" description="Fine 1 Hz Clock" />
        <Enum name="10" start="0b10" description="32.768 kHz Clock" />
        <Enum name="11" start="0b11" description="Coarse 1 Hz Clock" />
      </BitField>
    </Register>
    <Register start="+0x12" size="2" name="RTC_STATUS" access="Read/Write" description="RTC Status Register" reset_value="0x8" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="INVAL_BIT" description="Invalidate CPU read/write access bit.">
        <Enum name="0" start="0b0" description="Time /Date Counters can be read/written. Time /Date is valid." />
        <Enum name="1" start="0b1" description="Time /Date Counter values are changing or Time /Date is invalid and cannot be read or written." />
      </BitField>
      <BitField start="1" size="1" name="WRITE_PROT_EN" description="Write Protect Enable status bit.">
        <Enum name="0" start="0b0" description="Registers are unlocked and can be accessed." />
        <Enum name="1" start="0b1" description="Registers are locked and in read-only mode." />
      </BitField>
      <BitField start="2" size="1" name="CPU_LOW_VOLT" description="CPU Low Voltage Warning status bit.">
        <Enum name="0" start="0b0" description="CPU in Normal Operating Voltage." />
        <Enum name="1" start="0b1" description="CPU Voltage is below Normal Operating Voltage. RTC Registers in read-only mode." />
      </BitField>
      <BitField start="3" size="1" name="RST_SRC" description="Reset Source bit.">
        <Enum name="0" start="0b0" description="Part was reset due to Standby Mode Exit (that is when VDD is powered up and VBAT was not powered down at all)." />
        <Enum name="1" start="0b1" description="Part was reset due to Power-On Reset (that is Power On Reset when both VBAT and VDD are powered up)." />
      </BitField>
      <BitField start="5" size="1" name="CMP_INT" description="Compensation Interval bit." />
      <BitField start="6" size="2" name="WE" description="Write Enable bits.">
        <Enum name="10" start="0b10" description="Enable Write Protection - Registers are locked." />
      </BitField>
      <BitField start="8" size="1" name="BUS_ERR" description="Bus Error bit.">
        <Enum name="0" start="0b0" description="Read and Write accesses are normal." />
        <Enum name="1" start="0b1" description="Read or Write accesses occurred when INVAL_BIT was asserted." />
      </BitField>
      <BitField start="11" size="1" name="CMP_DONE" description="Compensation Done bit.">
        <Enum name="0" start="0b0" description="Compensation busy or not enabled." />
        <Enum name="1" start="0b1" description="Compensation completed." />
      </BitField>
    </Register>
    <Register start="+0x14" size="2" name="RTC_ISR" access="Read/Write" description="RTC Interrupt Status Register" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="TAMPER_IS" description="Tamper Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted (Default on reset) ." />
      </BitField>
      <BitField start="2" size="1" name="ALM_IS" description="Alarm Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="3" size="1" name="DAY_IS" description="Days Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="4" size="1" name="HOUR_IS" description="Hours Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="5" size="1" name="MIN_IS" description="Minutes Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="6" size="1" name="IS_1HZ" description="1 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="7" size="1" name="IS_2HZ" description="2 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="8" size="1" name="IS_4HZ" description="4 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="9" size="1" name="IS_8HZ" description="8 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="10" size="1" name="IS_16HZ" description="16 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="11" size="1" name="IS_32HZ" description="32 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="12" size="1" name="IS_64HZ" description="64 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="13" size="1" name="IS_128HZ" description="128 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="14" size="1" name="IS_256HZ" description="256 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
      <BitField start="15" size="1" name="IS_512HZ" description="512 Hz Interval Interrupt Status bit.">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted." />
        <Enum name="1" start="0b1" description="Interrupt is asserted." />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="RTC_IER" access="Read/Write" description="RTC Interrupt Enable Register" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="TAMPER_IE" description="Tamper Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled (Default on reset)." />
      </BitField>
      <BitField start="2" size="1" name="ALM_IE" description="Alarm Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DAY_IE" description="Days Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="HOUR_IE" description="Hours Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="5" size="1" name="MIN_IE" description="Minutes Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="IE_1HZ" description="1 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="IE_2HZ" description="2 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="8" size="1" name="IE_4HZ" description="4 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="9" size="1" name="IE_8HZ" description="8 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="10" size="1" name="IE_16HZ" description="16 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="11" size="1" name="IE_32HZ" description="32 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="12" size="1" name="IE_64HZ" description="64 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="13" size="1" name="IE_128HZ" description="128 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="14" size="1" name="IE_256HZ" description="256 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="15" size="1" name="IE_512HZ" description="512 Hz Interval Interrupt Enable bit.">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="2" name="RTC_GP_DATA_REG" access="Read/Write" description="RTC General Purpose Data Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="CFG0" description="32 kHz RTC OSC Control">
        <Enum name="0" start="0b0" description="Enables the oscillator" />
        <Enum name="1" start="0b1" description="Disables the oscillator" />
      </BitField>
      <BitField start="1" size="1" name="CFG1" description="Switched capacitor 2 pF enable">
        <Enum name="0" start="0b0" description="Disables capacitor" />
        <Enum name="1" start="0b1" description="Enables capacitor" />
      </BitField>
      <BitField start="2" size="1" name="CFG2" description="Switched capacitor 4 pF enable">
        <Enum name="0" start="0b0" description="Disables capacitor" />
        <Enum name="1" start="0b1" description="Enables capacitor" />
      </BitField>
      <BitField start="3" size="1" name="CFG3" description="Switched capacitor 8 pF enable">
        <Enum name="0" start="0b0" description="Disables capacitor" />
        <Enum name="1" start="0b1" description="Enables capacitor" />
      </BitField>
      <BitField start="4" size="1" name="CFG4" description="Switched capacitor 16 pF enable">
        <Enum name="0" start="0b0" description="Disables capacitor" />
        <Enum name="1" start="0b1" description="Enables capacitor" />
      </BitField>
      <BitField start="7" size="1" name="CFG7" description="Boot mode override bit">
        <Enum name="0" start="0b0" description="Boot in RUN" />
        <Enum name="1" start="0b1" description="Boot in VLPR" />
      </BitField>
    </Register>
    <Register start="+0x22" size="2" name="RTC_DST_HOUR" access="Read/Write" description="RTC Daylight Saving Hour Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="DST_END_HOUR" description="Daylight Saving Time (DST) Hours End Value." />
      <BitField start="8" size="5" name="DST_START_HOUR" description="Daylight Saving Time (DST) Hours Start Value." />
    </Register>
    <Register start="+0x24" size="2" name="RTC_DST_MONTH" access="Read/Write" description="RTC Daylight Saving Month Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DST_END_MONTH" description="Daylight Saving Time (DST) Month End Value." />
      <BitField start="8" size="4" name="DST_START_MONTH" description="Daylight Saving Time (DST) Month Start Value." />
    </Register>
    <Register start="+0x26" size="2" name="RTC_DST_DAY" access="Read/Write" description="RTC Daylight Saving Day Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="DST_END_DAY" description="Daylight Saving Time (DST) Day End Value." />
      <BitField start="8" size="5" name="DST_START_DAY" description="Daylight Saving Time (DST) Day Start Value." />
    </Register>
    <Register start="+0x28" size="2" name="RTC_COMPEN" access="Read/Write" description="RTC Compensation Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPEN_VAL" description="Compensation Value" />
    </Register>
    <Register start="+0x32" size="2" name="RTC_TAMPER_SCR" access="Read/Write" description="RTC Tamper Status and Control Register" reset_value="0x80F" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="TMPR_EN" description="Tamper Control" />
      <BitField start="8" size="4" name="TMPR_STS" description="Tamper Status Bit" />
    </Register>
    <Register start="+0x34" size="2" name="RTC_FILTER01_CFG" access="Read/Write" description="RTC Tamper 0 1 Filter Configuration Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="FIL_DUR1" description="Tamper Detect Bit 1 Filter Duration">
        <Enum name="0" start="0b0000" description="Filtering operation disabled." />
      </BitField>
      <BitField start="4" size="3" name="CLK_SEL1" description="Tamper Filter 1 Clock Select">
        <Enum name="000" start="0b000" description="32 kHz clock" />
        <Enum name="001" start="0b001" description="512 Hz clock" />
        <Enum name="010" start="0b010" description="128 Hz clock" />
        <Enum name="011" start="0b011" description="64 Hz clock" />
        <Enum name="100" start="0b100" description="16 Hz clock" />
        <Enum name="101" start="0b101" description="8 Hz clock" />
        <Enum name="110" start="0b110" description="4 Hz clock" />
        <Enum name="111" start="0b111" description="2 Hz clock" />
      </BitField>
      <BitField start="7" size="1" name="POL1" description="Tamper Detect Input Bit 1 Polarity Control">
        <Enum name="0" start="0b0" description="Tamper detect input bit 1 is active high." />
        <Enum name="1" start="0b1" description="Tamper detect input bit 1 is active low." />
      </BitField>
      <BitField start="8" size="4" name="FIL_DUR0" description="Tamper Detect Bit 0 Filter Duration">
        <Enum name="0" start="0b0000" description="Filtering operation disabled." />
      </BitField>
      <BitField start="12" size="3" name="CLK_SEL0" description="Tamper Filter 0 Clock Select">
        <Enum name="000" start="0b000" description="32 kHz clock" />
        <Enum name="001" start="0b001" description="512 Hz clock" />
        <Enum name="010" start="0b010" description="128 Hz clock" />
        <Enum name="011" start="0b011" description="64 Hz clock" />
        <Enum name="100" start="0b100" description="16 Hz clock" />
        <Enum name="101" start="0b101" description="8 Hz clock" />
        <Enum name="110" start="0b110" description="4 Hz clock" />
        <Enum name="111" start="0b111" description="2 Hz clock" />
      </BitField>
      <BitField start="15" size="1" name="POL0" description="Tamper Detect Input Bit 0 Polarity Control">
        <Enum name="0" start="0b0" description="Tamper detect input bit 0 is active high." />
        <Enum name="1" start="0b1" description="Tamper detect input bit 0 is active low." />
      </BitField>
    </Register>
    <Register start="+0x36" size="2" name="RTC_FILTER2_CFG" access="Read/Write" description="RTC Tamper 2 Filter Configuration Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="8" size="4" name="FIL_DUR2" description="Tamper Detect Bit 2 Filter Duration">
        <Enum name="0" start="0b0000" description="Filtering operation disabled." />
      </BitField>
      <BitField start="12" size="3" name="CLK_SEL2" description="Tamper Filter 2 Clock Select">
        <Enum name="000" start="0b000" description="32 kHz clock" />
        <Enum name="001" start="0b001" description="512 Hz clock" />
        <Enum name="010" start="0b010" description="128 Hz clock" />
        <Enum name="011" start="0b011" description="64 Hz clock" />
        <Enum name="100" start="0b100" description="16 Hz clock" />
        <Enum name="101" start="0b101" description="8 Hz clock" />
        <Enum name="110" start="0b110" description="4 Hz clock" />
        <Enum name="111" start="0b111" description="2 Hz clock" />
      </BitField>
      <BitField start="15" size="1" name="POL2" description="Tamper Detect Input Bit 2 Polarity Control">
        <Enum name="0" start="0b0" description="Tamper detect input bit 2 is active high." />
        <Enum name="1" start="0b1" description="Tamper detect input bit 2 is active low." />
      </BitField>
    </Register>
    <Register start="+0x42" size="2" name="RTC_CTRL2" access="Read/Write" description="RTC Control 2 Register" reset_value="0x80" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="TAMP_CFG_OVER" description="Tamper Configuration Over">
        <Enum name="0" start="0b0" description="Tamper filter processing disabled." />
        <Enum name="1" start="0b1" description="Tamper filter processing enabled. To enable the tamper feature, this bitfield should be set." />
      </BitField>
      <BitField start="5" size="2" name="WAKEUP_STATUS" description="Wakeup Status">
        <Enum name="00" start="0b00" description="The wakeup/hibernation pin is in HiZ mode." />
        <Enum name="01" start="0b01" description="The wakeup/hibernation pin is at logic 0. MCU is in sleep mode." />
        <Enum name="10" start="0b10" description="The wakeup/ hibernation pin is at logic 1. MCU is in sleep mode." />
      </BitField>
      <BitField start="7" size="1" name="WAKEUP_MODE" description="Wakeup Mode">
        <Enum name="0" start="0b0" description="Tamper pin 0 is used as the tamper pin." />
        <Enum name="1" start="0b1" description="Tamper pin 0 is used as a wakeup/hibernation pin." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG" start="0x40053000" description="Generation 2008 Watchdog Timer">
    <Register start="+0" size="2" name="WDOG_STCTRLH" access="Read/Write" description="Watchdog Status and Control Register High" reset_value="0x153" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="WDOGEN" description="Enables or disables the WDOG's operation">
        <Enum name="0" start="0b0" description="WDOG is disabled." />
        <Enum name="1" start="0b1" description="WDOG is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CLKSRC" description="Selects clock source for the WDOG timer and other internal timing operations.">
        <Enum name="0" start="0b0" description="WDOG clock sourced from LPO ." />
        <Enum name="1" start="0b1" description="WDOG clock sourced from alternate clock source." />
      </BitField>
      <BitField start="2" size="1" name="IRQRSTEN" description="Used to enable the debug breadcrumbs feature">
        <Enum name="0" start="0b0" description="WDOG time-out generates reset only." />
        <Enum name="1" start="0b1" description="WDOG time-out initially generates an interrupt. After WCT, it generates a reset." />
      </BitField>
      <BitField start="3" size="1" name="WINEN" description="Enables Windowing mode.">
        <Enum name="0" start="0b0" description="Windowing mode is disabled." />
        <Enum name="1" start="0b1" description="Windowing mode is enabled." />
      </BitField>
      <BitField start="4" size="1" name="ALLOWUPDATE" description="Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence">
        <Enum name="0" start="0b0" description="No further updates allowed to WDOG write-once registers." />
        <Enum name="1" start="0b1" description="WDOG write-once registers can be unlocked for updating." />
      </BitField>
      <BitField start="5" size="1" name="DBGEN" description="Enables or disables WDOG in Debug mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Debug mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Debug mode." />
      </BitField>
      <BitField start="6" size="1" name="STOPEN" description="Enables or disables WDOG in Stop mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Stop mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Stop mode." />
      </BitField>
      <BitField start="10" size="1" name="TESTWDOG" description="Puts the watchdog in the functional test mode" />
      <BitField start="11" size="1" name="TESTSEL" description="Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer.">
        <Enum name="0" start="0b0" description="Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test." />
        <Enum name="1" start="0b1" description="Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing." />
      </BitField>
      <BitField start="12" size="2" name="BYTESEL" description="This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode.">
        <Enum name="00" start="0b00" description="Byte 0 selected" />
        <Enum name="01" start="0b01" description="Byte 1 selected" />
        <Enum name="10" start="0b10" description="Byte 2 selected" />
        <Enum name="11" start="0b11" description="Byte 3 selected" />
      </BitField>
      <BitField start="14" size="1" name="DISTESTWDOG" description="Allows the WDOG's functional test mode to be disabled permanently">
        <Enum name="0" start="0b0" description="WDOG functional test mode is not disabled." />
        <Enum name="1" start="0b1" description="WDOG functional test mode is disabled permanently until reset." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="WDOG_STCTRLL" access="Read/Write" description="Watchdog Status and Control Register Low" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="15" size="1" name="INTFLG" description="Interrupt flag" />
    </Register>
    <Register start="+0x4" size="2" name="WDOG_TOVALH" access="Read/Write" description="Watchdog Time-out Value Register High" reset_value="0x4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALHIGH" description="Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer" />
    </Register>
    <Register start="+0x6" size="2" name="WDOG_TOVALL" access="Read/Write" description="Watchdog Time-out Value Register Low" reset_value="0x4B40" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALLOW" description="Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer" />
    </Register>
    <Register start="+0x8" size="2" name="WDOG_WINH" access="Read/Write" description="Watchdog Window Register High" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINHIGH" description="Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog" />
    </Register>
    <Register start="+0xA" size="2" name="WDOG_WINL" access="Read/Write" description="Watchdog Window Register Low" reset_value="0x10" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINLOW" description="Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog" />
    </Register>
    <Register start="+0xC" size="2" name="WDOG_REFRESH" access="Read/Write" description="Watchdog Refresh register" reset_value="0xB480" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGREFRESH" description="Watchdog refresh register" />
    </Register>
    <Register start="+0xE" size="2" name="WDOG_UNLOCK" access="Read/Write" description="Watchdog Unlock register" reset_value="0xD928" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGUNLOCK" description="Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again" />
    </Register>
    <Register start="+0x10" size="2" name="WDOG_TMROUTH" access="Read/Write" description="Watchdog Timer Output Register High" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTHIGH" description="Shows the value of the upper 16 bits of the watchdog timer." />
    </Register>
    <Register start="+0x12" size="2" name="WDOG_TMROUTL" access="Read/Write" description="Watchdog Timer Output Register Low" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTLOW" description="Shows the value of the lower 16 bits of the watchdog timer." />
    </Register>
    <Register start="+0x14" size="2" name="WDOG_RSTCNT" access="Read/Write" description="Watchdog Reset Count register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="RSTCNT" description="Counts the number of times the watchdog resets the system" />
    </Register>
    <Register start="+0x16" size="2" name="WDOG_PRESC" access="Read/Write" description="Watchdog Prescaler register" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="8" size="3" name="PRESCVAL" description="3-bit prescaler for the watchdog clock source" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XBAR" start="0x40055000" description="Crossbar Switch">
    <Register start="+0" size="2" name="XBAR_SEL0" access="Read/Write" description="Crossbar Select Register 0" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL0" description="Input (XBAR_INn) to be muxed to XBAR_OUT0 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL1" description="Input (XBAR_INn) to be muxed to XBAR_OUT1 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="XBAR_SEL1" access="Read/Write" description="Crossbar Select Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL2" description="Input (XBAR_INn) to be muxed to XBAR_OUT2 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL3" description="Input (XBAR_INn) to be muxed to XBAR_OUT3 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x4" size="2" name="XBAR_SEL2" access="Read/Write" description="Crossbar Select Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL4" description="Input (XBAR_INn) to be muxed to XBAR_OUT4 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL5" description="Input (XBAR_INn) to be muxed to XBAR_OUT5 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="XBAR_SEL3" access="Read/Write" description="Crossbar Select Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL6" description="Input (XBAR_INn) to be muxed to XBAR_OUT6 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL7" description="Input (XBAR_INn) to be muxed to XBAR_OUT7 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x8" size="2" name="XBAR_SEL4" access="Read/Write" description="Crossbar Select Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL8" description="Input (XBAR_INn) to be muxed to XBAR_OUT8 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL9" description="Input (XBAR_INn) to be muxed to XBAR_OUT9 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="XBAR_SEL5" access="Read/Write" description="Crossbar Select Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL10" description="Input (XBAR_INn) to be muxed to XBAR_OUT10 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL11" description="Input (XBAR_INn) to be muxed to XBAR_OUT11 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0xC" size="2" name="XBAR_SEL6" access="Read/Write" description="Crossbar Select Register 6" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL12" description="Input (XBAR_INn) to be muxed to XBAR_OUT12 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL13" description="Input (XBAR_INn) to be muxed to XBAR_OUT13 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="XBAR_SEL7" access="Read/Write" description="Crossbar Select Register 7" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL14" description="Input (XBAR_INn) to be muxed to XBAR_OUT14 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL15" description="Input (XBAR_INn) to be muxed to XBAR_OUT15 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x10" size="2" name="XBAR_SEL8" access="Read/Write" description="Crossbar Select Register 8" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL16" description="Input (XBAR_INn) to be muxed to XBAR_OUT16 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL17" description="Input (XBAR_INn) to be muxed to XBAR_OUT17 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x12" size="2" name="XBAR_SEL9" access="Read/Write" description="Crossbar Select Register 9" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL18" description="Input (XBAR_INn) to be muxed to XBAR_OUT18 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL19" description="Input (XBAR_INn) to be muxed to XBAR_OUT19 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x14" size="2" name="XBAR_SEL10" access="Read/Write" description="Crossbar Select Register 10" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL20" description="Input (XBAR_INn) to be muxed to XBAR_OUT20 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL21" description="Input (XBAR_INn) to be muxed to XBAR_OUT21 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="XBAR_SEL11" access="Read/Write" description="Crossbar Select Register 11" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL22" description="Input (XBAR_INn) to be muxed to XBAR_OUT22 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL23" description="Input (XBAR_INn) to be muxed to XBAR_OUT23 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x18" size="2" name="XBAR_SEL12" access="Read/Write" description="Crossbar Select Register 12" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL24" description="Input (XBAR_INn) to be muxed to XBAR_OUT24 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL25" description="Input (XBAR_INn) to be muxed to XBAR_OUT25 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="2" name="XBAR_SEL13" access="Read/Write" description="Crossbar Select Register 13" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL26" description="Input (XBAR_INn) to be muxed to XBAR_OUT26 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL27" description="Input (XBAR_INn) to be muxed to XBAR_OUT27 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="2" name="XBAR_SEL14" access="Read/Write" description="Crossbar Select Register 14" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL28" description="Input (XBAR_INn) to be muxed to XBAR_OUT28 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL29" description="Input (XBAR_INn) to be muxed to XBAR_OUT29 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="2" name="XBAR_SEL15" access="Read/Write" description="Crossbar Select Register 15" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL30" description="Input (XBAR_INn) to be muxed to XBAR_OUT30 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL31" description="Input (XBAR_INn) to be muxed to XBAR_OUT31 (refer to Functional Description section for input/output assignment)">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x20" size="2" name="XBAR_SEL16" access="Read/Write" description="Crossbar Select Register 16" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL32" description="Input (XBAR_INn) to be muxed to XBAR_OUT32">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL33" description="Input (XBAR_INn) to be muxed to XBAR_OUT33">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x22" size="2" name="XBAR_SEL17" access="Read/Write" description="Crossbar Select Register 17" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL34" description="Input (XBAR_INn) to be muxed to XBAR_OUT34">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL35" description="Input (XBAR_INn) to be muxed to XBAR_OUT35">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x24" size="2" name="XBAR_SEL18" access="Read/Write" description="Crossbar Select Register 18" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL36" description="Input (XBAR_INn) to be muxed to XBAR_OUT36">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL37" description="Input (XBAR_INn) to be muxed to XBAR_OUT37">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x26" size="2" name="XBAR_SEL19" access="Read/Write" description="Crossbar Select Register 19" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL38" description="Input (XBAR_INn) to be muxed to XBAR_OUT38">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL39" description="Input (XBAR_INn) to be muxed to XBAR_OUT39">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x28" size="2" name="XBAR_SEL20" access="Read/Write" description="Crossbar Select Register 20" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL40" description="Input (XBAR_INn) to be muxed to XBAR_OUT40">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL41" description="Input (XBAR_INn) to be muxed to XBAR_OUT41">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x2A" size="2" name="XBAR_SEL21" access="Read/Write" description="Crossbar Select Register 21" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL42" description="Input (XBAR_INn) to be muxed to XBAR_OUT42">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
      <BitField start="8" size="6" name="SEL43" description="Input (XBAR_INn) to be muxed to XBAR_OUT43">
        <Enum name="000000" start="0b0" description="Logic 1 (VDD)" />
        <Enum name="000001" start="0b1" description="Logic 0 (VSS)" />
        <Enum name="000010" start="0b10" description="AFE modulator clock output" />
        <Enum name="000011" start="0b11" description="AFE modulator 0 data output" />
        <Enum name="000100" start="0b100" description="LPTimer0 Output" />
        <Enum name="000101" start="0b101" description="Clock Output" />
        <Enum name="000110" start="0b110" description="Quad Timer channel 0 output" />
        <Enum name="000111" start="0b111" description="Quad Timer channel 1 output" />
        <Enum name="001000" start="0b1000" description="Quad Timer channel 2 output" />
        <Enum name="001001" start="0b1001" description="Quad Timer channel 3 output" />
        <Enum name="001010" start="0b1010" description="iRTC Clock Output" />
        <Enum name="001011" start="0b1011" description="CMP0 Output" />
        <Enum name="001100" start="0b1100" description="CMP1 Output" />
        <Enum name="001101" start="0b1101" description="iRTC Alarm Output" />
        <Enum name="001110" start="0b1110" description="UART TX Output (after modulation)" />
        <Enum name="001111" start="0b1111" description="EWM Output (EWM_OUT)" />
        <Enum name="010000" start="0b10000" description="PIT 0 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="010001" start="0b10001" description="XBAR Input pin 0" />
        <Enum name="010010" start="0b10010" description="XBAR Input pin 1" />
        <Enum name="010011" start="0b10011" description="XBAR Input pin 2" />
        <Enum name="010100" start="0b10100" description="XBAR Input pin 3" />
        <Enum name="010101" start="0b10101" description="XBAR Input pin 4" />
        <Enum name="010110" start="0b10110" description="XBAR Input pin 5" />
        <Enum name="010111" start="0b10111" description="XBAR Input pin 6" />
        <Enum name="011000" start="0b11000" description="XBAR Input pin 7" />
        <Enum name="011001" start="0b11001" description="XBAR Input pin 8" />
        <Enum name="011010" start="0b11010" description="ORed conversion complete flag for all SAR ADC channels" />
        <Enum name="011011" start="0b11011" description="ORed conversion complete flag for all AFE channels" />
        <Enum name="011100" start="0b11100" description="AFE Channel 0 conversion complete" />
        <Enum name="011101" start="0b11101" description="AFE Channel 1 conversion complete" />
        <Enum name="011110" start="0b11110" description="AFE Channel 2 conversion complete" />
        <Enum name="011111" start="0b11111" description="AFE Channel 3 conversion complete" />
        <Enum name="100000" start="0b100000" description="DMA Done Signal" />
        <Enum name="100001" start="0b100001" description="XBAR Input pin 9" />
        <Enum name="100010" start="0b100010" description="XBAR Input pin 10" />
        <Enum name="100011" start="0b100011" description="CMP2 Output" />
        <Enum name="100100" start="0b100100" description="PIT 0 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100101" start="0b100101" description="PIT 1 Timer Interrupt Flag 0 (Timeout 0)" />
        <Enum name="100110" start="0b100110" description="PIT 1 Timer Interrupt Flag 1 (Timeout 1)" />
        <Enum name="100111" start="0b100111" description="AFE modulator 1 data output" />
        <Enum name="101000" start="0b101000" description="AFE modulator 2 data output" />
        <Enum name="101001" start="0b101001" description="AFE modulator 3 data output" />
        <Enum name="101010" start="0b101010" description="SAR ADC conversion complete A" />
        <Enum name="101011" start="0b101011" description="SAR ADC conversion complete B" />
        <Enum name="101100" start="0b101100" description="SAR ADC conversion complete C" />
        <Enum name="101101" start="0b101101" description="SAR ADC conversion complete D" />
        <Enum name="101110" start="0b101110" description="PDB0 CH0 Pre-trigger 0" />
        <Enum name="101111" start="0b101111" description="PDB0 CH0 Pre-trigger 1" />
        <Enum name="110000" start="0b110000" description="PDB0 CH0 Pre-trigger 2" />
        <Enum name="110001" start="0b110001" description="PDB0 CH0 Pre-trigger 3" />
        <Enum name="110010" start="0b110010" description="PDB0 CH0 Trigger" />
        <Enum name="110011" start="0b110011" description="PDB0 Pulse-Out 0" />
        <Enum name="110100" start="0b110100" description="LPTimer1 Output" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="2" name="XBAR_CTRL0" access="Read/Write" description="Crossbar Control Register 0" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="DEN0" description="DMA Enable for XBAR_OUT0">
        <Enum name="0" start="0b0" description="DMA disabled" />
        <Enum name="1" start="0b1" description="DMA enabled" />
      </BitField>
      <BitField start="1" size="1" name="IEN0" description="Interrupt Enable for XBAR_OUT0">
        <Enum name="0" start="0b0" description="Interrupt disabled" />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="2" name="EDGE0" description="Active edge for edge detection on XBAR_OUT0">
        <Enum name="00" start="0b00" description="STS0 never asserts" />
        <Enum name="01" start="0b01" description="STS0 asserts on rising edges of XBAR_OUT0" />
        <Enum name="10" start="0b10" description="STS0 asserts on falling edges of XBAR_OUT0" />
        <Enum name="11" start="0b11" description="STS0 asserts on rising and falling edges of XBAR_OUT0" />
      </BitField>
      <BitField start="4" size="1" name="STS0" description="Edge detection status for XBAR_OUT0">
        <Enum name="0" start="0b0" description="Active edge not yet detected on XBAR_OUT0" />
        <Enum name="1" start="0b1" description="Active edge detected on XBAR_OUT0" />
      </BitField>
      <BitField start="8" size="1" name="DEN1" description="DMA Enable for XBAR_OUT1">
        <Enum name="0" start="0b0" description="DMA disabled" />
        <Enum name="1" start="0b1" description="DMA enabled" />
      </BitField>
      <BitField start="9" size="1" name="IEN1" description="Interrupt Enable for XBAR_OUT1">
        <Enum name="0" start="0b0" description="Interrupt disabled" />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="2" name="EDGE1" description="Active edge for edge detection on XBAR_OUT1">
        <Enum name="00" start="0b00" description="STS1 never asserts" />
        <Enum name="01" start="0b01" description="STS1 asserts on rising edges of XBAR_OUT1" />
        <Enum name="10" start="0b10" description="STS1 asserts on falling edges of XBAR_OUT1" />
        <Enum name="11" start="0b11" description="STS1 asserts on rising and falling edges of XBAR_OUT1" />
      </BitField>
      <BitField start="12" size="1" name="STS1" description="Edge detection status for XBAR_OUT1">
        <Enum name="0" start="0b0" description="Active edge not yet detected on XBAR_OUT1" />
        <Enum name="1" start="0b1" description="Active edge detected on XBAR_OUT1" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="2" name="XBAR_CTRL1" access="Read/Write" description="Crossbar Control Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="DEN2" description="DMA Enable for XBAR_OUT2">
        <Enum name="0" start="0b0" description="DMA disabled" />
        <Enum name="1" start="0b1" description="DMA enabled" />
      </BitField>
      <BitField start="1" size="1" name="IEN2" description="Interrupt Enable for XBAR_OUT2">
        <Enum name="0" start="0b0" description="Interrupt disabled" />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="2" name="EDGE2" description="Active edge for edge detection on XBAR_OUT2">
        <Enum name="00" start="0b00" description="STS2 never asserts" />
        <Enum name="01" start="0b01" description="STS2 asserts on rising edges of XBAR_OUT2" />
        <Enum name="10" start="0b10" description="STS2 asserts on falling edges of XBAR_OUT2" />
        <Enum name="11" start="0b11" description="STS2 asserts on rising and falling edges of XBAR_OUT2" />
      </BitField>
      <BitField start="4" size="1" name="STS2" description="Edge detection status for XBAR_OUT2">
        <Enum name="0" start="0b0" description="Active edge not yet detected on XBAR_OUT2" />
        <Enum name="1" start="0b1" description="Active edge detected on XBAR_OUT2" />
      </BitField>
      <BitField start="8" size="1" name="DEN3" description="DMA Enable for XBAR_OUT3">
        <Enum name="0" start="0b0" description="DMA disabled" />
        <Enum name="1" start="0b1" description="DMA enabled" />
      </BitField>
      <BitField start="9" size="1" name="IEN3" description="Interrupt Enable for XBAR_OUT3">
        <Enum name="0" start="0b0" description="Interrupt disabled" />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="2" name="EDGE3" description="Active edge for edge detection on XBAR_OUT3">
        <Enum name="00" start="0b00" description="STS3 never asserts" />
        <Enum name="01" start="0b01" description="STS3 asserts on rising edges of XBAR_OUT3" />
        <Enum name="10" start="0b10" description="STS3 asserts on falling edges of XBAR_OUT3" />
        <Enum name="11" start="0b11" description="STS3 asserts on rising and falling edges of XBAR_OUT3" />
      </BitField>
      <BitField start="12" size="1" name="STS3" description="Edge detection status for XBAR_OUT3">
        <Enum name="0" start="0b0" description="Active edge not yet detected on XBAR_OUT3" />
        <Enum name="1" start="0b1" description="Active edge detected on XBAR_OUT3" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR0" start="0x40057000" description="Quad Timer">
    <Register start="+0" size="2" name="TMR0_COMP1" access="Read/Write" description="Timer Channel Compare Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_1" description="Comparison Value 1" />
    </Register>
    <Register start="+0x2" size="2" name="TMR0_COMP2" access="Read/Write" description="Timer Channel Compare Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_2" description="Comparison Value 2" />
    </Register>
    <Register start="+0x4" size="2" name="TMR0_CAPT" access="Read/Write" description="Timer Channel Capture Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTURE" description="Capture Value" />
    </Register>
    <Register start="+0x6" size="2" name="TMR0_LOAD" access="Read/Write" description="Timer Channel Load Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="LOAD" description="Timer Load Register" />
    </Register>
    <Register start="+0x8" size="2" name="TMR0_HOLD" access="Read/Write" description="Timer Channel Hold Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="HOLD" description="This read/write register stores the counter's values of specific channels whenever any of the four counters within a module is read" />
    </Register>
    <Register start="+0xA" size="2" name="TMR0_CNTR" access="Read/Write" description="Timer Channel Counter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COUNTER" description="This read/write register is the counter for the corresponding channel in a timer module." />
    </Register>
    <Register start="+0xC" size="2" name="TMR0_CTRL" access="Read/Write" description="Timer Channel Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="3" name="OUTMODE" description="Output Mode">
        <Enum name="000" start="0b000" description="Asserted while counter is active" />
        <Enum name="001" start="0b001" description="Clear OFLAG output on successful compare" />
        <Enum name="010" start="0b010" description="Set OFLAG output on successful compare" />
        <Enum name="011" start="0b011" description="Toggle OFLAG output on successful compare" />
        <Enum name="100" start="0b100" description="Toggle OFLAG output using alternating compare registers" />
        <Enum name="101" start="0b101" description="Set on compare, cleared on secondary source input edge" />
        <Enum name="110" start="0b110" description="Set on compare, cleared on counter rollover" />
        <Enum name="111" start="0b111" description="Enable gated clock output while counter is active" />
      </BitField>
      <BitField start="3" size="1" name="COINIT" description="Co-Channel Initialization">
        <Enum name="0" start="0b0" description="Co-channel counter/timers cannot force a re-initialization of this counter/timer" />
        <Enum name="1" start="0b1" description="Co-channel counter/timers may force a re-initialization of this counter/timer" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="Count Direction">
        <Enum name="0" start="0b0" description="Count up." />
        <Enum name="1" start="0b1" description="Count down." />
      </BitField>
      <BitField start="5" size="1" name="LENGTH" description="Count Length">
        <Enum name="0" start="0b0" description="Count until roll over at $FFFF and continue from $0000." />
        <Enum name="1" start="0b1" description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on." />
      </BitField>
      <BitField start="6" size="1" name="ONCE" description="Count Once">
        <Enum name="0" start="0b0" description="Count repeatedly." />
        <Enum name="1" start="0b1" description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops." />
      </BitField>
      <BitField start="7" size="2" name="SCS" description="Secondary Count Source">
        <Enum name="00" start="0b00" description="Counter 0 input pin" />
        <Enum name="01" start="0b01" description="Counter 1 input pin" />
        <Enum name="10" start="0b10" description="Counter 2 input pin" />
        <Enum name="11" start="0b11" description="Counter 3 input pin" />
      </BitField>
      <BitField start="9" size="4" name="PCS" description="Primary Count Source">
        <Enum name="0000" start="0b0000" description="Counter 0 input pin" />
        <Enum name="0001" start="0b0001" description="Counter 1 input pin" />
        <Enum name="0010" start="0b0010" description="Counter 2 input pin" />
        <Enum name="0011" start="0b0011" description="Counter 3 input pin" />
        <Enum name="0100" start="0b0100" description="Counter 0 output" />
        <Enum name="0101" start="0b0101" description="Counter 1 output" />
        <Enum name="0110" start="0b0110" description="Counter 2 output" />
        <Enum name="0111" start="0b0111" description="Counter 3 output" />
        <Enum name="1000" start="0b1000" description="IP bus clock divide by 1 prescaler" />
        <Enum name="1001" start="0b1001" description="IP bus clock divide by 2 prescaler" />
        <Enum name="1010" start="0b1010" description="IP bus clock divide by 4 prescaler" />
        <Enum name="1011" start="0b1011" description="IP bus clock divide by 8 prescaler" />
        <Enum name="1100" start="0b1100" description="IP bus clock divide by 16 prescaler" />
        <Enum name="1101" start="0b1101" description="IP bus clock divide by 32 prescaler" />
        <Enum name="1110" start="0b1110" description="IP bus clock divide by 64 prescaler" />
        <Enum name="1111" start="0b1111" description="IP bus clock divide by 128 prescaler" />
      </BitField>
      <BitField start="13" size="3" name="CM" description="Count Mode">
        <Enum name="000" start="0b000" description="No operation" />
        <Enum name="001" start="0b001" description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]." />
        <Enum name="010" start="0b010" description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode." />
        <Enum name="011" start="0b011" description="Count rising edges of primary source while secondary input high active" />
        <Enum name="100" start="0b100" description="Quadrature count mode, uses primary and secondary sources" />
        <Enum name="101" start="0b101" description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1." />
        <Enum name="110" start="0b110" description="Edge of secondary source triggers primary count until compare" />
        <Enum name="111" start="0b111" description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs." />
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="TMR0_SCTRL" access="Read/Write" description="Timer Channel Status and Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="OEN" description="Output Enable">
        <Enum name="0" start="0b0" description="The external pin is configured as an input." />
        <Enum name="1" start="0b1" description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS." />
      </BitField>
      <BitField start="1" size="1" name="OPS" description="Output Polarity Select">
        <Enum name="0" start="0b0" description="True polarity." />
        <Enum name="1" start="0b1" description="Inverted polarity." />
      </BitField>
      <BitField start="2" size="1" name="FORCE" description="Force OFLAG Output" />
      <BitField start="3" size="1" name="VAL" description="Forced OFLAG Value" />
      <BitField start="4" size="1" name="EEOF" description="Enable External OFLAG Force" />
      <BitField start="5" size="1" name="MSTR" description="Master Mode" />
      <BitField start="6" size="2" name="CAPTURE_MODE" description="Input Capture Mode">
        <Enum name="00" start="0b00" description="Capture function is disabled" />
        <Enum name="01" start="0b01" description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input" />
        <Enum name="10" start="0b10" description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input" />
        <Enum name="11" start="0b11" description="Load capture register on both edges of input" />
      </BitField>
      <BitField start="8" size="1" name="INPUT" description="External Input Signal" />
      <BitField start="9" size="1" name="IPS" description="Input Polarity Select" />
      <BitField start="10" size="1" name="IEFIE" description="Input Edge Flag Interrupt Enable" />
      <BitField start="11" size="1" name="IEF" description="Input Edge Flag" />
      <BitField start="12" size="1" name="TOFIE" description="Timer Overflow Flag Interrupt Enable" />
      <BitField start="13" size="1" name="TOF" description="Timer Overflow Flag" />
      <BitField start="14" size="1" name="TCFIE" description="Timer Compare Flag Interrupt Enable" />
      <BitField start="15" size="1" name="TCF" description="Timer Compare Flag" />
    </Register>
    <Register start="+0x10" size="2" name="TMR0_CMPLD1" access="Read/Write" description="Timer Channel Comparator Load Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_1" description="This read/write register is the comparator 1 preload value for the COMP1 register for the corresponding channel in a timer module" />
    </Register>
    <Register start="+0x12" size="2" name="TMR0_CMPLD2" access="Read/Write" description="Timer Channel Comparator Load Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_2" description="This read/write register is the comparator 2 preload value for the COMP2 register for the corresponding channel in a timer module" />
    </Register>
    <Register start="+0x14" size="2" name="TMR0_CSCTRL" access="Read/Write" description="Timer Channel Comparator Status and Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CL1" description="Compare Load Control 1">
        <Enum name="00" start="0b00" description="Never preload" />
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1" />
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2" />
      </BitField>
      <BitField start="2" size="2" name="CL2" description="Compare Load Control 2">
        <Enum name="00" start="0b00" description="Never preload" />
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1" />
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2" />
      </BitField>
      <BitField start="4" size="1" name="TCF1" description="Timer Compare 1 Interrupt Flag" />
      <BitField start="5" size="1" name="TCF2" description="Timer Compare 2 Interrupt Flag" />
      <BitField start="6" size="1" name="TCF1EN" description="Timer Compare 1 Interrupt Enable" />
      <BitField start="7" size="1" name="TCF2EN" description="Timer Compare 2 Interrupt Enable" />
      <BitField start="8" size="1" name="OFLAG" description="Output flag" />
      <BitField start="9" size="1" name="UP" description="Counting Direction Indicator">
        <Enum name="0" start="0b0" description="The last count was in the DOWN direction." />
        <Enum name="1" start="0b1" description="The last count was in the UP direction." />
      </BitField>
      <BitField start="10" size="1" name="TCI" description="Triggered Count Initialization Control">
        <Enum name="0" start="0b0" description="Stop counter upon receiving a second trigger event while still counting from the first trigger event." />
        <Enum name="1" start="0b1" description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event." />
      </BitField>
      <BitField start="11" size="1" name="ROC" description="Reload on Capture">
        <Enum name="0" start="0b0" description="Do not reload the counter on a capture event." />
        <Enum name="1" start="0b1" description="Reload the counter on a capture event." />
      </BitField>
      <BitField start="12" size="1" name="ALT_LOAD" description="Alternative Load Enable">
        <Enum name="0" start="0b0" description="Counter can be re-initialized only with the LOAD register." />
        <Enum name="1" start="0b1" description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction." />
      </BitField>
      <BitField start="13" size="1" name="FAULT" description="Fault Enable">
        <Enum name="0" start="0b0" description="Fault function disabled." />
        <Enum name="1" start="0b1" description="Fault function enabled." />
      </BitField>
      <BitField start="14" size="2" name="DBG_EN" description="Debug Actions Enable">
        <Enum name="00" start="0b00" description="Continue with normal operation during debug mode. (default)" />
        <Enum name="01" start="0b01" description="Halt TMR counter during debug mode." />
        <Enum name="10" start="0b10" description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])." />
        <Enum name="11" start="0b11" description="Both halt counter and force output to 0 during debug mode." />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="TMR0_FILT" access="Read/Write" description="Timer Channel Input Filter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="FILT_PER" description="Input Filter Sample Period" />
      <BitField start="8" size="3" name="FILT_CNT" description="Input Filter Sample Count" />
    </Register>
    <Register start="+0x1E" size="2" name="TMR0_ENBL" access="Read/Write" description="Timer Channel Enable Register" reset_value="0xF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="ENBL" description="Timer Channel Enable">
        <Enum name="0" start="0b0000" description="Timer channel is disabled." />
        <Enum name="1" start="0b0001" description="Timer channel is enabled. (default)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR1" start="0x40058000" description="Quad Timer">
    <Register start="+0" size="2" name="TMR1_COMP1" access="Read/Write" description="Timer Channel Compare Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_1" description="Comparison Value 1" />
    </Register>
    <Register start="+0x2" size="2" name="TMR1_COMP2" access="Read/Write" description="Timer Channel Compare Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_2" description="Comparison Value 2" />
    </Register>
    <Register start="+0x4" size="2" name="TMR1_CAPT" access="Read/Write" description="Timer Channel Capture Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTURE" description="Capture Value" />
    </Register>
    <Register start="+0x6" size="2" name="TMR1_LOAD" access="Read/Write" description="Timer Channel Load Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="LOAD" description="Timer Load Register" />
    </Register>
    <Register start="+0x8" size="2" name="TMR1_HOLD" access="Read/Write" description="Timer Channel Hold Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="HOLD" description="This read/write register stores the counter's values of specific channels whenever any of the four counters within a module is read" />
    </Register>
    <Register start="+0xA" size="2" name="TMR1_CNTR" access="Read/Write" description="Timer Channel Counter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COUNTER" description="This read/write register is the counter for the corresponding channel in a timer module." />
    </Register>
    <Register start="+0xC" size="2" name="TMR1_CTRL" access="Read/Write" description="Timer Channel Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="3" name="OUTMODE" description="Output Mode">
        <Enum name="000" start="0b000" description="Asserted while counter is active" />
        <Enum name="001" start="0b001" description="Clear OFLAG output on successful compare" />
        <Enum name="010" start="0b010" description="Set OFLAG output on successful compare" />
        <Enum name="011" start="0b011" description="Toggle OFLAG output on successful compare" />
        <Enum name="100" start="0b100" description="Toggle OFLAG output using alternating compare registers" />
        <Enum name="101" start="0b101" description="Set on compare, cleared on secondary source input edge" />
        <Enum name="110" start="0b110" description="Set on compare, cleared on counter rollover" />
        <Enum name="111" start="0b111" description="Enable gated clock output while counter is active" />
      </BitField>
      <BitField start="3" size="1" name="COINIT" description="Co-Channel Initialization">
        <Enum name="0" start="0b0" description="Co-channel counter/timers cannot force a re-initialization of this counter/timer" />
        <Enum name="1" start="0b1" description="Co-channel counter/timers may force a re-initialization of this counter/timer" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="Count Direction">
        <Enum name="0" start="0b0" description="Count up." />
        <Enum name="1" start="0b1" description="Count down." />
      </BitField>
      <BitField start="5" size="1" name="LENGTH" description="Count Length">
        <Enum name="0" start="0b0" description="Count until roll over at $FFFF and continue from $0000." />
        <Enum name="1" start="0b1" description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on." />
      </BitField>
      <BitField start="6" size="1" name="ONCE" description="Count Once">
        <Enum name="0" start="0b0" description="Count repeatedly." />
        <Enum name="1" start="0b1" description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops." />
      </BitField>
      <BitField start="7" size="2" name="SCS" description="Secondary Count Source">
        <Enum name="00" start="0b00" description="Counter 0 input pin" />
        <Enum name="01" start="0b01" description="Counter 1 input pin" />
        <Enum name="10" start="0b10" description="Counter 2 input pin" />
        <Enum name="11" start="0b11" description="Counter 3 input pin" />
      </BitField>
      <BitField start="9" size="4" name="PCS" description="Primary Count Source">
        <Enum name="0000" start="0b0000" description="Counter 0 input pin" />
        <Enum name="0001" start="0b0001" description="Counter 1 input pin" />
        <Enum name="0010" start="0b0010" description="Counter 2 input pin" />
        <Enum name="0011" start="0b0011" description="Counter 3 input pin" />
        <Enum name="0100" start="0b0100" description="Counter 0 output" />
        <Enum name="0101" start="0b0101" description="Counter 1 output" />
        <Enum name="0110" start="0b0110" description="Counter 2 output" />
        <Enum name="0111" start="0b0111" description="Counter 3 output" />
        <Enum name="1000" start="0b1000" description="IP bus clock divide by 1 prescaler" />
        <Enum name="1001" start="0b1001" description="IP bus clock divide by 2 prescaler" />
        <Enum name="1010" start="0b1010" description="IP bus clock divide by 4 prescaler" />
        <Enum name="1011" start="0b1011" description="IP bus clock divide by 8 prescaler" />
        <Enum name="1100" start="0b1100" description="IP bus clock divide by 16 prescaler" />
        <Enum name="1101" start="0b1101" description="IP bus clock divide by 32 prescaler" />
        <Enum name="1110" start="0b1110" description="IP bus clock divide by 64 prescaler" />
        <Enum name="1111" start="0b1111" description="IP bus clock divide by 128 prescaler" />
      </BitField>
      <BitField start="13" size="3" name="CM" description="Count Mode">
        <Enum name="000" start="0b000" description="No operation" />
        <Enum name="001" start="0b001" description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]." />
        <Enum name="010" start="0b010" description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode." />
        <Enum name="011" start="0b011" description="Count rising edges of primary source while secondary input high active" />
        <Enum name="100" start="0b100" description="Quadrature count mode, uses primary and secondary sources" />
        <Enum name="101" start="0b101" description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1." />
        <Enum name="110" start="0b110" description="Edge of secondary source triggers primary count until compare" />
        <Enum name="111" start="0b111" description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs." />
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="TMR1_SCTRL" access="Read/Write" description="Timer Channel Status and Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="OEN" description="Output Enable">
        <Enum name="0" start="0b0" description="The external pin is configured as an input." />
        <Enum name="1" start="0b1" description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS." />
      </BitField>
      <BitField start="1" size="1" name="OPS" description="Output Polarity Select">
        <Enum name="0" start="0b0" description="True polarity." />
        <Enum name="1" start="0b1" description="Inverted polarity." />
      </BitField>
      <BitField start="2" size="1" name="FORCE" description="Force OFLAG Output" />
      <BitField start="3" size="1" name="VAL" description="Forced OFLAG Value" />
      <BitField start="4" size="1" name="EEOF" description="Enable External OFLAG Force" />
      <BitField start="5" size="1" name="MSTR" description="Master Mode" />
      <BitField start="6" size="2" name="CAPTURE_MODE" description="Input Capture Mode">
        <Enum name="00" start="0b00" description="Capture function is disabled" />
        <Enum name="01" start="0b01" description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input" />
        <Enum name="10" start="0b10" description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input" />
        <Enum name="11" start="0b11" description="Load capture register on both edges of input" />
      </BitField>
      <BitField start="8" size="1" name="INPUT" description="External Input Signal" />
      <BitField start="9" size="1" name="IPS" description="Input Polarity Select" />
      <BitField start="10" size="1" name="IEFIE" description="Input Edge Flag Interrupt Enable" />
      <BitField start="11" size="1" name="IEF" description="Input Edge Flag" />
      <BitField start="12" size="1" name="TOFIE" description="Timer Overflow Flag Interrupt Enable" />
      <BitField start="13" size="1" name="TOF" description="Timer Overflow Flag" />
      <BitField start="14" size="1" name="TCFIE" description="Timer Compare Flag Interrupt Enable" />
      <BitField start="15" size="1" name="TCF" description="Timer Compare Flag" />
    </Register>
    <Register start="+0x10" size="2" name="TMR1_CMPLD1" access="Read/Write" description="Timer Channel Comparator Load Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_1" description="This read/write register is the comparator 1 preload value for the COMP1 register for the corresponding channel in a timer module" />
    </Register>
    <Register start="+0x12" size="2" name="TMR1_CMPLD2" access="Read/Write" description="Timer Channel Comparator Load Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_2" description="This read/write register is the comparator 2 preload value for the COMP2 register for the corresponding channel in a timer module" />
    </Register>
    <Register start="+0x14" size="2" name="TMR1_CSCTRL" access="Read/Write" description="Timer Channel Comparator Status and Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CL1" description="Compare Load Control 1">
        <Enum name="00" start="0b00" description="Never preload" />
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1" />
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2" />
      </BitField>
      <BitField start="2" size="2" name="CL2" description="Compare Load Control 2">
        <Enum name="00" start="0b00" description="Never preload" />
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1" />
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2" />
      </BitField>
      <BitField start="4" size="1" name="TCF1" description="Timer Compare 1 Interrupt Flag" />
      <BitField start="5" size="1" name="TCF2" description="Timer Compare 2 Interrupt Flag" />
      <BitField start="6" size="1" name="TCF1EN" description="Timer Compare 1 Interrupt Enable" />
      <BitField start="7" size="1" name="TCF2EN" description="Timer Compare 2 Interrupt Enable" />
      <BitField start="8" size="1" name="OFLAG" description="Output flag" />
      <BitField start="9" size="1" name="UP" description="Counting Direction Indicator">
        <Enum name="0" start="0b0" description="The last count was in the DOWN direction." />
        <Enum name="1" start="0b1" description="The last count was in the UP direction." />
      </BitField>
      <BitField start="10" size="1" name="TCI" description="Triggered Count Initialization Control">
        <Enum name="0" start="0b0" description="Stop counter upon receiving a second trigger event while still counting from the first trigger event." />
        <Enum name="1" start="0b1" description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event." />
      </BitField>
      <BitField start="11" size="1" name="ROC" description="Reload on Capture">
        <Enum name="0" start="0b0" description="Do not reload the counter on a capture event." />
        <Enum name="1" start="0b1" description="Reload the counter on a capture event." />
      </BitField>
      <BitField start="12" size="1" name="ALT_LOAD" description="Alternative Load Enable">
        <Enum name="0" start="0b0" description="Counter can be re-initialized only with the LOAD register." />
        <Enum name="1" start="0b1" description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction." />
      </BitField>
      <BitField start="13" size="1" name="FAULT" description="Fault Enable">
        <Enum name="0" start="0b0" description="Fault function disabled." />
        <Enum name="1" start="0b1" description="Fault function enabled." />
      </BitField>
      <BitField start="14" size="2" name="DBG_EN" description="Debug Actions Enable">
        <Enum name="00" start="0b00" description="Continue with normal operation during debug mode. (default)" />
        <Enum name="01" start="0b01" description="Halt TMR counter during debug mode." />
        <Enum name="10" start="0b10" description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])." />
        <Enum name="11" start="0b11" description="Both halt counter and force output to 0 during debug mode." />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="TMR1_FILT" access="Read/Write" description="Timer Channel Input Filter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="FILT_PER" description="Input Filter Sample Period" />
      <BitField start="8" size="3" name="FILT_CNT" description="Input Filter Sample Count" />
    </Register>
    <Register start="+0x1E" size="2" name="TMR1_ENBL" access="Read/Write" description="Timer Channel Enable Register" reset_value="0xF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="ENBL" description="Timer Channel Enable">
        <Enum name="0" start="0b0000" description="Timer channel is disabled." />
        <Enum name="1" start="0b0001" description="Timer channel is enabled. (default)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR2" start="0x40059000" description="Quad Timer">
    <Register start="+0" size="2" name="TMR2_COMP1" access="Read/Write" description="Timer Channel Compare Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_1" description="Comparison Value 1" />
    </Register>
    <Register start="+0x2" size="2" name="TMR2_COMP2" access="Read/Write" description="Timer Channel Compare Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_2" description="Comparison Value 2" />
    </Register>
    <Register start="+0x4" size="2" name="TMR2_CAPT" access="Read/Write" description="Timer Channel Capture Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTURE" description="Capture Value" />
    </Register>
    <Register start="+0x6" size="2" name="TMR2_LOAD" access="Read/Write" description="Timer Channel Load Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="LOAD" description="Timer Load Register" />
    </Register>
    <Register start="+0x8" size="2" name="TMR2_HOLD" access="Read/Write" description="Timer Channel Hold Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="HOLD" description="This read/write register stores the counter's values of specific channels whenever any of the four counters within a module is read" />
    </Register>
    <Register start="+0xA" size="2" name="TMR2_CNTR" access="Read/Write" description="Timer Channel Counter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COUNTER" description="This read/write register is the counter for the corresponding channel in a timer module." />
    </Register>
    <Register start="+0xC" size="2" name="TMR2_CTRL" access="Read/Write" description="Timer Channel Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="3" name="OUTMODE" description="Output Mode">
        <Enum name="000" start="0b000" description="Asserted while counter is active" />
        <Enum name="001" start="0b001" description="Clear OFLAG output on successful compare" />
        <Enum name="010" start="0b010" description="Set OFLAG output on successful compare" />
        <Enum name="011" start="0b011" description="Toggle OFLAG output on successful compare" />
        <Enum name="100" start="0b100" description="Toggle OFLAG output using alternating compare registers" />
        <Enum name="101" start="0b101" description="Set on compare, cleared on secondary source input edge" />
        <Enum name="110" start="0b110" description="Set on compare, cleared on counter rollover" />
        <Enum name="111" start="0b111" description="Enable gated clock output while counter is active" />
      </BitField>
      <BitField start="3" size="1" name="COINIT" description="Co-Channel Initialization">
        <Enum name="0" start="0b0" description="Co-channel counter/timers cannot force a re-initialization of this counter/timer" />
        <Enum name="1" start="0b1" description="Co-channel counter/timers may force a re-initialization of this counter/timer" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="Count Direction">
        <Enum name="0" start="0b0" description="Count up." />
        <Enum name="1" start="0b1" description="Count down." />
      </BitField>
      <BitField start="5" size="1" name="LENGTH" description="Count Length">
        <Enum name="0" start="0b0" description="Count until roll over at $FFFF and continue from $0000." />
        <Enum name="1" start="0b1" description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on." />
      </BitField>
      <BitField start="6" size="1" name="ONCE" description="Count Once">
        <Enum name="0" start="0b0" description="Count repeatedly." />
        <Enum name="1" start="0b1" description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops." />
      </BitField>
      <BitField start="7" size="2" name="SCS" description="Secondary Count Source">
        <Enum name="00" start="0b00" description="Counter 0 input pin" />
        <Enum name="01" start="0b01" description="Counter 1 input pin" />
        <Enum name="10" start="0b10" description="Counter 2 input pin" />
        <Enum name="11" start="0b11" description="Counter 3 input pin" />
      </BitField>
      <BitField start="9" size="4" name="PCS" description="Primary Count Source">
        <Enum name="0000" start="0b0000" description="Counter 0 input pin" />
        <Enum name="0001" start="0b0001" description="Counter 1 input pin" />
        <Enum name="0010" start="0b0010" description="Counter 2 input pin" />
        <Enum name="0011" start="0b0011" description="Counter 3 input pin" />
        <Enum name="0100" start="0b0100" description="Counter 0 output" />
        <Enum name="0101" start="0b0101" description="Counter 1 output" />
        <Enum name="0110" start="0b0110" description="Counter 2 output" />
        <Enum name="0111" start="0b0111" description="Counter 3 output" />
        <Enum name="1000" start="0b1000" description="IP bus clock divide by 1 prescaler" />
        <Enum name="1001" start="0b1001" description="IP bus clock divide by 2 prescaler" />
        <Enum name="1010" start="0b1010" description="IP bus clock divide by 4 prescaler" />
        <Enum name="1011" start="0b1011" description="IP bus clock divide by 8 prescaler" />
        <Enum name="1100" start="0b1100" description="IP bus clock divide by 16 prescaler" />
        <Enum name="1101" start="0b1101" description="IP bus clock divide by 32 prescaler" />
        <Enum name="1110" start="0b1110" description="IP bus clock divide by 64 prescaler" />
        <Enum name="1111" start="0b1111" description="IP bus clock divide by 128 prescaler" />
      </BitField>
      <BitField start="13" size="3" name="CM" description="Count Mode">
        <Enum name="000" start="0b000" description="No operation" />
        <Enum name="001" start="0b001" description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]." />
        <Enum name="010" start="0b010" description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode." />
        <Enum name="011" start="0b011" description="Count rising edges of primary source while secondary input high active" />
        <Enum name="100" start="0b100" description="Quadrature count mode, uses primary and secondary sources" />
        <Enum name="101" start="0b101" description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1." />
        <Enum name="110" start="0b110" description="Edge of secondary source triggers primary count until compare" />
        <Enum name="111" start="0b111" description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs." />
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="TMR2_SCTRL" access="Read/Write" description="Timer Channel Status and Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="OEN" description="Output Enable">
        <Enum name="0" start="0b0" description="The external pin is configured as an input." />
        <Enum name="1" start="0b1" description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS." />
      </BitField>
      <BitField start="1" size="1" name="OPS" description="Output Polarity Select">
        <Enum name="0" start="0b0" description="True polarity." />
        <Enum name="1" start="0b1" description="Inverted polarity." />
      </BitField>
      <BitField start="2" size="1" name="FORCE" description="Force OFLAG Output" />
      <BitField start="3" size="1" name="VAL" description="Forced OFLAG Value" />
      <BitField start="4" size="1" name="EEOF" description="Enable External OFLAG Force" />
      <BitField start="5" size="1" name="MSTR" description="Master Mode" />
      <BitField start="6" size="2" name="CAPTURE_MODE" description="Input Capture Mode">
        <Enum name="00" start="0b00" description="Capture function is disabled" />
        <Enum name="01" start="0b01" description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input" />
        <Enum name="10" start="0b10" description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input" />
        <Enum name="11" start="0b11" description="Load capture register on both edges of input" />
      </BitField>
      <BitField start="8" size="1" name="INPUT" description="External Input Signal" />
      <BitField start="9" size="1" name="IPS" description="Input Polarity Select" />
      <BitField start="10" size="1" name="IEFIE" description="Input Edge Flag Interrupt Enable" />
      <BitField start="11" size="1" name="IEF" description="Input Edge Flag" />
      <BitField start="12" size="1" name="TOFIE" description="Timer Overflow Flag Interrupt Enable" />
      <BitField start="13" size="1" name="TOF" description="Timer Overflow Flag" />
      <BitField start="14" size="1" name="TCFIE" description="Timer Compare Flag Interrupt Enable" />
      <BitField start="15" size="1" name="TCF" description="Timer Compare Flag" />
    </Register>
    <Register start="+0x10" size="2" name="TMR2_CMPLD1" access="Read/Write" description="Timer Channel Comparator Load Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_1" description="This read/write register is the comparator 1 preload value for the COMP1 register for the corresponding channel in a timer module" />
    </Register>
    <Register start="+0x12" size="2" name="TMR2_CMPLD2" access="Read/Write" description="Timer Channel Comparator Load Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_2" description="This read/write register is the comparator 2 preload value for the COMP2 register for the corresponding channel in a timer module" />
    </Register>
    <Register start="+0x14" size="2" name="TMR2_CSCTRL" access="Read/Write" description="Timer Channel Comparator Status and Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CL1" description="Compare Load Control 1">
        <Enum name="00" start="0b00" description="Never preload" />
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1" />
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2" />
      </BitField>
      <BitField start="2" size="2" name="CL2" description="Compare Load Control 2">
        <Enum name="00" start="0b00" description="Never preload" />
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1" />
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2" />
      </BitField>
      <BitField start="4" size="1" name="TCF1" description="Timer Compare 1 Interrupt Flag" />
      <BitField start="5" size="1" name="TCF2" description="Timer Compare 2 Interrupt Flag" />
      <BitField start="6" size="1" name="TCF1EN" description="Timer Compare 1 Interrupt Enable" />
      <BitField start="7" size="1" name="TCF2EN" description="Timer Compare 2 Interrupt Enable" />
      <BitField start="8" size="1" name="OFLAG" description="Output flag" />
      <BitField start="9" size="1" name="UP" description="Counting Direction Indicator">
        <Enum name="0" start="0b0" description="The last count was in the DOWN direction." />
        <Enum name="1" start="0b1" description="The last count was in the UP direction." />
      </BitField>
      <BitField start="10" size="1" name="TCI" description="Triggered Count Initialization Control">
        <Enum name="0" start="0b0" description="Stop counter upon receiving a second trigger event while still counting from the first trigger event." />
        <Enum name="1" start="0b1" description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event." />
      </BitField>
      <BitField start="11" size="1" name="ROC" description="Reload on Capture">
        <Enum name="0" start="0b0" description="Do not reload the counter on a capture event." />
        <Enum name="1" start="0b1" description="Reload the counter on a capture event." />
      </BitField>
      <BitField start="12" size="1" name="ALT_LOAD" description="Alternative Load Enable">
        <Enum name="0" start="0b0" description="Counter can be re-initialized only with the LOAD register." />
        <Enum name="1" start="0b1" description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction." />
      </BitField>
      <BitField start="13" size="1" name="FAULT" description="Fault Enable">
        <Enum name="0" start="0b0" description="Fault function disabled." />
        <Enum name="1" start="0b1" description="Fault function enabled." />
      </BitField>
      <BitField start="14" size="2" name="DBG_EN" description="Debug Actions Enable">
        <Enum name="00" start="0b00" description="Continue with normal operation during debug mode. (default)" />
        <Enum name="01" start="0b01" description="Halt TMR counter during debug mode." />
        <Enum name="10" start="0b10" description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])." />
        <Enum name="11" start="0b11" description="Both halt counter and force output to 0 during debug mode." />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="TMR2_FILT" access="Read/Write" description="Timer Channel Input Filter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="FILT_PER" description="Input Filter Sample Period" />
      <BitField start="8" size="3" name="FILT_CNT" description="Input Filter Sample Count" />
    </Register>
    <Register start="+0x1E" size="2" name="TMR2_ENBL" access="Read/Write" description="Timer Channel Enable Register" reset_value="0xF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="ENBL" description="Timer Channel Enable">
        <Enum name="0" start="0b0000" description="Timer channel is disabled." />
        <Enum name="1" start="0b0001" description="Timer channel is enabled. (default)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR3" start="0x4005A000" description="Quad Timer">
    <Register start="+0" size="2" name="TMR3_COMP1" access="Read/Write" description="Timer Channel Compare Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_1" description="Comparison Value 1" />
    </Register>
    <Register start="+0x2" size="2" name="TMR3_COMP2" access="Read/Write" description="Timer Channel Compare Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_2" description="Comparison Value 2" />
    </Register>
    <Register start="+0x4" size="2" name="TMR3_CAPT" access="Read/Write" description="Timer Channel Capture Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTURE" description="Capture Value" />
    </Register>
    <Register start="+0x6" size="2" name="TMR3_LOAD" access="Read/Write" description="Timer Channel Load Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="LOAD" description="Timer Load Register" />
    </Register>
    <Register start="+0x8" size="2" name="TMR3_HOLD" access="Read/Write" description="Timer Channel Hold Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="HOLD" description="This read/write register stores the counter's values of specific channels whenever any of the four counters within a module is read" />
    </Register>
    <Register start="+0xA" size="2" name="TMR3_CNTR" access="Read/Write" description="Timer Channel Counter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COUNTER" description="This read/write register is the counter for the corresponding channel in a timer module." />
    </Register>
    <Register start="+0xC" size="2" name="TMR3_CTRL" access="Read/Write" description="Timer Channel Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="3" name="OUTMODE" description="Output Mode">
        <Enum name="000" start="0b000" description="Asserted while counter is active" />
        <Enum name="001" start="0b001" description="Clear OFLAG output on successful compare" />
        <Enum name="010" start="0b010" description="Set OFLAG output on successful compare" />
        <Enum name="011" start="0b011" description="Toggle OFLAG output on successful compare" />
        <Enum name="100" start="0b100" description="Toggle OFLAG output using alternating compare registers" />
        <Enum name="101" start="0b101" description="Set on compare, cleared on secondary source input edge" />
        <Enum name="110" start="0b110" description="Set on compare, cleared on counter rollover" />
        <Enum name="111" start="0b111" description="Enable gated clock output while counter is active" />
      </BitField>
      <BitField start="3" size="1" name="COINIT" description="Co-Channel Initialization">
        <Enum name="0" start="0b0" description="Co-channel counter/timers cannot force a re-initialization of this counter/timer" />
        <Enum name="1" start="0b1" description="Co-channel counter/timers may force a re-initialization of this counter/timer" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="Count Direction">
        <Enum name="0" start="0b0" description="Count up." />
        <Enum name="1" start="0b1" description="Count down." />
      </BitField>
      <BitField start="5" size="1" name="LENGTH" description="Count Length">
        <Enum name="0" start="0b0" description="Count until roll over at $FFFF and continue from $0000." />
        <Enum name="1" start="0b1" description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on." />
      </BitField>
      <BitField start="6" size="1" name="ONCE" description="Count Once">
        <Enum name="0" start="0b0" description="Count repeatedly." />
        <Enum name="1" start="0b1" description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops." />
      </BitField>
      <BitField start="7" size="2" name="SCS" description="Secondary Count Source">
        <Enum name="00" start="0b00" description="Counter 0 input pin" />
        <Enum name="01" start="0b01" description="Counter 1 input pin" />
        <Enum name="10" start="0b10" description="Counter 2 input pin" />
        <Enum name="11" start="0b11" description="Counter 3 input pin" />
      </BitField>
      <BitField start="9" size="4" name="PCS" description="Primary Count Source">
        <Enum name="0000" start="0b0000" description="Counter 0 input pin" />
        <Enum name="0001" start="0b0001" description="Counter 1 input pin" />
        <Enum name="0010" start="0b0010" description="Counter 2 input pin" />
        <Enum name="0011" start="0b0011" description="Counter 3 input pin" />
        <Enum name="0100" start="0b0100" description="Counter 0 output" />
        <Enum name="0101" start="0b0101" description="Counter 1 output" />
        <Enum name="0110" start="0b0110" description="Counter 2 output" />
        <Enum name="0111" start="0b0111" description="Counter 3 output" />
        <Enum name="1000" start="0b1000" description="IP bus clock divide by 1 prescaler" />
        <Enum name="1001" start="0b1001" description="IP bus clock divide by 2 prescaler" />
        <Enum name="1010" start="0b1010" description="IP bus clock divide by 4 prescaler" />
        <Enum name="1011" start="0b1011" description="IP bus clock divide by 8 prescaler" />
        <Enum name="1100" start="0b1100" description="IP bus clock divide by 16 prescaler" />
        <Enum name="1101" start="0b1101" description="IP bus clock divide by 32 prescaler" />
        <Enum name="1110" start="0b1110" description="IP bus clock divide by 64 prescaler" />
        <Enum name="1111" start="0b1111" description="IP bus clock divide by 128 prescaler" />
      </BitField>
      <BitField start="13" size="3" name="CM" description="Count Mode">
        <Enum name="000" start="0b000" description="No operation" />
        <Enum name="001" start="0b001" description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]." />
        <Enum name="010" start="0b010" description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode." />
        <Enum name="011" start="0b011" description="Count rising edges of primary source while secondary input high active" />
        <Enum name="100" start="0b100" description="Quadrature count mode, uses primary and secondary sources" />
        <Enum name="101" start="0b101" description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1." />
        <Enum name="110" start="0b110" description="Edge of secondary source triggers primary count until compare" />
        <Enum name="111" start="0b111" description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs." />
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="TMR3_SCTRL" access="Read/Write" description="Timer Channel Status and Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="OEN" description="Output Enable">
        <Enum name="0" start="0b0" description="The external pin is configured as an input." />
        <Enum name="1" start="0b1" description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS." />
      </BitField>
      <BitField start="1" size="1" name="OPS" description="Output Polarity Select">
        <Enum name="0" start="0b0" description="True polarity." />
        <Enum name="1" start="0b1" description="Inverted polarity." />
      </BitField>
      <BitField start="2" size="1" name="FORCE" description="Force OFLAG Output" />
      <BitField start="3" size="1" name="VAL" description="Forced OFLAG Value" />
      <BitField start="4" size="1" name="EEOF" description="Enable External OFLAG Force" />
      <BitField start="5" size="1" name="MSTR" description="Master Mode" />
      <BitField start="6" size="2" name="CAPTURE_MODE" description="Input Capture Mode">
        <Enum name="00" start="0b00" description="Capture function is disabled" />
        <Enum name="01" start="0b01" description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input" />
        <Enum name="10" start="0b10" description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input" />
        <Enum name="11" start="0b11" description="Load capture register on both edges of input" />
      </BitField>
      <BitField start="8" size="1" name="INPUT" description="External Input Signal" />
      <BitField start="9" size="1" name="IPS" description="Input Polarity Select" />
      <BitField start="10" size="1" name="IEFIE" description="Input Edge Flag Interrupt Enable" />
      <BitField start="11" size="1" name="IEF" description="Input Edge Flag" />
      <BitField start="12" size="1" name="TOFIE" description="Timer Overflow Flag Interrupt Enable" />
      <BitField start="13" size="1" name="TOF" description="Timer Overflow Flag" />
      <BitField start="14" size="1" name="TCFIE" description="Timer Compare Flag Interrupt Enable" />
      <BitField start="15" size="1" name="TCF" description="Timer Compare Flag" />
    </Register>
    <Register start="+0x10" size="2" name="TMR3_CMPLD1" access="Read/Write" description="Timer Channel Comparator Load Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_1" description="This read/write register is the comparator 1 preload value for the COMP1 register for the corresponding channel in a timer module" />
    </Register>
    <Register start="+0x12" size="2" name="TMR3_CMPLD2" access="Read/Write" description="Timer Channel Comparator Load Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_2" description="This read/write register is the comparator 2 preload value for the COMP2 register for the corresponding channel in a timer module" />
    </Register>
    <Register start="+0x14" size="2" name="TMR3_CSCTRL" access="Read/Write" description="Timer Channel Comparator Status and Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CL1" description="Compare Load Control 1">
        <Enum name="00" start="0b00" description="Never preload" />
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1" />
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2" />
      </BitField>
      <BitField start="2" size="2" name="CL2" description="Compare Load Control 2">
        <Enum name="00" start="0b00" description="Never preload" />
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1" />
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2" />
      </BitField>
      <BitField start="4" size="1" name="TCF1" description="Timer Compare 1 Interrupt Flag" />
      <BitField start="5" size="1" name="TCF2" description="Timer Compare 2 Interrupt Flag" />
      <BitField start="6" size="1" name="TCF1EN" description="Timer Compare 1 Interrupt Enable" />
      <BitField start="7" size="1" name="TCF2EN" description="Timer Compare 2 Interrupt Enable" />
      <BitField start="8" size="1" name="OFLAG" description="Output flag" />
      <BitField start="9" size="1" name="UP" description="Counting Direction Indicator">
        <Enum name="0" start="0b0" description="The last count was in the DOWN direction." />
        <Enum name="1" start="0b1" description="The last count was in the UP direction." />
      </BitField>
      <BitField start="10" size="1" name="TCI" description="Triggered Count Initialization Control">
        <Enum name="0" start="0b0" description="Stop counter upon receiving a second trigger event while still counting from the first trigger event." />
        <Enum name="1" start="0b1" description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event." />
      </BitField>
      <BitField start="11" size="1" name="ROC" description="Reload on Capture">
        <Enum name="0" start="0b0" description="Do not reload the counter on a capture event." />
        <Enum name="1" start="0b1" description="Reload the counter on a capture event." />
      </BitField>
      <BitField start="12" size="1" name="ALT_LOAD" description="Alternative Load Enable">
        <Enum name="0" start="0b0" description="Counter can be re-initialized only with the LOAD register." />
        <Enum name="1" start="0b1" description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction." />
      </BitField>
      <BitField start="13" size="1" name="FAULT" description="Fault Enable">
        <Enum name="0" start="0b0" description="Fault function disabled." />
        <Enum name="1" start="0b1" description="Fault function enabled." />
      </BitField>
      <BitField start="14" size="2" name="DBG_EN" description="Debug Actions Enable">
        <Enum name="00" start="0b00" description="Continue with normal operation during debug mode. (default)" />
        <Enum name="01" start="0b01" description="Halt TMR counter during debug mode." />
        <Enum name="10" start="0b10" description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])." />
        <Enum name="11" start="0b11" description="Both halt counter and force output to 0 during debug mode." />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="TMR3_FILT" access="Read/Write" description="Timer Channel Input Filter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="FILT_PER" description="Input Filter Sample Period" />
      <BitField start="8" size="3" name="FILT_CNT" description="Input Filter Sample Count" />
    </Register>
    <Register start="+0x1E" size="2" name="TMR3_ENBL" access="Read/Write" description="Timer Channel Enable Register" reset_value="0xF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="ENBL" description="Timer Channel Enable">
        <Enum name="0" start="0b0000" description="Timer channel is disabled." />
        <Enum name="1" start="0b0001" description="Timer channel is enabled. (default)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" start="0x40061000" description="External Watchdog Monitor">
    <Register start="+0" size="1" name="EWM_CTRL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EWMEN" description="EWM enable." />
      <BitField start="1" size="1" name="ASSIN" description="EWM_in's Assertion State Select." />
      <BitField start="2" size="1" name="INEN" description="Input Enable." />
      <BitField start="3" size="1" name="INTEN" description="Interrupt Enable." />
    </Register>
    <Register start="+0x1" size="1" name="EWM_SERV" access="Read/Write" description="Service Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SERVICE" description="The EWM refresh mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C" />
    </Register>
    <Register start="+0x2" size="1" name="EWM_CMPL" access="Read/Write" description="Compare Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREL" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum refresh time is required" />
    </Register>
    <Register start="+0x3" size="1" name="EWM_CMPH" access="Read/Write" description="Compare High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREH" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum refresh time is required" />
    </Register>
    <Register start="+0x4" size="1" name="EWM_CLKCTRL" access="Read/Write" description="Clock Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CLKSEL" description="EWM has 4 possible low power clock sources for running EWM counter" />
    </Register>
    <Register start="+0x5" size="1" name="EWM_CLKPRESCALER" access="Read/Write" description="Clock Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CLK_DIV" description="Selected low power clock source for running the EWM counter can be prescaled as below" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCG" start="0x40064000" description="Multipurpose Clock Generator module">
    <Register start="+0" size="1" name="MCG_C1" access="Read/Write" description="MCG Control 1 Register" reset_value="0x44" reset_mask="0xFF">
      <BitField start="0" size="1" name="IREFSTEN" description="Internal Reference Stop Enable">
        <Enum name="0" start="0b0" description="Internal reference clock is disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode." />
      </BitField>
      <BitField start="1" size="1" name="IRCLKEN" description="Internal Reference Clock Enable">
        <Enum name="0" start="0b0" description="MCGIRCLK inactive." />
        <Enum name="1" start="0b1" description="MCGIRCLK active." />
      </BitField>
      <BitField start="2" size="1" name="IREFS" description="Internal Reference Select">
        <Enum name="0" start="0b0" description="External reference clock is selected." />
        <Enum name="1" start="0b1" description="The slow internal reference clock is selected." />
      </BitField>
      <BitField start="3" size="3" name="FRDIV" description="FLL External Reference Divider">
        <Enum name="000" start="0b000" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 1; for all other RANGE values, Divide Factor is 32." />
        <Enum name="001" start="0b001" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 2; for all other RANGE values, Divide Factor is 64." />
        <Enum name="010" start="0b010" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 4; for all other RANGE values, Divide Factor is 128." />
        <Enum name="011" start="0b011" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 8; for all other RANGE values, Divide Factor is 256." />
        <Enum name="100" start="0b100" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 16; for all other RANGE values, Divide Factor is 512." />
        <Enum name="101" start="0b101" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 32; for all other RANGE values, Divide Factor is 1024." />
        <Enum name="110" start="0b110" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 64; for all other RANGE values, Divide Factor is 1280 ." />
        <Enum name="111" start="0b111" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 128; for all other RANGE values, Divide Factor is 1536 ." />
      </BitField>
      <BitField start="6" size="2" name="CLKS" description="Clock Source Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of FLL or PLL is selected (depends on PLLS control bit)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
        <Enum name="11" start="0b11" description="Encoding 3 - Reserved." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="MCG_C2" access="Read/Write" description="MCG Control 2 Register" reset_value="0x83" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCS" description="Internal Reference Clock Select">
        <Enum name="0" start="0b0" description="Slow internal reference clock selected." />
        <Enum name="1" start="0b1" description="Fast internal reference clock selected." />
      </BitField>
      <BitField start="1" size="1" name="LP" description="Low Power Select">
        <Enum name="0" start="0b0" description="FLL or PLL is not disabled in bypass modes." />
        <Enum name="1" start="0b1" description="FLL or PLL is disabled in bypass modes (lower power)" />
      </BitField>
      <BitField start="2" size="1" name="EREFS0" description="External Reference Select">
        <Enum name="0" start="0b0" description="External reference clock requested." />
        <Enum name="1" start="0b1" description="Oscillator requested." />
      </BitField>
      <BitField start="3" size="1" name="HGO0" description="High Gain Oscillator Select">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation." />
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation." />
      </BitField>
      <BitField start="4" size="2" name="RANGE0" description="Frequency Range Select">
        <Enum name="0" start="0b00" description="Encoding 0 - Low frequency range selected for the crystal oscillator ." />
        <Enum name="1" start="0b01" description="Encoding 1 - High frequency range selected for the crystal oscillator ." />
      </BitField>
      <BitField start="7" size="1" name="LOCRE0" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of OSC0 external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of OSC0 external reference clock." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="MCG_C3" access="Read/Write" description="MCG Control 3 Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SCTRIM" description="Slow Internal Reference Clock Trim Setting" />
    </Register>
    <Register start="+0x3" size="1" name="MCG_C4" access="Read/Write" description="MCG Control 4 Register" reset_value="0" reset_mask="0xE0">
      <BitField start="0" size="1" name="SCFTRIM" description="Slow Internal Reference Clock Fine Trim" />
      <BitField start="1" size="4" name="FCTRIM" description="Fast Internal Reference Clock Trim Setting" />
      <BitField start="5" size="2" name="DRST_DRS" description="DCO Range Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Low range (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Mid range." />
        <Enum name="10" start="0b10" description="Encoding 2 - Mid-high range." />
        <Enum name="11" start="0b11" description="Encoding 3 - High range." />
      </BitField>
      <BitField start="7" size="1" name="DMX32" description="DCO Maximum Frequency with 32.768 kHz Reference">
        <Enum name="0" start="0b0" description="DCO has a default range of 25%." />
        <Enum name="1" start="0b1" description="DCO is fine-tuned for maximum frequency with 32.768 kHz reference." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="MCG_C5" access="Read/Write" description="MCG Control 5 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="PLLSTEN0" description="PLL Stop Enable">
        <Enum name="0" start="0b0" description="MCGPLLCLK is disabled in any of the Stop modes." />
        <Enum name="1" start="0b1" description="MCGPLLCLK is enabled if system is in Normal Stop mode." />
      </BitField>
      <BitField start="6" size="1" name="PLLCLKEN0" description="PLL Clock Enable">
        <Enum name="0" start="0b0" description="MCGPLLCLK is inactive." />
        <Enum name="1" start="0b1" description="MCGPLLCLK is active." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="MCG_C6" access="Read/Write" description="MCG Control 6 Register" reset_value="0x8" reset_mask="0xFF">
      <BitField start="0" size="5" name="CHGPMP_BIAS" description="Directly controls the PLL Charge Pump Current. Appropiate selection of this value is imperative to ensure stable operation of the PLL closed loop system. The default value for this field is set to 5'b01000 out of reset which generates a nominal 750 nA charge pump current (lcp)." />
      <BitField start="5" size="1" name="CME0" description="Clock Monitor Enable">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for OSC0." />
        <Enum name="1" start="0b1" description="External clock monitor is enabled for OSC0." />
      </BitField>
      <BitField start="6" size="1" name="PLLS" description="PLL Select">
        <Enum name="0" start="0b0" description="FLL is selected." />
        <Enum name="1" start="0b1" description="PLL is selected (PLL reference clock must be in the range of 31.25-39.0625 KHz prior to setting the PLLS bit)." />
      </BitField>
      <BitField start="7" size="1" name="LOLIE0" description="Loss of Lock Interrrupt Enable">
        <Enum name="0" start="0b0" description="No interrupt request is generated on loss of lock." />
        <Enum name="1" start="0b1" description="Generate an interrupt request on loss of lock." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="MCG_S" access="Read/Write" description="MCG Status Register" reset_value="0x15" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCST" description="Internal Reference Clock Status">
        <Enum name="0" start="0b0" description="Source of internal reference clock is the slow clock (32 kHz IRC)." />
        <Enum name="1" start="0b1" description="Source of internal reference clock is the fast clock (4 MHz IRC)." />
      </BitField>
      <BitField start="1" size="1" name="OSCINIT0" description="OSC Initialization" />
      <BitField start="2" size="2" name="CLKST" description="Clock Mode Status">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of the FLL is selected (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
        <Enum name="11" start="0b11" description="Encoding 3 - Output of the PLL is selected." />
      </BitField>
      <BitField start="4" size="1" name="IREFST" description="Internal Reference Status">
        <Enum name="0" start="0b0" description="Source of FLL reference clock is the external reference clock." />
        <Enum name="1" start="0b1" description="Source of FLL reference clock is the internal reference clock." />
      </BitField>
      <BitField start="5" size="1" name="PLLST" description="PLL Select Status">
        <Enum name="0" start="0b0" description="Source of PLLS clock is FLL clock." />
        <Enum name="1" start="0b1" description="Source of PLLS clock is PLL output clock." />
      </BitField>
      <BitField start="6" size="1" name="LOCK0" description="Lock Status">
        <Enum name="0" start="0b0" description="PLL is currently unlocked." />
        <Enum name="1" start="0b1" description="PLL is currently locked." />
      </BitField>
      <BitField start="7" size="1" name="LOLS0" description="Loss of Lock Status">
        <Enum name="0" start="0b0" description="PLL has not lost lock since LOLS 0 was last cleared." />
        <Enum name="1" start="0b1" description="PLL has lost lock since LOLS 0 was last cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="MCG_SC" access="Read/Write" description="MCG Status and Control Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS0" description="OSC0 Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of OSC0 has not occurred." />
        <Enum name="1" start="0b1" description="Loss of OSC0 has occurred." />
      </BitField>
      <BitField start="1" size="3" name="FCRDIV" description="Fast Clock Internal Reference Divider">
        <Enum name="000" start="0b000" description="Divide Factor is 1" />
        <Enum name="001" start="0b001" description="Divide Factor is 2." />
        <Enum name="010" start="0b010" description="Divide Factor is 4." />
        <Enum name="011" start="0b011" description="Divide Factor is 8." />
        <Enum name="100" start="0b100" description="Divide Factor is 16" />
        <Enum name="101" start="0b101" description="Divide Factor is 32" />
        <Enum name="110" start="0b110" description="Divide Factor is 64" />
        <Enum name="111" start="0b111" description="Divide Factor is 128." />
      </BitField>
      <BitField start="4" size="1" name="FLTPRSRV" description="FLL Filter Preserve Enable">
        <Enum name="0" start="0b0" description="FLL filter and FLL frequency will reset on changes to currect clock mode." />
        <Enum name="1" start="0b1" description="Fll filter and FLL frequency retain their previous values during new clock mode change." />
      </BitField>
      <BitField start="5" size="1" name="ATMF" description="Automatic Trim Machine Fail Flag">
        <Enum name="0" start="0b0" description="Automatic Trim Machine completed normally." />
        <Enum name="1" start="0b1" description="Automatic Trim Machine failed." />
      </BitField>
      <BitField start="6" size="1" name="ATMS" description="Automatic Trim Machine Select">
        <Enum name="0" start="0b0" description="32 kHz Internal Reference Clock selected." />
        <Enum name="1" start="0b1" description="4 MHz Internal Reference Clock selected." />
      </BitField>
      <BitField start="7" size="1" name="ATME" description="Automatic Trim Machine Enable">
        <Enum name="0" start="0b0" description="Auto Trim Machine disabled." />
        <Enum name="1" start="0b1" description="Auto Trim Machine enabled." />
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="MCG_ATCVH" access="Read/Write" description="MCG Auto Trim Compare Value High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVH" description="ATM Compare Value High" />
    </Register>
    <Register start="+0xB" size="1" name="MCG_ATCVL" access="Read/Write" description="MCG Auto Trim Compare Value Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVL" description="ATM Compare Value Low" />
    </Register>
    <Register start="+0xC" size="1" name="MCG_C7" access="Read/Write" description="MCG Control 7 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="OSCSEL" description="MCG OSC Clock Select">
        <Enum name="0" start="0b0" description="Selects Oscillator (OSCCLK)." />
        <Enum name="1" start="0b1" description="Selects 32 kHz RTC Oscillator." />
      </BitField>
      <BitField start="6" size="2" name="PLL32KREFSEL" description="MCG PLL 32Khz Reference Clock Select">
        <Enum name="00" start="0b00" description="Selects 32 kHz RTC Oscillator." />
        <Enum name="01" start="0b01" description="Selects 32 kHz IRC." />
        <Enum name="10" start="0b10" description="Selects FLL FRDIV clock." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="MCG_C8" access="Read/Write" description="MCG Control 8 Register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS1" description="RTC Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of RTC has not occur." />
        <Enum name="1" start="0b1" description="Loss of RTC has occur" />
      </BitField>
      <BitField start="4" size="1" name="COARSE_LOLIE" description="Loss of Coarse Lock Interrrupt Enable">
        <Enum name="0" start="0b0" description="No interrupt request is generated on coarse loss of lock." />
        <Enum name="1" start="0b1" description="Generate an interrupt request on coarse loss of lock." />
      </BitField>
      <BitField start="5" size="1" name="CME1" description="Clock Monitor Enable1">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for RTC clock." />
        <Enum name="1" start="0b1" description="External clock monitor is enabled for RTC clock." />
      </BitField>
      <BitField start="6" size="1" name="LOLRE" description="PLL Loss of Lock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a PLL loss of lock indication. The PLL loss of lock interrupt enable bit must also be set to generate the interrupt request." />
        <Enum name="1" start="0b1" description="Generate a reset request on a PLL loss of lock indication." />
      </BitField>
      <BitField start="7" size="1" name="LOCRE1" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of RTC external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of RTC external reference clock" />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="MCG_C9" access="ReadOnly" description="MCG Control 9 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="COARSE_LOCK" description="Coarse Lock Status">
        <Enum name="0" start="0b0" description="PLL is currently unlocked." />
        <Enum name="1" start="0b1" description="PLL is currently locked after first sample." />
      </BitField>
      <BitField start="7" size="1" name="COARSE_LOLS" description="Coarse Loss of Lock Status">
        <Enum name="0" start="0b0" description="PLL has not lost lock since COARSE_LOLS was last cleared." />
        <Enum name="1" start="0b1" description="PLL has lost lock since COARSE_LOLS was last cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OSC" start="0x40066000" description="Oscillator">
    <Register start="+0" size="1" name="OSC_CR" access="Read/Write" description="OSC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SC16P" description="Oscillator 16 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 16 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="1" size="1" name="SC8P" description="Oscillator 8 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 8 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="2" size="1" name="SC4P" description="Oscillator 4 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 4 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="3" size="1" name="SC2P" description="Oscillator 2 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 2 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="5" size="1" name="EREFSTEN" description="External Reference Stop Enable">
        <Enum name="0" start="0b0" description="External reference clock is disabled in Stop mode." />
        <Enum name="1" start="0b1" description="External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode." />
      </BitField>
      <BitField start="7" size="1" name="ERCLKEN" description="External Reference Enable">
        <Enum name="0" start="0b0" description="External reference clock is inactive." />
        <Enum name="1" start="0b1" description="External reference clock is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" start="0x40067000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C0_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C0_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C0_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C0_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C0_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C0_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C0_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C0_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C0_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK. Enable I2C_S2[DFEN] in the master receive mode." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C0_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C0_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C0_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C0_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
      <BitField start="2" size="1" name="DFEN" description="Double Buffer Enable">
        <Enum name="0" start="0b0" description="Disables the double buffer mode; clock stretch is enabled." />
        <Enum name="1" start="0b1" description="Enables the double buffer mode; clock stretch is disabled. In the slave mode, the I2C will not hold bus between data transfers." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40068000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C1_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C1_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C1_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C1_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C1_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C1_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C1_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C1_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C1_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK. Enable I2C_S2[DFEN] in the master receive mode." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C1_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C1_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C1_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C1_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
      <BitField start="2" size="1" name="DFEN" description="Double Buffer Enable">
        <Enum name="0" start="0b0" description="Disables the double buffer mode; clock stretch is enabled." />
        <Enum name="1" start="0b1" description="Enables the double buffer mode; clock stretch is disabled. In the slave mode, the I2C will not hold bus between data transfers." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART0" start="0x4006A000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART0_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART0_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART0_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART0_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt DMA Transfer Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled. and DMA transfer" />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled. or DMA transfer" />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART0_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART0_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART0_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART0_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART0_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART0_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART0_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART0_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ILDMAS" description="Idle Line DMA Select">
        <Enum name="0" start="0b0" description="If C2[ILIE] and S1[IDLE] are set, the IDLE interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[ILIE] and S1[IDLE] are set, the IDLE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART0_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART0_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) Ensure that C2[TE] is asserted before assertion of this bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]. See Hardware flow control" />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART0_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART0_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART0_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART0_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART0_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART0_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART0_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART1" start="0x4006B000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART1_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART1_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART1_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART1_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt DMA Transfer Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled. and DMA transfer" />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled. or DMA transfer" />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART1_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART1_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART1_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART1_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART1_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART1_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART1_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART1_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ILDMAS" description="Idle Line DMA Select">
        <Enum name="0" start="0b0" description="If C2[ILIE] and S1[IDLE] are set, the IDLE interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[ILIE] and S1[IDLE] are set, the IDLE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART1_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART1_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) Ensure that C2[TE] is asserted before assertion of this bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]. See Hardware flow control" />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART1_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART1_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART1_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART1_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART1_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART1_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART1_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
    <Register start="+0x18" size="1" name="UART1_C7816" access="Read/Write" description="UART 7816 Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="ISO_7816E" description="ISO-7816 Functionality Enabled">
        <Enum name="0" start="0b0" description="ISO-7816 functionality is turned off/not enabled." />
        <Enum name="1" start="0b1" description="ISO-7816 functionality is turned on/enabled." />
      </BitField>
      <BitField start="1" size="1" name="TTYPE" description="Transfer Type">
        <Enum name="0" start="0b0" description="T = 0 per the ISO-7816 specification." />
        <Enum name="1" start="0b1" description="T = 1 per the ISO-7816 specification." />
      </BitField>
      <BitField start="2" size="1" name="INIT" description="Detect Initial Character">
        <Enum name="0" start="0b0" description="Normal operating mode. Receiver does not seek to identify initial character." />
        <Enum name="1" start="0b1" description="Receiver searches for initial character." />
      </BitField>
      <BitField start="3" size="1" name="ANACK" description="Generate NACK on Error">
        <Enum name="0" start="0b0" description="No NACK is automatically generated." />
        <Enum name="1" start="0b1" description="A NACK is automatically generated if a parity error is detected or if an invalid initial character is detected." />
      </BitField>
      <BitField start="4" size="1" name="ONACK" description="Generate NACK on Overflow">
        <Enum name="0" start="0b0" description="The received data does not generate a NACK when the receipt of the data results in an overflow event." />
        <Enum name="1" start="0b1" description="If the receiver buffer overflows, a NACK is automatically sent on a received character." />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="UART1_IE7816" access="Read/Write" description="UART 7816 Interrupt Enable Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXTE" description="Receive Threshold Exceeded Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[RXT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[RXT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TXTE" description="Transmit Threshold Exceeded Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[TXT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[TXT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="GTVE" description="Guard Timer Violated Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[GTV] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[GTV] results in the generation of an interrupt." />
      </BitField>
      <BitField start="3" size="1" name="ADTE" description="ATR Duration Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[ADT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[ADT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="INITDE" description="Initial Character Detected Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[INITD] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[INITD] results in the generation of an interrupt." />
      </BitField>
      <BitField start="5" size="1" name="BWTE" description="Block Wait Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[BWT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[BWT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="6" size="1" name="CWTE" description="Character Wait Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[CWT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[CWT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="7" size="1" name="WTE" description="Wait Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[WT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[WT] results in the generation of an interrupt." />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="UART1_IS7816" access="Read/Write" description="UART 7816 Interrupt Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXT" description="Receive Threshold Exceeded Interrupt">
        <Enum name="0" start="0b0" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is less than or equal to the value in ET7816[RXTHRESHOLD]." />
        <Enum name="1" start="0b1" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is greater than the value in ET7816[RXTHRESHOLD]." />
      </BitField>
      <BitField start="1" size="1" name="TXT" description="Transmit Threshold Exceeded Interrupt">
        <Enum name="0" start="0b0" description="The number of retries and corresponding NACKS does not exceed the value in ET7816[TXTHRESHOLD]." />
        <Enum name="1" start="0b1" description="The number of retries and corresponding NACKS exceeds the value in ET7816[TXTHRESHOLD]." />
      </BitField>
      <BitField start="2" size="1" name="GTV" description="Guard Timer Violated Interrupt">
        <Enum name="0" start="0b0" description="A guard time (GT, CGT, or BGT) has not been violated." />
        <Enum name="1" start="0b1" description="A guard time (GT, CGT, or BGT) has been violated." />
      </BitField>
      <BitField start="3" size="1" name="ADT" description="ATR Duration Time Interrupt">
        <Enum name="0" start="0b0" description="ATR Duration time (ADT) has not been violated." />
        <Enum name="1" start="0b1" description="ATR Duration time (ADT) has been violated." />
      </BitField>
      <BitField start="4" size="1" name="INITD" description="Initial Character Detected Interrupt">
        <Enum name="0" start="0b0" description="A valid initial character has not been received." />
        <Enum name="1" start="0b1" description="A valid initial character has been received." />
      </BitField>
      <BitField start="5" size="1" name="BWT" description="Block Wait Timer Interrupt">
        <Enum name="0" start="0b0" description="Block wait time (BWT) has not been violated." />
        <Enum name="1" start="0b1" description="Block wait time (BWT) has been violated." />
      </BitField>
      <BitField start="6" size="1" name="CWT" description="Character Wait Timer Interrupt">
        <Enum name="0" start="0b0" description="Character wait time (CWT) has not been violated." />
        <Enum name="1" start="0b1" description="Character wait time (CWT) has been violated." />
      </BitField>
      <BitField start="7" size="1" name="WT" description="Wait Timer Interrupt">
        <Enum name="0" start="0b0" description="Wait time (WT) has not been violated." />
        <Enum name="1" start="0b1" description="Wait time (WT) has been violated." />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="UART1_WP7816" access="Read/Write" description="UART 7816 Wait Parameter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="WTX" description="Wait Time Multiplier (C7816[TTYPE] = 1)" />
    </Register>
    <Register start="+0x1C" size="1" name="UART1_WN7816" access="Read/Write" description="UART 7816 Wait N Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTN" description="Guard Band N" />
    </Register>
    <Register start="+0x1D" size="1" name="UART1_WF7816" access="Read/Write" description="UART 7816 Wait FD Register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTFD" description="FD Multiplier" />
    </Register>
    <Register start="+0x1E" size="1" name="UART1_ET7816" access="Read/Write" description="UART 7816 Error Threshold Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="RXTHRESHOLD" description="Receive NACK Threshold" />
      <BitField start="4" size="4" name="TXTHRESHOLD" description="Transmit NACK Threshold">
        <Enum name="0" start="0b0000" description="TXT asserts on the first NACK that is received." />
        <Enum name="1" start="0b0001" description="TXT asserts on the second NACK that is received." />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="UART1_TL7816" access="Read/Write" description="UART 7816 Transmit Length Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TLEN" description="Transmit Length" />
    </Register>
    <Register start="+0x3A" size="1" name="UART1_AP7816A_T0" access="Read/Write" description="UART 7816 ATR Duration Timer Register A" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ADTI_H" description="ATR Duration Time Integer High (C7816[TTYPE] = 0)" />
    </Register>
    <Register start="+0x3B" size="1" name="UART1_AP7816B_T0" access="Read/Write" description="UART 7816 ATR Duration Timer Register B" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ADTI_L" description="ATR Duration Time Integer Low (C7816[TTYPE] = 0)" />
    </Register>
    <Register start="+0x3C" size="1" name="UART1_WP7816A_T0" access="Read/Write" description="UART 7816 Wait Parameter Register A" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="WI_H" description="Wait Time Integer High (C7816[TTYPE] = 0)" />
    </Register>
    <Register start="+0x3C" size="1" name="UART1_WP7816A_T1" access="Read/Write" description="UART 7816 Wait Parameter Register A" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BWI_H" description="Block Wait Time Integer High (C7816[TTYPE] = 1)" />
    </Register>
    <Register start="+0x3D" size="1" name="UART1_WP7816B_T0" access="Read/Write" description="UART 7816 Wait Parameter Register B" reset_value="0x14" reset_mask="0xFF">
      <BitField start="0" size="8" name="WI_L" description="Wait Time Integer Low (C7816[TTYPE] = 0)" />
    </Register>
    <Register start="+0x3D" size="1" name="UART1_WP7816B_T1" access="Read/Write" description="UART 7816 Wait Parameter Register B" reset_value="0x14" reset_mask="0xFF">
      <BitField start="0" size="8" name="BWI_L" description="Block Wait Time Integer Low (C7816[TTYPE] = 1)" />
    </Register>
    <Register start="+0x3E" size="1" name="UART1_WGP7816_T1" access="Read/Write" description="UART 7816 Wait and Guard Parameter Register" reset_value="0x6" reset_mask="0xFF">
      <BitField start="0" size="4" name="BGI" description="Block Guard Time Integer (C7816[TTYPE] = 1)" />
      <BitField start="4" size="4" name="CWI1" description="Character Wait Time Integer 1 (C7816[TTYPE] = 1)" />
    </Register>
    <Register start="+0x3F" size="1" name="UART1_WP7816C_T1" access="Read/Write" description="UART 7816 Wait Parameter Register C" reset_value="0xB" reset_mask="0xFF">
      <BitField start="0" size="5" name="CWI2" description="Character Wait Time Integer 2 (C7816[TTYPE] = 1)" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART2" start="0x4006C000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART2_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART2_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART2_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART2_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt DMA Transfer Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled. and DMA transfer" />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled. or DMA transfer" />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART2_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART2_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART2_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART2_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART2_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART2_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART2_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART2_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ILDMAS" description="Idle Line DMA Select">
        <Enum name="0" start="0b0" description="If C2[ILIE] and S1[IDLE] are set, the IDLE interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[ILIE] and S1[IDLE] are set, the IDLE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART2_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART2_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) Ensure that C2[TE] is asserted before assertion of this bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]. See Hardware flow control" />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART2_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART2_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART2_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART2_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART2_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART2_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART2_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART3" start="0x4006D000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART3_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART3_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART3_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART3_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt DMA Transfer Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled. and DMA transfer" />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled. or DMA transfer" />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART3_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART3_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART3_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART3_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART3_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART3_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART3_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART3_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ILDMAS" description="Idle Line DMA Select">
        <Enum name="0" start="0b0" description="If C2[ILIE] and S1[IDLE] are set, the IDLE interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[ILIE] and S1[IDLE] are set, the IDLE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART3_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART3_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) Ensure that C2[TE] is asserted before assertion of this bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]. See Hardware flow control" />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART3_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART3_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART3_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART3_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART3_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART3_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART3_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
    <Register start="+0x18" size="1" name="UART3_C7816" access="Read/Write" description="UART 7816 Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="ISO_7816E" description="ISO-7816 Functionality Enabled">
        <Enum name="0" start="0b0" description="ISO-7816 functionality is turned off/not enabled." />
        <Enum name="1" start="0b1" description="ISO-7816 functionality is turned on/enabled." />
      </BitField>
      <BitField start="1" size="1" name="TTYPE" description="Transfer Type">
        <Enum name="0" start="0b0" description="T = 0 per the ISO-7816 specification." />
        <Enum name="1" start="0b1" description="T = 1 per the ISO-7816 specification." />
      </BitField>
      <BitField start="2" size="1" name="INIT" description="Detect Initial Character">
        <Enum name="0" start="0b0" description="Normal operating mode. Receiver does not seek to identify initial character." />
        <Enum name="1" start="0b1" description="Receiver searches for initial character." />
      </BitField>
      <BitField start="3" size="1" name="ANACK" description="Generate NACK on Error">
        <Enum name="0" start="0b0" description="No NACK is automatically generated." />
        <Enum name="1" start="0b1" description="A NACK is automatically generated if a parity error is detected or if an invalid initial character is detected." />
      </BitField>
      <BitField start="4" size="1" name="ONACK" description="Generate NACK on Overflow">
        <Enum name="0" start="0b0" description="The received data does not generate a NACK when the receipt of the data results in an overflow event." />
        <Enum name="1" start="0b1" description="If the receiver buffer overflows, a NACK is automatically sent on a received character." />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="UART3_IE7816" access="Read/Write" description="UART 7816 Interrupt Enable Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXTE" description="Receive Threshold Exceeded Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[RXT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[RXT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TXTE" description="Transmit Threshold Exceeded Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[TXT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[TXT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="GTVE" description="Guard Timer Violated Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[GTV] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[GTV] results in the generation of an interrupt." />
      </BitField>
      <BitField start="3" size="1" name="ADTE" description="ATR Duration Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[ADT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[ADT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="INITDE" description="Initial Character Detected Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[INITD] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[INITD] results in the generation of an interrupt." />
      </BitField>
      <BitField start="5" size="1" name="BWTE" description="Block Wait Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[BWT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[BWT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="6" size="1" name="CWTE" description="Character Wait Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[CWT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[CWT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="7" size="1" name="WTE" description="Wait Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[WT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[WT] results in the generation of an interrupt." />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="UART3_IS7816" access="Read/Write" description="UART 7816 Interrupt Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXT" description="Receive Threshold Exceeded Interrupt">
        <Enum name="0" start="0b0" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is less than or equal to the value in ET7816[RXTHRESHOLD]." />
        <Enum name="1" start="0b1" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is greater than the value in ET7816[RXTHRESHOLD]." />
      </BitField>
      <BitField start="1" size="1" name="TXT" description="Transmit Threshold Exceeded Interrupt">
        <Enum name="0" start="0b0" description="The number of retries and corresponding NACKS does not exceed the value in ET7816[TXTHRESHOLD]." />
        <Enum name="1" start="0b1" description="The number of retries and corresponding NACKS exceeds the value in ET7816[TXTHRESHOLD]." />
      </BitField>
      <BitField start="2" size="1" name="GTV" description="Guard Timer Violated Interrupt">
        <Enum name="0" start="0b0" description="A guard time (GT, CGT, or BGT) has not been violated." />
        <Enum name="1" start="0b1" description="A guard time (GT, CGT, or BGT) has been violated." />
      </BitField>
      <BitField start="3" size="1" name="ADT" description="ATR Duration Time Interrupt">
        <Enum name="0" start="0b0" description="ATR Duration time (ADT) has not been violated." />
        <Enum name="1" start="0b1" description="ATR Duration time (ADT) has been violated." />
      </BitField>
      <BitField start="4" size="1" name="INITD" description="Initial Character Detected Interrupt">
        <Enum name="0" start="0b0" description="A valid initial character has not been received." />
        <Enum name="1" start="0b1" description="A valid initial character has been received." />
      </BitField>
      <BitField start="5" size="1" name="BWT" description="Block Wait Timer Interrupt">
        <Enum name="0" start="0b0" description="Block wait time (BWT) has not been violated." />
        <Enum name="1" start="0b1" description="Block wait time (BWT) has been violated." />
      </BitField>
      <BitField start="6" size="1" name="CWT" description="Character Wait Timer Interrupt">
        <Enum name="0" start="0b0" description="Character wait time (CWT) has not been violated." />
        <Enum name="1" start="0b1" description="Character wait time (CWT) has been violated." />
      </BitField>
      <BitField start="7" size="1" name="WT" description="Wait Timer Interrupt">
        <Enum name="0" start="0b0" description="Wait time (WT) has not been violated." />
        <Enum name="1" start="0b1" description="Wait time (WT) has been violated." />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="UART3_WP7816" access="Read/Write" description="UART 7816 Wait Parameter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="WTX" description="Wait Time Multiplier (C7816[TTYPE] = 1)" />
    </Register>
    <Register start="+0x1C" size="1" name="UART3_WN7816" access="Read/Write" description="UART 7816 Wait N Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTN" description="Guard Band N" />
    </Register>
    <Register start="+0x1D" size="1" name="UART3_WF7816" access="Read/Write" description="UART 7816 Wait FD Register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTFD" description="FD Multiplier" />
    </Register>
    <Register start="+0x1E" size="1" name="UART3_ET7816" access="Read/Write" description="UART 7816 Error Threshold Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="RXTHRESHOLD" description="Receive NACK Threshold" />
      <BitField start="4" size="4" name="TXTHRESHOLD" description="Transmit NACK Threshold">
        <Enum name="0" start="0b0000" description="TXT asserts on the first NACK that is received." />
        <Enum name="1" start="0b0001" description="TXT asserts on the second NACK that is received." />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="UART3_TL7816" access="Read/Write" description="UART 7816 Transmit Length Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TLEN" description="Transmit Length" />
    </Register>
    <Register start="+0x3A" size="1" name="UART3_AP7816A_T0" access="Read/Write" description="UART 7816 ATR Duration Timer Register A" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ADTI_H" description="ATR Duration Time Integer High (C7816[TTYPE] = 0)" />
    </Register>
    <Register start="+0x3B" size="1" name="UART3_AP7816B_T0" access="Read/Write" description="UART 7816 ATR Duration Timer Register B" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ADTI_L" description="ATR Duration Time Integer Low (C7816[TTYPE] = 0)" />
    </Register>
    <Register start="+0x3C" size="1" name="UART3_WP7816A_T0" access="Read/Write" description="UART 7816 Wait Parameter Register A" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="WI_H" description="Wait Time Integer High (C7816[TTYPE] = 0)" />
    </Register>
    <Register start="+0x3C" size="1" name="UART3_WP7816A_T1" access="Read/Write" description="UART 7816 Wait Parameter Register A" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BWI_H" description="Block Wait Time Integer High (C7816[TTYPE] = 1)" />
    </Register>
    <Register start="+0x3D" size="1" name="UART3_WP7816B_T0" access="Read/Write" description="UART 7816 Wait Parameter Register B" reset_value="0x14" reset_mask="0xFF">
      <BitField start="0" size="8" name="WI_L" description="Wait Time Integer Low (C7816[TTYPE] = 0)" />
    </Register>
    <Register start="+0x3D" size="1" name="UART3_WP7816B_T1" access="Read/Write" description="UART 7816 Wait Parameter Register B" reset_value="0x14" reset_mask="0xFF">
      <BitField start="0" size="8" name="BWI_L" description="Block Wait Time Integer Low (C7816[TTYPE] = 1)" />
    </Register>
    <Register start="+0x3E" size="1" name="UART3_WGP7816_T1" access="Read/Write" description="UART 7816 Wait and Guard Parameter Register" reset_value="0x6" reset_mask="0xFF">
      <BitField start="0" size="4" name="BGI" description="Block Guard Time Integer (C7816[TTYPE] = 1)" />
      <BitField start="4" size="4" name="CWI1" description="Character Wait Time Integer 1 (C7816[TTYPE] = 1)" />
    </Register>
    <Register start="+0x3F" size="1" name="UART3_WP7816C_T1" access="Read/Write" description="UART 7816 Wait Parameter Register C" reset_value="0xB" reset_mask="0xFF">
      <BitField start="0" size="5" name="CWI2" description="Character Wait Time Integer 2 (C7816[TTYPE] = 1)" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREF" start="0x4006F000" description="Voltage Reference">
    <Register start="+0" size="1" name="VREF_VREFH_TRM" access="Read/Write" description="VREF Trim Register" reset_value="0" reset_mask="0x7F">
      <BitField start="0" size="6" name="TRIM" description="Trim bits">
        <Enum name="000000" start="0b0" description="Min" />
        <Enum name="111111" start="0b111111" description="Max" />
      </BitField>
      <BitField start="6" size="1" name="CHOPEN" description="Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized.">
        <Enum name="0" start="0b0" description="Chop oscillator is disabled." />
        <Enum name="1" start="0b1" description="Chop oscillator is enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="VREF_VREFH_SC" access="Read/Write" description="VREF Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="MODE_LV" description="Buffer Mode selection">
        <Enum name="00" start="0b00" description="Bandgap on only, for stabilization and startup" />
        <Enum name="01" start="0b01" description="High power buffer mode enabled" />
        <Enum name="10" start="0b10" description="Low-power buffer mode enabled" />
      </BitField>
      <BitField start="2" size="1" name="VREFST" description="Internal Voltage Reference stable">
        <Enum name="0" start="0b0" description="The module is disabled or not stable." />
        <Enum name="1" start="0b1" description="The module is stable." />
      </BitField>
      <BitField start="5" size="1" name="ICOMPEN" description="Second order curvature compensation enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="REGEN" description="Regulator enable">
        <Enum name="0" start="0b0" description="Internal 1.75 V regulator is disabled." />
        <Enum name="1" start="0b1" description="Internal 1.75 V regulator is enabled." />
      </BitField>
      <BitField start="7" size="1" name="VREFEN" description="Internal Voltage Reference enable">
        <Enum name="0" start="0b0" description="The module is disabled." />
        <Enum name="1" start="0b1" description="The module is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="VREF_VREFL_TRM" access="Read/Write" description="VREFL TRIM Register" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="3" name="VREFL_TRIM" description="These bits trim the VREFL reference voltage in steps of 10 mV" />
      <BitField start="3" size="1" name="VREFL_EN" description="This bit enables the VREFL (0.4 V) reference buffer.">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="4" size="1" name="VREFL_SEL" description="This bit selects between internal and external 1.2 V reference.">
        <Enum name="0" start="0b0" description="Internal reference" />
        <Enum name="1" start="0b1" description="External reference" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x40072000" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP0_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP0_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="5" size="1" name="TRIGM" description="Trigger Mode Enable">
        <Enum name="0" start="0b0" description="Trigger mode is disabled." />
        <Enum name="1" start="0b1" description="Trigger mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP0_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP0_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP0_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference." />
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP0_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP1" start="0x40072008" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP1_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP1_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="5" size="1" name="TRIGM" description="Trigger Mode Enable">
        <Enum name="0" start="0b0" description="Trigger mode is disabled." />
        <Enum name="1" start="0b1" description="Trigger mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP1_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP1_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP1_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference." />
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP1_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP2" start="0x40072010" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP2_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP2_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="5" size="1" name="TRIGM" description="Trigger Mode Enable">
        <Enum name="0" start="0b0" description="Trigger mode is disabled." />
        <Enum name="1" start="0b1" description="Trigger mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP2_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP2_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP2_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference." />
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP2_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI0" start="0x40075000" description="Serial Peripheral Interface">
    <Register start="+0" size="1" name="SPI0_S" access="Read/Write" description="SPI Status Register" reset_value="0x20" reset_mask="0xFF">
      <BitField start="0" size="1" name="RFIFOEF" description="SPI read FIFO empty flag">
        <Enum name="0" start="0b0" description="Read FIFO has data. Reads of the DH:DL registers in 16-bit mode or the DL register in 8-bit mode will empty the read FIFO." />
        <Enum name="1" start="0b1" description="Read FIFO is empty." />
      </BitField>
      <BitField start="1" size="1" name="TXFULLF" description="Transmit FIFO full flag">
        <Enum name="0" start="0b0" description="Transmit FIFO has less than 8 bytes" />
        <Enum name="1" start="0b1" description="Transmit FIFO has 8 bytes of data" />
      </BitField>
      <BitField start="2" size="1" name="TNEAREF" description="Transmit FIFO nearly empty flag">
        <Enum name="0" start="0b0" description="Transmit FIFO has more than 16 bits (when C3[TNEAREF_MARK] is 0) or more than 32 bits (when C3[TNEAREF_MARK] is 1) remaining to transmit" />
        <Enum name="1" start="0b1" description="Transmit FIFO has an amount of data equal to or less than 16 bits (when C3[TNEAREF_MARK] is 0) or 32 bits (when C3[TNEAREF_MARK] is 1) remaining to transmit" />
      </BitField>
      <BitField start="3" size="1" name="RNFULLF" description="Receive FIFO nearly full flag">
        <Enum name="0" start="0b0" description="Receive FIFO has received less than 48 bits (when C3[RNFULLF_MARK] is 0) or less than 32 bits (when C3[RNFULLF_MARK] is 1)" />
        <Enum name="1" start="0b1" description="Receive FIFO has received data of an amount equal to or greater than 48 bits (when C3[RNFULLF_MARK] is 0) or 32 bits (when C3[RNFULLF_MARK] is 1)" />
      </BitField>
      <BitField start="4" size="1" name="MODF" description="Master Mode Fault Flag">
        <Enum name="0" start="0b0" description="No mode fault error" />
        <Enum name="1" start="0b1" description="Mode fault error detected" />
      </BitField>
      <BitField start="5" size="1" name="SPTEF" description="SPI Transmit Buffer Empty Flag (when FIFO is not supported or not enabled) or SPI transmit FIFO empty flag (when FIFO is supported and enabled)">
        <Enum name="0" start="0b0" description="SPI transmit buffer not empty (when FIFOMODE is not present or is 0) or SPI FIFO not empty (when FIFOMODE is 1)" />
        <Enum name="1" start="0b1" description="SPI transmit buffer empty (when FIFOMODE is not present or is 0) or SPI FIFO empty (when FIFOMODE is 1)" />
      </BitField>
      <BitField start="6" size="1" name="SPMF" description="SPI Match Flag">
        <Enum name="0" start="0b0" description="Value in the receive data buffer does not match the value in the MH:ML registers" />
        <Enum name="1" start="0b1" description="Value in the receive data buffer matches the value in the MH:ML registers" />
      </BitField>
      <BitField start="7" size="1" name="SPRF" description="SPI Read Buffer Full Flag (when FIFO is not supported or not enabled) or SPI read FIFO FULL flag (when FIFO is supported and enabled)">
        <Enum name="0" start="0b0" description="No data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is not full (when FIFOMODE is 1)" />
        <Enum name="1" start="0b1" description="Data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is full (when FIFOMODE is 1)" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SPI0_BR" access="Read/Write" description="SPI Baud Rate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SPR" description="SPI Baud Rate Divisor">
        <Enum name="0000" start="0b0000" description="Baud rate divisor is 2." />
        <Enum name="0001" start="0b0001" description="Baud rate divisor is 4." />
        <Enum name="0010" start="0b0010" description="Baud rate divisor is 8." />
        <Enum name="0011" start="0b0011" description="Baud rate divisor is 16." />
        <Enum name="0100" start="0b0100" description="Baud rate divisor is 32." />
        <Enum name="0101" start="0b0101" description="Baud rate divisor is 64." />
        <Enum name="0110" start="0b0110" description="Baud rate divisor is 128." />
        <Enum name="0111" start="0b0111" description="Baud rate divisor is 256." />
        <Enum name="1000" start="0b1000" description="Baud rate divisor is 512." />
      </BitField>
      <BitField start="4" size="3" name="SPPR" description="SPI Baud Rate Prescale Divisor">
        <Enum name="000" start="0b000" description="Baud rate prescaler divisor is 1." />
        <Enum name="001" start="0b001" description="Baud rate prescaler divisor is 2." />
        <Enum name="010" start="0b010" description="Baud rate prescaler divisor is 3." />
        <Enum name="011" start="0b011" description="Baud rate prescaler divisor is 4." />
        <Enum name="100" start="0b100" description="Baud rate prescaler divisor is 5." />
        <Enum name="101" start="0b101" description="Baud rate prescaler divisor is 6." />
        <Enum name="110" start="0b110" description="Baud rate prescaler divisor is 7." />
        <Enum name="111" start="0b111" description="Baud rate prescaler divisor is 8." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SPI0_C2" access="Read/Write" description="SPI Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPC0" description="SPI Pin Control 0">
        <Enum name="0" start="0b0" description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in." />
        <Enum name="1" start="0b1" description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI." />
      </BitField>
      <BitField start="1" size="1" name="SPISWAI" description="SPI Stop in Wait Mode">
        <Enum name="0" start="0b0" description="SPI clocks continue to operate in Wait mode." />
        <Enum name="1" start="0b1" description="SPI clocks stop when the MCU enters Wait mode." />
      </BitField>
      <BitField start="2" size="1" name="RXDMAE" description="Receive DMA enable">
        <Enum name="0" start="0b0" description="DMA request for receive is disabled and interrupt from SPRF is allowed" />
        <Enum name="1" start="0b1" description="DMA request for receive is enabled and interrupt from SPRF is disabled" />
      </BitField>
      <BitField start="3" size="1" name="BIDIROE" description="Bidirectional Mode Output Enable">
        <Enum name="0" start="0b0" description="Output driver disabled so SPI data I/O pin acts as an input" />
        <Enum name="1" start="0b1" description="SPI I/O pin enabled as an output" />
      </BitField>
      <BitField start="4" size="1" name="MODFEN" description="Master Mode-Fault Function Enable">
        <Enum name="0" start="0b0" description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI" />
        <Enum name="1" start="0b1" description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output" />
      </BitField>
      <BitField start="5" size="1" name="TXDMAE" description="Transmit DMA enable">
        <Enum name="0" start="0b0" description="DMA request for transmit is disabled and interrupt from SPTEF is allowed" />
        <Enum name="1" start="0b1" description="DMA request for transmit is enabled and interrupt from SPTEF is disabled" />
      </BitField>
      <BitField start="6" size="1" name="SPIMODE" description="SPI 8-bit or 16-bit mode">
        <Enum name="0" start="0b0" description="8-bit SPI shift register, match register, and buffers" />
        <Enum name="1" start="0b1" description="16-bit SPI shift register, match register, and buffers" />
      </BitField>
      <BitField start="7" size="1" name="SPMIE" description="SPI Match Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupts from SPMF inhibited (use polling)" />
        <Enum name="1" start="0b1" description="When SPMF is 1, requests a hardware interrupt" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SPI0_C1" access="Read/Write" description="SPI Control Register 1" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="LSBFE" description="LSB First (shifter direction)">
        <Enum name="0" start="0b0" description="SPI serial data transfers start with the most significant bit." />
        <Enum name="1" start="0b1" description="SPI serial data transfers start with the least significant bit." />
      </BitField>
      <BitField start="1" size="1" name="SSOE" description="Slave Select Output Enable">
        <Enum name="0" start="0b0" description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input." />
        <Enum name="1" start="0b1" description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input." />
      </BitField>
      <BitField start="2" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer." />
        <Enum name="1" start="0b1" description="First edge on SPSCK occurs at the start of the first cycle of a data transfer." />
      </BitField>
      <BitField start="3" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="Active-high SPI clock (idles low)" />
        <Enum name="1" start="0b1" description="Active-low SPI clock (idles high)" />
      </BitField>
      <BitField start="4" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="SPI module configured as a slave SPI device" />
        <Enum name="1" start="0b1" description="SPI module configured as a master SPI device" />
      </BitField>
      <BitField start="5" size="1" name="SPTIE" description="SPI Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupts from SPTEF inhibited (use polling)" />
        <Enum name="1" start="0b1" description="When SPTEF is 1, hardware interrupt requested" />
      </BitField>
      <BitField start="6" size="1" name="SPE" description="SPI System Enable">
        <Enum name="0" start="0b0" description="SPI system inactive" />
        <Enum name="1" start="0b1" description="SPI system enabled" />
      </BitField>
      <BitField start="7" size="1" name="SPIE" description="SPI Interrupt Enable: for SPRF and MODF (when FIFO is not supported or not enabled) or for read FIFO (when FIFO is supported and enabled)">
        <Enum name="0" start="0b0" description="Interrupts from SPRF and MODF are inhibited-use polling (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are disabled (when FIFOMODE is 1)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when SPRF or MODF is 1 (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are enabled (when FIFOMODE is 1)" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="SPI0_ML" access="Read/Write" description="SPI Match Register low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Hardware compare value (low byte)" />
    </Register>
    <Register start="+0x5" size="1" name="SPI0_MH" access="Read/Write" description="SPI match register high" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Hardware compare value (high byte)" />
    </Register>
    <Register start="+0x6" size="1" name="SPI0_DL" access="Read/Write" description="SPI Data Register low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Data (low byte)" />
    </Register>
    <Register start="+0x7" size="1" name="SPI0_DH" access="Read/Write" description="SPI data register high" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Data (high byte)" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x40076000" description="Serial Peripheral Interface">
    <Register start="+0" size="1" name="SPI1_S" access="Read/Write" description="SPI Status Register" reset_value="0x20" reset_mask="0xFF">
      <BitField start="0" size="1" name="RFIFOEF" description="SPI read FIFO empty flag">
        <Enum name="0" start="0b0" description="Read FIFO has data. Reads of the DH:DL registers in 16-bit mode or the DL register in 8-bit mode will empty the read FIFO." />
        <Enum name="1" start="0b1" description="Read FIFO is empty." />
      </BitField>
      <BitField start="1" size="1" name="TXFULLF" description="Transmit FIFO full flag">
        <Enum name="0" start="0b0" description="Transmit FIFO has less than 8 bytes" />
        <Enum name="1" start="0b1" description="Transmit FIFO has 8 bytes of data" />
      </BitField>
      <BitField start="2" size="1" name="TNEAREF" description="Transmit FIFO nearly empty flag">
        <Enum name="0" start="0b0" description="Transmit FIFO has more than 16 bits (when C3[TNEAREF_MARK] is 0) or more than 32 bits (when C3[TNEAREF_MARK] is 1) remaining to transmit" />
        <Enum name="1" start="0b1" description="Transmit FIFO has an amount of data equal to or less than 16 bits (when C3[TNEAREF_MARK] is 0) or 32 bits (when C3[TNEAREF_MARK] is 1) remaining to transmit" />
      </BitField>
      <BitField start="3" size="1" name="RNFULLF" description="Receive FIFO nearly full flag">
        <Enum name="0" start="0b0" description="Receive FIFO has received less than 48 bits (when C3[RNFULLF_MARK] is 0) or less than 32 bits (when C3[RNFULLF_MARK] is 1)" />
        <Enum name="1" start="0b1" description="Receive FIFO has received data of an amount equal to or greater than 48 bits (when C3[RNFULLF_MARK] is 0) or 32 bits (when C3[RNFULLF_MARK] is 1)" />
      </BitField>
      <BitField start="4" size="1" name="MODF" description="Master Mode Fault Flag">
        <Enum name="0" start="0b0" description="No mode fault error" />
        <Enum name="1" start="0b1" description="Mode fault error detected" />
      </BitField>
      <BitField start="5" size="1" name="SPTEF" description="SPI Transmit Buffer Empty Flag (when FIFO is not supported or not enabled) or SPI transmit FIFO empty flag (when FIFO is supported and enabled)">
        <Enum name="0" start="0b0" description="SPI transmit buffer not empty (when FIFOMODE is not present or is 0) or SPI FIFO not empty (when FIFOMODE is 1)" />
        <Enum name="1" start="0b1" description="SPI transmit buffer empty (when FIFOMODE is not present or is 0) or SPI FIFO empty (when FIFOMODE is 1)" />
      </BitField>
      <BitField start="6" size="1" name="SPMF" description="SPI Match Flag">
        <Enum name="0" start="0b0" description="Value in the receive data buffer does not match the value in the MH:ML registers" />
        <Enum name="1" start="0b1" description="Value in the receive data buffer matches the value in the MH:ML registers" />
      </BitField>
      <BitField start="7" size="1" name="SPRF" description="SPI Read Buffer Full Flag (when FIFO is not supported or not enabled) or SPI read FIFO FULL flag (when FIFO is supported and enabled)">
        <Enum name="0" start="0b0" description="No data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is not full (when FIFOMODE is 1)" />
        <Enum name="1" start="0b1" description="Data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is full (when FIFOMODE is 1)" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SPI1_BR" access="Read/Write" description="SPI Baud Rate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SPR" description="SPI Baud Rate Divisor">
        <Enum name="0000" start="0b0000" description="Baud rate divisor is 2." />
        <Enum name="0001" start="0b0001" description="Baud rate divisor is 4." />
        <Enum name="0010" start="0b0010" description="Baud rate divisor is 8." />
        <Enum name="0011" start="0b0011" description="Baud rate divisor is 16." />
        <Enum name="0100" start="0b0100" description="Baud rate divisor is 32." />
        <Enum name="0101" start="0b0101" description="Baud rate divisor is 64." />
        <Enum name="0110" start="0b0110" description="Baud rate divisor is 128." />
        <Enum name="0111" start="0b0111" description="Baud rate divisor is 256." />
        <Enum name="1000" start="0b1000" description="Baud rate divisor is 512." />
      </BitField>
      <BitField start="4" size="3" name="SPPR" description="SPI Baud Rate Prescale Divisor">
        <Enum name="000" start="0b000" description="Baud rate prescaler divisor is 1." />
        <Enum name="001" start="0b001" description="Baud rate prescaler divisor is 2." />
        <Enum name="010" start="0b010" description="Baud rate prescaler divisor is 3." />
        <Enum name="011" start="0b011" description="Baud rate prescaler divisor is 4." />
        <Enum name="100" start="0b100" description="Baud rate prescaler divisor is 5." />
        <Enum name="101" start="0b101" description="Baud rate prescaler divisor is 6." />
        <Enum name="110" start="0b110" description="Baud rate prescaler divisor is 7." />
        <Enum name="111" start="0b111" description="Baud rate prescaler divisor is 8." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SPI1_C2" access="Read/Write" description="SPI Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPC0" description="SPI Pin Control 0">
        <Enum name="0" start="0b0" description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in." />
        <Enum name="1" start="0b1" description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI." />
      </BitField>
      <BitField start="1" size="1" name="SPISWAI" description="SPI Stop in Wait Mode">
        <Enum name="0" start="0b0" description="SPI clocks continue to operate in Wait mode." />
        <Enum name="1" start="0b1" description="SPI clocks stop when the MCU enters Wait mode." />
      </BitField>
      <BitField start="2" size="1" name="RXDMAE" description="Receive DMA enable">
        <Enum name="0" start="0b0" description="DMA request for receive is disabled and interrupt from SPRF is allowed" />
        <Enum name="1" start="0b1" description="DMA request for receive is enabled and interrupt from SPRF is disabled" />
      </BitField>
      <BitField start="3" size="1" name="BIDIROE" description="Bidirectional Mode Output Enable">
        <Enum name="0" start="0b0" description="Output driver disabled so SPI data I/O pin acts as an input" />
        <Enum name="1" start="0b1" description="SPI I/O pin enabled as an output" />
      </BitField>
      <BitField start="4" size="1" name="MODFEN" description="Master Mode-Fault Function Enable">
        <Enum name="0" start="0b0" description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI" />
        <Enum name="1" start="0b1" description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output" />
      </BitField>
      <BitField start="5" size="1" name="TXDMAE" description="Transmit DMA enable">
        <Enum name="0" start="0b0" description="DMA request for transmit is disabled and interrupt from SPTEF is allowed" />
        <Enum name="1" start="0b1" description="DMA request for transmit is enabled and interrupt from SPTEF is disabled" />
      </BitField>
      <BitField start="6" size="1" name="SPIMODE" description="SPI 8-bit or 16-bit mode">
        <Enum name="0" start="0b0" description="8-bit SPI shift register, match register, and buffers" />
        <Enum name="1" start="0b1" description="16-bit SPI shift register, match register, and buffers" />
      </BitField>
      <BitField start="7" size="1" name="SPMIE" description="SPI Match Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupts from SPMF inhibited (use polling)" />
        <Enum name="1" start="0b1" description="When SPMF is 1, requests a hardware interrupt" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SPI1_C1" access="Read/Write" description="SPI Control Register 1" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="LSBFE" description="LSB First (shifter direction)">
        <Enum name="0" start="0b0" description="SPI serial data transfers start with the most significant bit." />
        <Enum name="1" start="0b1" description="SPI serial data transfers start with the least significant bit." />
      </BitField>
      <BitField start="1" size="1" name="SSOE" description="Slave Select Output Enable">
        <Enum name="0" start="0b0" description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input." />
        <Enum name="1" start="0b1" description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input." />
      </BitField>
      <BitField start="2" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer." />
        <Enum name="1" start="0b1" description="First edge on SPSCK occurs at the start of the first cycle of a data transfer." />
      </BitField>
      <BitField start="3" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="Active-high SPI clock (idles low)" />
        <Enum name="1" start="0b1" description="Active-low SPI clock (idles high)" />
      </BitField>
      <BitField start="4" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="SPI module configured as a slave SPI device" />
        <Enum name="1" start="0b1" description="SPI module configured as a master SPI device" />
      </BitField>
      <BitField start="5" size="1" name="SPTIE" description="SPI Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupts from SPTEF inhibited (use polling)" />
        <Enum name="1" start="0b1" description="When SPTEF is 1, hardware interrupt requested" />
      </BitField>
      <BitField start="6" size="1" name="SPE" description="SPI System Enable">
        <Enum name="0" start="0b0" description="SPI system inactive" />
        <Enum name="1" start="0b1" description="SPI system enabled" />
      </BitField>
      <BitField start="7" size="1" name="SPIE" description="SPI Interrupt Enable: for SPRF and MODF (when FIFO is not supported or not enabled) or for read FIFO (when FIFO is supported and enabled)">
        <Enum name="0" start="0b0" description="Interrupts from SPRF and MODF are inhibited-use polling (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are disabled (when FIFOMODE is 1)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when SPRF or MODF is 1 (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are enabled (when FIFOMODE is 1)" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="SPI1_ML" access="Read/Write" description="SPI Match Register low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Hardware compare value (low byte)" />
    </Register>
    <Register start="+0x5" size="1" name="SPI1_MH" access="Read/Write" description="SPI match register high" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Hardware compare value (high byte)" />
    </Register>
    <Register start="+0x6" size="1" name="SPI1_DL" access="Read/Write" description="SPI Data Register low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Data (low byte)" />
    </Register>
    <Register start="+0x7" size="1" name="SPI1_DH" access="Read/Write" description="SPI data register high" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Data (high byte)" />
    </Register>
    <Register start="+0xA" size="1" name="SPI1_CI" access="Read/Write" description="SPI clear interrupt register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPRFCI" description="Receive FIFO full flag clear interrupt" />
      <BitField start="1" size="1" name="SPTEFCI" description="Transmit FIFO empty flag clear interrupt" />
      <BitField start="2" size="1" name="RNFULLFCI" description="Receive FIFO nearly full flag clear interrupt" />
      <BitField start="3" size="1" name="TNEAREFCI" description="Transmit FIFO nearly empty flag clear interrupt" />
      <BitField start="4" size="1" name="RXFOF" description="Receive FIFO overflow flag">
        <Enum name="0" start="0b0" description="Receive FIFO overflow condition has not occurred" />
        <Enum name="1" start="0b1" description="Receive FIFO overflow condition occurred" />
      </BitField>
      <BitField start="5" size="1" name="TXFOF" description="Transmit FIFO overflow flag">
        <Enum name="0" start="0b0" description="Transmit FIFO overflow condition has not occurred" />
        <Enum name="1" start="0b1" description="Transmit FIFO overflow condition occurred" />
      </BitField>
      <BitField start="6" size="1" name="RXFERR" description="Receive FIFO error flag">
        <Enum name="0" start="0b0" description="No receive FIFO error occurred" />
        <Enum name="1" start="0b1" description="A receive FIFO error occurred" />
      </BitField>
      <BitField start="7" size="1" name="TXFERR" description="Transmit FIFO error flag">
        <Enum name="0" start="0b0" description="No transmit FIFO error occurred" />
        <Enum name="1" start="0b1" description="A transmit FIFO error occurred" />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="SPI1_C3" access="Read/Write" description="SPI control register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="FIFOMODE" description="FIFO mode enable">
        <Enum name="0" start="0b0" description="FIFO mode disabled" />
        <Enum name="1" start="0b1" description="FIFO mode enabled" />
      </BitField>
      <BitField start="1" size="1" name="RNFULLIEN" description="Receive FIFO nearly full interrupt enable">
        <Enum name="0" start="0b0" description="No interrupt upon RNFULLF being set" />
        <Enum name="1" start="0b1" description="Enable interrupts upon RNFULLF being set" />
      </BitField>
      <BitField start="2" size="1" name="TNEARIEN" description="Transmit FIFO nearly empty interrupt enable">
        <Enum name="0" start="0b0" description="No interrupt upon TNEAREF being set" />
        <Enum name="1" start="0b1" description="Enable interrupts upon TNEAREF being set" />
      </BitField>
      <BitField start="3" size="1" name="INTCLR" description="Interrupt clearing mechanism select">
        <Enum name="0" start="0b0" description="These interrupts are cleared when the corresponding flags are cleared depending on the state of the FIFOs" />
        <Enum name="1" start="0b1" description="These interrupts are cleared by writing the corresponding bits in the CI register" />
      </BitField>
      <BitField start="4" size="1" name="RNFULLF_MARK" description="Receive FIFO nearly full watermark">
        <Enum name="0" start="0b0" description="RNFULLF is set when the receive FIFO has 48 bits or more" />
        <Enum name="1" start="0b1" description="RNFULLF is set when the receive FIFO has 32 bits or more" />
      </BitField>
      <BitField start="5" size="1" name="TNEAREF_MARK" description="Transmit FIFO nearly empty watermark">
        <Enum name="0" start="0b0" description="TNEAREF is set when the transmit FIFO has 16 bits or less" />
        <Enum name="1" start="0b1" description="TNEAREF is set when the transmit FIFO has 32 bits or less" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI2" start="0x40077000" description="Serial Peripheral Interface">
    <Register start="+0" size="1" name="SPI2_S" access="Read/Write" description="SPI Status Register" reset_value="0x20" reset_mask="0xFF">
      <BitField start="0" size="1" name="RFIFOEF" description="SPI read FIFO empty flag">
        <Enum name="0" start="0b0" description="Read FIFO has data. Reads of the DH:DL registers in 16-bit mode or the DL register in 8-bit mode will empty the read FIFO." />
        <Enum name="1" start="0b1" description="Read FIFO is empty." />
      </BitField>
      <BitField start="1" size="1" name="TXFULLF" description="Transmit FIFO full flag">
        <Enum name="0" start="0b0" description="Transmit FIFO has less than 8 bytes" />
        <Enum name="1" start="0b1" description="Transmit FIFO has 8 bytes of data" />
      </BitField>
      <BitField start="2" size="1" name="TNEAREF" description="Transmit FIFO nearly empty flag">
        <Enum name="0" start="0b0" description="Transmit FIFO has more than 16 bits (when C3[TNEAREF_MARK] is 0) or more than 32 bits (when C3[TNEAREF_MARK] is 1) remaining to transmit" />
        <Enum name="1" start="0b1" description="Transmit FIFO has an amount of data equal to or less than 16 bits (when C3[TNEAREF_MARK] is 0) or 32 bits (when C3[TNEAREF_MARK] is 1) remaining to transmit" />
      </BitField>
      <BitField start="3" size="1" name="RNFULLF" description="Receive FIFO nearly full flag">
        <Enum name="0" start="0b0" description="Receive FIFO has received less than 48 bits (when C3[RNFULLF_MARK] is 0) or less than 32 bits (when C3[RNFULLF_MARK] is 1)" />
        <Enum name="1" start="0b1" description="Receive FIFO has received data of an amount equal to or greater than 48 bits (when C3[RNFULLF_MARK] is 0) or 32 bits (when C3[RNFULLF_MARK] is 1)" />
      </BitField>
      <BitField start="4" size="1" name="MODF" description="Master Mode Fault Flag">
        <Enum name="0" start="0b0" description="No mode fault error" />
        <Enum name="1" start="0b1" description="Mode fault error detected" />
      </BitField>
      <BitField start="5" size="1" name="SPTEF" description="SPI Transmit Buffer Empty Flag (when FIFO is not supported or not enabled) or SPI transmit FIFO empty flag (when FIFO is supported and enabled)">
        <Enum name="0" start="0b0" description="SPI transmit buffer not empty (when FIFOMODE is not present or is 0) or SPI FIFO not empty (when FIFOMODE is 1)" />
        <Enum name="1" start="0b1" description="SPI transmit buffer empty (when FIFOMODE is not present or is 0) or SPI FIFO empty (when FIFOMODE is 1)" />
      </BitField>
      <BitField start="6" size="1" name="SPMF" description="SPI Match Flag">
        <Enum name="0" start="0b0" description="Value in the receive data buffer does not match the value in the MH:ML registers" />
        <Enum name="1" start="0b1" description="Value in the receive data buffer matches the value in the MH:ML registers" />
      </BitField>
      <BitField start="7" size="1" name="SPRF" description="SPI Read Buffer Full Flag (when FIFO is not supported or not enabled) or SPI read FIFO FULL flag (when FIFO is supported and enabled)">
        <Enum name="0" start="0b0" description="No data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is not full (when FIFOMODE is 1)" />
        <Enum name="1" start="0b1" description="Data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is full (when FIFOMODE is 1)" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SPI2_BR" access="Read/Write" description="SPI Baud Rate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SPR" description="SPI Baud Rate Divisor">
        <Enum name="0000" start="0b0000" description="Baud rate divisor is 2." />
        <Enum name="0001" start="0b0001" description="Baud rate divisor is 4." />
        <Enum name="0010" start="0b0010" description="Baud rate divisor is 8." />
        <Enum name="0011" start="0b0011" description="Baud rate divisor is 16." />
        <Enum name="0100" start="0b0100" description="Baud rate divisor is 32." />
        <Enum name="0101" start="0b0101" description="Baud rate divisor is 64." />
        <Enum name="0110" start="0b0110" description="Baud rate divisor is 128." />
        <Enum name="0111" start="0b0111" description="Baud rate divisor is 256." />
        <Enum name="1000" start="0b1000" description="Baud rate divisor is 512." />
      </BitField>
      <BitField start="4" size="3" name="SPPR" description="SPI Baud Rate Prescale Divisor">
        <Enum name="000" start="0b000" description="Baud rate prescaler divisor is 1." />
        <Enum name="001" start="0b001" description="Baud rate prescaler divisor is 2." />
        <Enum name="010" start="0b010" description="Baud rate prescaler divisor is 3." />
        <Enum name="011" start="0b011" description="Baud rate prescaler divisor is 4." />
        <Enum name="100" start="0b100" description="Baud rate prescaler divisor is 5." />
        <Enum name="101" start="0b101" description="Baud rate prescaler divisor is 6." />
        <Enum name="110" start="0b110" description="Baud rate prescaler divisor is 7." />
        <Enum name="111" start="0b111" description="Baud rate prescaler divisor is 8." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SPI2_C2" access="Read/Write" description="SPI Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPC0" description="SPI Pin Control 0">
        <Enum name="0" start="0b0" description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in." />
        <Enum name="1" start="0b1" description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI." />
      </BitField>
      <BitField start="1" size="1" name="SPISWAI" description="SPI Stop in Wait Mode">
        <Enum name="0" start="0b0" description="SPI clocks continue to operate in Wait mode." />
        <Enum name="1" start="0b1" description="SPI clocks stop when the MCU enters Wait mode." />
      </BitField>
      <BitField start="2" size="1" name="RXDMAE" description="Receive DMA enable">
        <Enum name="0" start="0b0" description="DMA request for receive is disabled and interrupt from SPRF is allowed" />
        <Enum name="1" start="0b1" description="DMA request for receive is enabled and interrupt from SPRF is disabled" />
      </BitField>
      <BitField start="3" size="1" name="BIDIROE" description="Bidirectional Mode Output Enable">
        <Enum name="0" start="0b0" description="Output driver disabled so SPI data I/O pin acts as an input" />
        <Enum name="1" start="0b1" description="SPI I/O pin enabled as an output" />
      </BitField>
      <BitField start="4" size="1" name="MODFEN" description="Master Mode-Fault Function Enable">
        <Enum name="0" start="0b0" description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI" />
        <Enum name="1" start="0b1" description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output" />
      </BitField>
      <BitField start="5" size="1" name="TXDMAE" description="Transmit DMA enable">
        <Enum name="0" start="0b0" description="DMA request for transmit is disabled and interrupt from SPTEF is allowed" />
        <Enum name="1" start="0b1" description="DMA request for transmit is enabled and interrupt from SPTEF is disabled" />
      </BitField>
      <BitField start="6" size="1" name="SPIMODE" description="SPI 8-bit or 16-bit mode">
        <Enum name="0" start="0b0" description="8-bit SPI shift register, match register, and buffers" />
        <Enum name="1" start="0b1" description="16-bit SPI shift register, match register, and buffers" />
      </BitField>
      <BitField start="7" size="1" name="SPMIE" description="SPI Match Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupts from SPMF inhibited (use polling)" />
        <Enum name="1" start="0b1" description="When SPMF is 1, requests a hardware interrupt" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SPI2_C1" access="Read/Write" description="SPI Control Register 1" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="LSBFE" description="LSB First (shifter direction)">
        <Enum name="0" start="0b0" description="SPI serial data transfers start with the most significant bit." />
        <Enum name="1" start="0b1" description="SPI serial data transfers start with the least significant bit." />
      </BitField>
      <BitField start="1" size="1" name="SSOE" description="Slave Select Output Enable">
        <Enum name="0" start="0b0" description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input." />
        <Enum name="1" start="0b1" description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input." />
      </BitField>
      <BitField start="2" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer." />
        <Enum name="1" start="0b1" description="First edge on SPSCK occurs at the start of the first cycle of a data transfer." />
      </BitField>
      <BitField start="3" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="Active-high SPI clock (idles low)" />
        <Enum name="1" start="0b1" description="Active-low SPI clock (idles high)" />
      </BitField>
      <BitField start="4" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="SPI module configured as a slave SPI device" />
        <Enum name="1" start="0b1" description="SPI module configured as a master SPI device" />
      </BitField>
      <BitField start="5" size="1" name="SPTIE" description="SPI Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupts from SPTEF inhibited (use polling)" />
        <Enum name="1" start="0b1" description="When SPTEF is 1, hardware interrupt requested" />
      </BitField>
      <BitField start="6" size="1" name="SPE" description="SPI System Enable">
        <Enum name="0" start="0b0" description="SPI system inactive" />
        <Enum name="1" start="0b1" description="SPI system enabled" />
      </BitField>
      <BitField start="7" size="1" name="SPIE" description="SPI Interrupt Enable: for SPRF and MODF (when FIFO is not supported or not enabled) or for read FIFO (when FIFO is supported and enabled)">
        <Enum name="0" start="0b0" description="Interrupts from SPRF and MODF are inhibited-use polling (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are disabled (when FIFOMODE is 1)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when SPRF or MODF is 1 (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are enabled (when FIFOMODE is 1)" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="SPI2_ML" access="Read/Write" description="SPI Match Register low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Hardware compare value (low byte)" />
    </Register>
    <Register start="+0x5" size="1" name="SPI2_MH" access="Read/Write" description="SPI match register high" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Hardware compare value (high byte)" />
    </Register>
    <Register start="+0x6" size="1" name="SPI2_DL" access="Read/Write" description="SPI Data Register low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Data (low byte)" />
    </Register>
    <Register start="+0x7" size="1" name="SPI2_DH" access="Read/Write" description="SPI data register high" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits" description="Data (high byte)" />
    </Register>
    <Register start="+0xA" size="1" name="SPI2_CI" access="Read/Write" description="SPI clear interrupt register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPRFCI" description="Receive FIFO full flag clear interrupt" />
      <BitField start="1" size="1" name="SPTEFCI" description="Transmit FIFO empty flag clear interrupt" />
      <BitField start="2" size="1" name="RNFULLFCI" description="Receive FIFO nearly full flag clear interrupt" />
      <BitField start="3" size="1" name="TNEAREFCI" description="Transmit FIFO nearly empty flag clear interrupt" />
      <BitField start="4" size="1" name="RXFOF" description="Receive FIFO overflow flag">
        <Enum name="0" start="0b0" description="Receive FIFO overflow condition has not occurred" />
        <Enum name="1" start="0b1" description="Receive FIFO overflow condition occurred" />
      </BitField>
      <BitField start="5" size="1" name="TXFOF" description="Transmit FIFO overflow flag">
        <Enum name="0" start="0b0" description="Transmit FIFO overflow condition has not occurred" />
        <Enum name="1" start="0b1" description="Transmit FIFO overflow condition occurred" />
      </BitField>
      <BitField start="6" size="1" name="RXFERR" description="Receive FIFO error flag">
        <Enum name="0" start="0b0" description="No receive FIFO error occurred" />
        <Enum name="1" start="0b1" description="A receive FIFO error occurred" />
      </BitField>
      <BitField start="7" size="1" name="TXFERR" description="Transmit FIFO error flag">
        <Enum name="0" start="0b0" description="No transmit FIFO error occurred" />
        <Enum name="1" start="0b1" description="A transmit FIFO error occurred" />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="SPI2_C3" access="Read/Write" description="SPI control register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="FIFOMODE" description="FIFO mode enable">
        <Enum name="0" start="0b0" description="FIFO mode disabled" />
        <Enum name="1" start="0b1" description="FIFO mode enabled" />
      </BitField>
      <BitField start="1" size="1" name="RNFULLIEN" description="Receive FIFO nearly full interrupt enable">
        <Enum name="0" start="0b0" description="No interrupt upon RNFULLF being set" />
        <Enum name="1" start="0b1" description="Enable interrupts upon RNFULLF being set" />
      </BitField>
      <BitField start="2" size="1" name="TNEARIEN" description="Transmit FIFO nearly empty interrupt enable">
        <Enum name="0" start="0b0" description="No interrupt upon TNEAREF being set" />
        <Enum name="1" start="0b1" description="Enable interrupts upon TNEAREF being set" />
      </BitField>
      <BitField start="3" size="1" name="INTCLR" description="Interrupt clearing mechanism select">
        <Enum name="0" start="0b0" description="These interrupts are cleared when the corresponding flags are cleared depending on the state of the FIFOs" />
        <Enum name="1" start="0b1" description="These interrupts are cleared by writing the corresponding bits in the CI register" />
      </BitField>
      <BitField start="4" size="1" name="RNFULLF_MARK" description="Receive FIFO nearly full watermark">
        <Enum name="0" start="0b0" description="RNFULLF is set when the receive FIFO has 48 bits or more" />
        <Enum name="1" start="0b1" description="RNFULLF is set when the receive FIFO has 32 bits or more" />
      </BitField>
      <BitField start="5" size="1" name="TNEAREF_MARK" description="Transmit FIFO nearly empty watermark">
        <Enum name="0" start="0b0" description="TNEAREF is set when the transmit FIFO has 16 bits or less" />
        <Enum name="1" start="0b1" description="TNEAREF is set when the transmit FIFO has 32 bits or less" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007B000" description="Reset Control Module">
    <Register start="+0" size="1" name="RCM_SRS0" access="ReadOnly" description="System Reset Status Register 0" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="WAKEUP" description="Low Leakage Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source" />
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="LVD" description="Low-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="LOC" description="Loss-of-Clock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock." />
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="LOL" description="Loss-of-Lock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL" />
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL" />
      </BitField>
      <BitField start="5" size="1" name="WDOG" description="Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="PIN" description="External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="POR" description="Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="RCM_SRS1" access="ReadOnly" description="System Reset Status Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="LOCKUP" description="Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="2" size="1" name="SW" description="Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="3" size="1" name="MDM_AP" description="MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="5" size="1" name="SACKERR" description="Stop Mode Acknowledge Error Reset">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="RCM_RPFC" access="Read/Write" description="Reset Pin Filter Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="RSTFLTSRW" description="Reset Pin Filter Select in Run and Wait Modes">
        <Enum name="00" start="0b00" description="All filtering disabled" />
        <Enum name="01" start="0b01" description="Bus clock filter enabled for normal operation" />
        <Enum name="10" start="0b10" description="LPO clock filter enabled for normal operation" />
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS" description="Reset Pin Filter Select in Stop Mode">
        <Enum name="0" start="0b0" description="All filtering disabled" />
        <Enum name="1" start="0b1" description="LPO clock filter enabled" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="RCM_RPFW" access="Read/Write" description="Reset Pin Filter Width register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="RSTFLTSEL" description="Reset Pin Filter Bus Clock Select">
        <Enum name="00000" start="0b00000" description="Bus clock filter count is 1" />
        <Enum name="00001" start="0b00001" description="Bus clock filter count is 2" />
        <Enum name="00010" start="0b00010" description="Bus clock filter count is 3" />
        <Enum name="00011" start="0b00011" description="Bus clock filter count is 4" />
        <Enum name="00100" start="0b00100" description="Bus clock filter count is 5" />
        <Enum name="00101" start="0b00101" description="Bus clock filter count is 6" />
        <Enum name="00110" start="0b00110" description="Bus clock filter count is 7" />
        <Enum name="00111" start="0b00111" description="Bus clock filter count is 8" />
        <Enum name="01000" start="0b01000" description="Bus clock filter count is 9" />
        <Enum name="01001" start="0b01001" description="Bus clock filter count is 10" />
        <Enum name="01010" start="0b01010" description="Bus clock filter count is 11" />
        <Enum name="01011" start="0b01011" description="Bus clock filter count is 12" />
        <Enum name="01100" start="0b01100" description="Bus clock filter count is 13" />
        <Enum name="01101" start="0b01101" description="Bus clock filter count is 14" />
        <Enum name="01110" start="0b01110" description="Bus clock filter count is 15" />
        <Enum name="01111" start="0b01111" description="Bus clock filter count is 16" />
        <Enum name="10000" start="0b10000" description="Bus clock filter count is 17" />
        <Enum name="10001" start="0b10001" description="Bus clock filter count is 18" />
        <Enum name="10010" start="0b10010" description="Bus clock filter count is 19" />
        <Enum name="10011" start="0b10011" description="Bus clock filter count is 20" />
        <Enum name="10100" start="0b10100" description="Bus clock filter count is 21" />
        <Enum name="10101" start="0b10101" description="Bus clock filter count is 22" />
        <Enum name="10110" start="0b10110" description="Bus clock filter count is 23" />
        <Enum name="10111" start="0b10111" description="Bus clock filter count is 24" />
        <Enum name="11000" start="0b11000" description="Bus clock filter count is 25" />
        <Enum name="11001" start="0b11001" description="Bus clock filter count is 26" />
        <Enum name="11010" start="0b11010" description="Bus clock filter count is 27" />
        <Enum name="11011" start="0b11011" description="Bus clock filter count is 28" />
        <Enum name="11100" start="0b11100" description="Bus clock filter count is 29" />
        <Enum name="11101" start="0b11101" description="Bus clock filter count is 30" />
        <Enum name="11110" start="0b11110" description="Bus clock filter count is 31" />
        <Enum name="11111" start="0b11111" description="Bus clock filter count is 32" />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="RCM_SSRS0" access="Read/Write" description="Sticky System Reset Status Register 0" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="SWAKEUP" description="Sticky Low Leakage Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source" />
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="SLVD" description="Sticky Low-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="3" size="1" name="SLOL" description="Sticky Loss-of-Lock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL" />
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL" />
      </BitField>
      <BitField start="5" size="1" name="SWDOG" description="Sticky Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="SPIN" description="Sticky External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="SPOR" description="Sticky Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="RCM_SSRS1" access="Read/Write" description="Sticky System Reset Status Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="SLOCKUP" description="Sticky Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="2" size="1" name="SSW" description="Sticky Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="3" size="1" name="SMDM_AP" description="Sticky MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="5" size="1" name="SSACKERR" description="Sticky Stop Mode Acknowledge Error Reset">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU" start="0x4007C000" description="Low leakage wakeup unit">
    <Register start="+0" size="1" name="LLWU_PE1" access="Read/Write" description="LLWU Pin Enable 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE0" description="Wakeup Pin Enable For LLWU_P0">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE1" description="Wakeup Pin Enable For LLWU_P1">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE2" description="Wakeup Pin Enable For LLWU_P2">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE3" description="Wakeup Pin Enable For LLWU_P3">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="LLWU_PE2" access="Read/Write" description="LLWU Pin Enable 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE4" description="Wakeup Pin Enable For LLWU_P4">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE5" description="Wakeup Pin Enable For LLWU_P5">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE6" description="Wakeup Pin Enable For LLWU_P6">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE7" description="Wakeup Pin Enable For LLWU_P7">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="LLWU_PE3" access="Read/Write" description="LLWU Pin Enable 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE8" description="Wakeup Pin Enable For LLWU_P8">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE9" description="Wakeup Pin Enable For LLWU_P9">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE10" description="Wakeup Pin Enable For LLWU_P10">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE11" description="Wakeup Pin Enable For LLWU_P11">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="LLWU_PE4" access="Read/Write" description="LLWU Pin Enable 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE12" description="Wakeup Pin Enable For LLWU_P12">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE13" description="Wakeup Pin Enable For LLWU_P13">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE14" description="Wakeup Pin Enable For LLWU_P14">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE15" description="Wakeup Pin Enable For LLWU_P15">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="LLWU_PE5" access="Read/Write" description="LLWU Pin Enable 5 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE16" description="Wakeup Pin Enable For LLWU_P16">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE17" description="Wakeup Pin Enable For LLWU_P17">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE18" description="Wakeup Pin Enable For LLWU_P18">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE19" description="Wakeup Pin Enable For LLWU_P19">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="LLWU_PE6" access="Read/Write" description="LLWU Pin Enable 6 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE20" description="Wakeup Pin Enable For LLWU_P20">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE21" description="Wakeup Pin Enable For LLWU_P21">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE22" description="Wakeup Pin Enable For LLWU_P22">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE23" description="Wakeup Pin Enable For LLWU_P23">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="LLWU_PE7" access="Read/Write" description="LLWU Pin Enable 7 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE24" description="Wakeup Pin Enable For LLWU_P24">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE25" description="Wakeup Pin Enable For LLWU_P25">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE26" description="Wakeup Pin Enable For LLWU_P26">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE27" description="Wakeup Pin Enable For LLWU_P27">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="LLWU_PE8" access="Read/Write" description="LLWU Pin Enable 8 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE28" description="Wakeup Pin Enable For LLWU_P28">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE29" description="Wakeup Pin Enable For LLWU_P29">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE30" description="Wakeup Pin Enable For LLWU_P30">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE31" description="Wakeup Pin Enable For LLWU_P31">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="LLWU_ME" access="Read/Write" description="LLWU Module Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUME0" description="Wakeup Module Enable For Module 0">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUME1" description="Wakeup Module Enable for Module 1">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUME2" description="Wakeup Module Enable For Module 2">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUME3" description="Wakeup Module Enable For Module 3">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUME4" description="Wakeup Module Enable For Module 4">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUME5" description="Wakeup Module Enable For Module 5">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUME6" description="Wakeup Module Enable For Module 6">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUME7" description="Wakeup Module Enable For Module 7">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="LLWU_PF1" access="Read/Write" description="LLWU Pin Flag 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF0" description="Wakeup Flag For LLWU_P0">
        <Enum name="0" start="0b0" description="LLWU_P0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF1" description="Wakeup Flag For LLWU_P1">
        <Enum name="0" start="0b0" description="LLWU_P1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF2" description="Wakeup Flag For LLWU_P2">
        <Enum name="0" start="0b0" description="LLWU_P2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF3" description="Wakeup Flag For LLWU_P3">
        <Enum name="0" start="0b0" description="LLWU_P3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF4" description="Wakeup Flag For LLWU_P4">
        <Enum name="0" start="0b0" description="LLWU_P4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF5" description="Wakeup Flag For LLWU_P5">
        <Enum name="0" start="0b0" description="LLWU_P5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF6" description="Wakeup Flag For LLWU_P6">
        <Enum name="0" start="0b0" description="LLWU_P6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF7" description="Wakeup Flag For LLWU_P7">
        <Enum name="0" start="0b0" description="LLWU_P7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="LLWU_PF2" access="Read/Write" description="LLWU Pin Flag 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF8" description="Wakeup Flag For LLWU_P8">
        <Enum name="0" start="0b0" description="LLWU_P8 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P8 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF9" description="Wakeup Flag For LLWU_P9">
        <Enum name="0" start="0b0" description="LLWU_P9 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P9 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF10" description="Wakeup Flag For LLWU_P10">
        <Enum name="0" start="0b0" description="LLWU_P10 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P10 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF11" description="Wakeup Flag For LLWU_P11">
        <Enum name="0" start="0b0" description="LLWU_P11 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P11 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF12" description="Wakeup Flag For LLWU_P12">
        <Enum name="0" start="0b0" description="LLWU_P12 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P12 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF13" description="Wakeup Flag For LLWU_P13">
        <Enum name="0" start="0b0" description="LLWU_P13 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P13 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF14" description="Wakeup Flag For LLWU_P14">
        <Enum name="0" start="0b0" description="LLWU_P14 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P14 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF15" description="Wakeup Flag For LLWU_P15">
        <Enum name="0" start="0b0" description="LLWU_P15 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P15 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="LLWU_PF3" access="Read/Write" description="LLWU Pin Flag 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF16" description="Wakeup Flag For LLWU_P16">
        <Enum name="0" start="0b0" description="LLWU_P16 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P16 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF17" description="Wakeup Flag For LLWU_P17">
        <Enum name="0" start="0b0" description="LLWU_P17 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P17 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF18" description="Wakeup Flag For LLWU_P18">
        <Enum name="0" start="0b0" description="LLWU_P18 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P18 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF19" description="Wakeup Flag For LLWU_P19">
        <Enum name="0" start="0b0" description="LLWU_P19 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P19 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF20" description="Wakeup Flag For LLWU_P20">
        <Enum name="0" start="0b0" description="LLWU_P20 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P20 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF21" description="Wakeup Flag For LLWU_P21">
        <Enum name="0" start="0b0" description="LLWU_P21 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P21 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF22" description="Wakeup Flag For LLWU_P22">
        <Enum name="0" start="0b0" description="LLWU_P22 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P22 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF23" description="Wakeup Flag For LLWU_P23">
        <Enum name="0" start="0b0" description="LLWU_P23 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P23 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="LLWU_PF4" access="Read/Write" description="LLWU Pin Flag 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF24" description="Wakeup Flag For LLWU_P24">
        <Enum name="0" start="0b0" description="LLWU_P24 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P24 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF25" description="Wakeup Flag For LLWU_P25">
        <Enum name="0" start="0b0" description="LLWU_P25 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P25 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF26" description="Wakeup Flag For LLWU_P26">
        <Enum name="0" start="0b0" description="LLWU_P26 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P26 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF27" description="Wakeup Flag For LLWU_P27">
        <Enum name="0" start="0b0" description="LLWU_P27 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P27 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF28" description="Wakeup Flag For LLWU_P28">
        <Enum name="0" start="0b0" description="LLWU_P28 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P28 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF29" description="Wakeup Flag For LLWU_P29">
        <Enum name="0" start="0b0" description="LLWU_P29 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P29 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF30" description="Wakeup Flag For LLWU_P30">
        <Enum name="0" start="0b0" description="LLWU_P30 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P30 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF31" description="Wakeup Flag For LLWU_P31">
        <Enum name="0" start="0b0" description="LLWU_P31 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P31 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="LLWU_MF5" access="ReadOnly" description="LLWU Module Flag 5 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MWUF0" description="Wakeup flag For module 0">
        <Enum name="0" start="0b0" description="Module 0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="MWUF1" description="Wakeup flag For module 1">
        <Enum name="0" start="0b0" description="Module 1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="MWUF2" description="Wakeup flag For module 2">
        <Enum name="0" start="0b0" description="Module 2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="MWUF3" description="Wakeup flag For module 3">
        <Enum name="0" start="0b0" description="Module 3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="MWUF4" description="Wakeup flag For module 4">
        <Enum name="0" start="0b0" description="Module 4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="MWUF5" description="Wakeup flag For module 5">
        <Enum name="0" start="0b0" description="Module 5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="MWUF6" description="Wakeup flag For module 6">
        <Enum name="0" start="0b0" description="Module 6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="MWUF7" description="Wakeup flag For module 7">
        <Enum name="0" start="0b0" description="Module 7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="LLWU_FILT1" access="Read/Write" description="LLWU Pin Filter 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xF" size="1" name="LLWU_FILT2" access="Read/Write" description="LLWU Pin Filter 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 2 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 2 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="LLWU_FILT3" access="Read/Write" description="LLWU Pin Filter 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 3 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 3 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="LLWU_FILT4" access="Read/Write" description="LLWU Pin Filter 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 4 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 4 was a wakeup source" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000" description="Power Management Controller">
    <Register start="+0" size="1" name="PMC_LVDSC1" access="Read/Write" description="Low Voltage Detect Status And Control 1 register" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVDV" description="Low-Voltage Detect Voltage Select">
        <Enum name="0" start="0b00" description="Low trip point selected (V LVD = V LVDL )" />
        <Enum name="1" start="0b01" description="High trip point selected (V LVD = V LVDH )" />
      </BitField>
      <BitField start="4" size="1" name="LVDRE" description="Low-Voltage Detect Reset Enable">
        <Enum name="0" start="0b0" description="LVDF does not generate hardware resets" />
        <Enum name="1" start="0b1" description="Force an MCU reset when LVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="LVDIE" description="Low-Voltage Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVDACK" description="Low-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="LVDF" description="Low-Voltage Detect Flag">
        <Enum name="0" start="0b0" description="Low-voltage event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage event detected" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PMC_LVDSC2" access="Read/Write" description="Low Voltage Detect Status And Control 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVWV" description="Low-Voltage Warning Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (VLVW = VLVW1)" />
        <Enum name="01" start="0b01" description="Mid 1 trip point selected (VLVW = VLVW2)" />
        <Enum name="10" start="0b10" description="Mid 2 trip point selected (VLVW = VLVW3)" />
        <Enum name="11" start="0b11" description="High trip point selected (VLVW = VLVW4)" />
      </BitField>
      <BitField start="5" size="1" name="LVWIE" description="Low-Voltage Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVWF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVWACK" description="Low-Voltage Warning Acknowledge" />
      <BitField start="7" size="1" name="LVWF" description="Low-Voltage Warning Flag">
        <Enum name="0" start="0b0" description="Low-voltage warning event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage warning event detected" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PMC_REGSC" access="Read/Write" description="Regulator Status And Control register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="BGBE" description="Bandgap Buffer Enable">
        <Enum name="0" start="0b0" description="Bandgap buffer not enabled" />
        <Enum name="1" start="0b1" description="Bandgap buffer enabled" />
      </BitField>
      <BitField start="2" size="1" name="REGONS" description="Regulator In Run Regulation Status">
        <Enum name="0" start="0b0" description="Regulator is in stop regulation or in transition to/from it" />
        <Enum name="1" start="0b1" description="Regulator is in run regulation" />
      </BitField>
      <BitField start="3" size="1" name="ACKISO" description="Acknowledge Isolation">
        <Enum name="0" start="0b0" description="Peripherals and I/O pads are in normal run state." />
        <Enum name="1" start="0b1" description="Certain peripherals and I/O pads are in an isolated and latched state." />
      </BitField>
      <BitField start="4" size="1" name="BGEN" description="Bandgap Enable In VLPx Operation">
        <Enum name="0" start="0b0" description="Bandgap voltage reference is disabled in VLPx , and VLLSx modes." />
        <Enum name="1" start="0b1" description="Bandgap voltage reference is enabled in VLPx , and VLLSx modes." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000" description="System Mode Controller">
    <Register start="+0" size="1" name="SMC_PMPROT" access="Read/Write" description="Power Mode Protection register" reset_value="0x20" reset_mask="0xFF">
      <BitField start="1" size="1" name="AVLLS" description="Allow Very-Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any VLLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any VLLSx mode is allowed" />
      </BitField>
      <BitField start="5" size="1" name="AVLP" description="Allow Very-Low-Power Modes">
        <Enum name="0" start="0b0" description="VLPR, VLPW, and VLPS are not allowed." />
        <Enum name="1" start="0b1" description="VLPR, VLPW, and VLPS are allowed." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SMC_PMCTRL" access="Read/Write" description="Power Mode Control register" reset_value="0x40" reset_mask="0xFF">
      <BitField start="0" size="3" name="STOPM" description="Stop Mode Control">
        <Enum name="000" start="0b000" description="Normal Stop (STOP)" />
        <Enum name="010" start="0b010" description="Very-Low-Power Stop (VLPS)" />
        <Enum name="100" start="0b100" description="Very-Low-Leakage Stop (VLLSx)" />
        <Enum name="110" start="0b110" description="Reseved" />
      </BitField>
      <BitField start="3" size="1" name="STOPA" description="Stop Aborted">
        <Enum name="0" start="0b0" description="The previous stop mode entry was successful." />
        <Enum name="1" start="0b1" description="The previous stop mode entry was aborted." />
      </BitField>
      <BitField start="5" size="2" name="RUNM" description="Run Mode Control">
        <Enum name="00" start="0b00" description="Normal Run mode (RUN)" />
        <Enum name="10" start="0b10" description="Very-Low-Power Run mode (VLPR)" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SMC_STOPCTRL" access="Read/Write" description="Stop Control Register" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="3" name="VLLSM" description="VLLS Mode Control">
        <Enum name="00" start="0b000" description="VLLS0" />
        <Enum name="01" start="0b001" description="VLLS1" />
        <Enum name="10" start="0b010" description="VLLS2" />
        <Enum name="11" start="0b011" description="VLLS3" />
      </BitField>
      <BitField start="5" size="1" name="PORPO" description="POR Power Option">
        <Enum name="0" start="0b0" description="POR detect circuit is enabled in VLLS0" />
        <Enum name="1" start="0b1" description="POR detect circuit is disabled in VLLS0" />
      </BitField>
      <BitField start="6" size="2" name="PSTOPO" description="Partial Stop Option">
        <Enum name="00" start="0b00" description="STOP - Normal Stop mode" />
        <Enum name="01" start="0b01" description="PSTOP1 - Partial Stop with both system and bus clocks disabled" />
        <Enum name="10" start="0b10" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SMC_PMSTAT" access="ReadOnly" description="Power Mode Status register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="PMSTAT" description="Power Mode Status" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x400FF000" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOA_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOA_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOA_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOA_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x400FF001" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOB_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOB_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOB_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOB_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x400FF002" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOC_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOC_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOC_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOC_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x400FF003" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOD_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOD_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOD_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOD_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOD_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOD_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOD_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x400FF040" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOE_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOE_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOE_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOE_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOE_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOE_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOE_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOF" start="0x400FF041" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOF_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOF_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOF_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOF_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOF_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOF_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOF_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOG" start="0x400FF042" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOG_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOG_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOG_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOG_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOG_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOG_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOG_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOH" start="0x400FF043" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOH_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOH_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOH_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOH_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOH_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOH_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOH_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOI" start="0x400FF080" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOI_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOI_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOI_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOI_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOI_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOI_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOI_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOJ" start="0x400FF081" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOJ_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOJ_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOJ_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOJ_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOJ_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOJ_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOJ_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOK" start="0x400FF082" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOK_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOK_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOK_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOK_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOK_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOK_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOK_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOL" start="0x400FF083" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOL_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOL_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOL_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOL_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOL_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOL_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOL_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOM" start="0x400FF0C0" description="General Purpose Input/Output">
    <Register start="+0" size="1" name="GPIOM_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="GPIOM_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="GPIOM_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="GPIOM_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOM_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOM_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOM_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB" description="Attribute Check Byte">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB" description="Read-Only Byte">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" start="0xE000E000" description="System Control Block">
    <Register start="+0x8" size="4" name="SCB_ACTLR" access="ReadOnly" description="Auxiliary Control Register," reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xD00" size="4" name="SCB_CPUID" access="ReadOnly" description="CPUID Base Register" reset_value="0x410CC600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REVISION" description="Indicates patch release: 0x0 = Patch 0" />
      <BitField start="4" size="12" name="PARTNO" description="Indicates part number" />
      <BitField start="20" size="4" name="VARIANT" description="Indicates processor revision: 0x2 = Revision 2" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer code" />
    </Register>
    <Register start="+0xD04" size="4" name="SCB_ICSR" access="Read/Write" description="Interrupt Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="VECTACTIVE" description="Active exception number" />
      <BitField start="12" size="6" name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" />
      <BitField start="22" size="1" name="ISRPENDING" description="no description available" />
      <BitField start="25" size="1" name="PENDSTCLR" description="no description available">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the SysTick exception" />
      </BitField>
      <BitField start="26" size="1" name="PENDSTSET" description="no description available">
        <Enum name="0" start="0b0" description="write: no effect; read: SysTick exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" />
      </BitField>
      <BitField start="27" size="1" name="PENDSVCLR" description="no description available">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the PendSV exception" />
      </BitField>
      <BitField start="28" size="1" name="PENDSVSET" description="no description available">
        <Enum name="0" start="0b0" description="write: no effect; read: PendSV exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" />
      </BitField>
      <BitField start="31" size="1" name="NMIPENDSET" description="no description available">
        <Enum name="0" start="0b0" description="write: no effect; read: NMI exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes NMI exception state to pending; read: NMI exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD08" size="4" name="SCB_VTOR" access="Read/Write" description="Vector Table Offset Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="25" name="TBLOFF" description="Vector table base offset" />
    </Register>
    <Register start="+0xD0C" size="4" name="SCB_AIRCR" access="Read/Write" description="Application Interrupt and Reset Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="no description available" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="no description available">
        <Enum name="0" start="0b0" description="no system reset request" />
        <Enum name="1" start="0b1" description="asserts a signal to the outer system that requests a reset" />
      </BitField>
      <BitField start="15" size="1" name="ENDIANNESS" description="no description available">
        <Enum name="0" start="0b0" description="Little-endian" />
        <Enum name="1" start="0b1" description="Big-endian" />
      </BitField>
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register start="+0xD10" size="4" name="SCB_SCR" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="no description available">
        <Enum name="0" start="0b0" description="o not sleep when returning to Thread mode" />
        <Enum name="1" start="0b1" description="enter sleep, or deep sleep, on return from an ISR" />
      </BitField>
      <BitField start="2" size="1" name="SLEEPDEEP" description="no description available">
        <Enum name="0" start="0b0" description="sleep" />
        <Enum name="1" start="0b1" description="deep sleep" />
      </BitField>
      <BitField start="4" size="1" name="SEVONPEND" description="no description available">
        <Enum name="0" start="0b0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" />
        <Enum name="1" start="0b1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" />
      </BitField>
    </Register>
    <Register start="+0xD14" size="4" name="SCB_CCR" access="ReadOnly" description="Configuration and Control Register" reset_value="0x208" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Always reads as one, indicates that all unaligned accesses generate a HardFault" />
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry" />
    </Register>
    <Register start="+0xD1C" size="4" name="SCB_SHPR2" access="Read/Write" description="System Handler Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="PRI_11" description="Priority of system handler 11, SVCall" />
    </Register>
    <Register start="+0xD20" size="4" name="SCB_SHPR3" access="Read/Write" description="System Handler Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="PRI_14" description="Priority of system handler 14, PendSV" />
      <BitField start="24" size="8" name="PRI_15" description="Priority of system handler 15, SysTick exception" />
    </Register>
    <Register start="+0xD24" size="4" name="SCB_SHCSR" access="Read/Write" description="System Handler Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="SVCALLPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD30" size="4" name="SCB_DFSR" access="Read/Write" description="Debug Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALTED" description="no description available">
        <Enum name="0" start="0b0" description="No active halt request debug event" />
        <Enum name="1" start="0b1" description="Halt request debug event active" />
      </BitField>
      <BitField start="1" size="1" name="BKPT" description="no description available">
        <Enum name="0" start="0b0" description="No current breakpoint debug event" />
        <Enum name="1" start="0b1" description="At least one current breakpoint debug event" />
      </BitField>
      <BitField start="2" size="1" name="DWTTRAP" description="no description available">
        <Enum name="0" start="0b0" description="No current debug events generated by the DWT" />
        <Enum name="1" start="0b1" description="At least one current debug event generated by the DWT" />
      </BitField>
      <BitField start="3" size="1" name="VCATCH" description="no description available">
        <Enum name="0" start="0b0" description="No Vector catch triggered" />
        <Enum name="1" start="0b1" description="Vector catch triggered" />
      </BitField>
      <BitField start="4" size="1" name="EXTERNAL" description="no description available">
        <Enum name="0" start="0b0" description="No EDBGRQ debug event" />
        <Enum name="1" start="0b1" description="EDBGRQ debug event" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="System timer">
    <Register start="+0" size="4" name="SYST_CSR" access="Read/Write" description="SysTick Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="no description available">
        <Enum name="0" start="0b0" description="counter disabled" />
        <Enum name="1" start="0b1" description="counter enabled" />
      </BitField>
      <BitField start="1" size="1" name="TICKINT" description="no description available">
        <Enum name="0" start="0b0" description="counting down to 0 does not assert the SysTick exception request" />
        <Enum name="1" start="0b1" description="counting down to 0 asserts the SysTick exception request" />
      </BitField>
      <BitField start="2" size="1" name="CLKSOURCE" description="no description available">
        <Enum name="0" start="0b0" description="external clock" />
        <Enum name="1" start="0b1" description="processor clock" />
      </BitField>
      <BitField start="16" size="1" name="COUNTFLAG" description="no description available" />
    </Register>
    <Register start="+0x4" size="4" name="SYST_RVR" access="Read/Write" description="SysTick Reload Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RELOAD" description="Value to load into the SysTick Current Value Register when the counter reaches 0" />
    </Register>
    <Register start="+0x8" size="4" name="SYST_CVR" access="Read/Write" description="SysTick Current Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CURRENT" description="Current value at the time the register is accessed" />
    </Register>
    <Register start="+0xC" size="4" name="SYST_CALIB" access="ReadOnly" description="SysTick Calibration Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TENMS" description="Reload value to use for 10ms timing" />
      <BitField start="30" size="1" name="SKEW" description="no description available">
        <Enum name="0" start="0b0" description="10ms calibration value is exact" />
        <Enum name="1" start="0b1" description="10ms calibration value is inexact, because of the clock frequency" />
      </BitField>
      <BitField start="31" size="1" name="NOREF" description="no description available">
        <Enum name="0" start="0b0" description="The reference clock is provided" />
        <Enum name="1" start="0b1" description="The reference clock is not provided" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTB" start="0xF0000000" description="Micro Trace Buffer">
    <Register start="+0" size="4" name="MTB_POSITION" access="Read/Write" description="MTB Position Register" reset_value="0" reset_mask="0x3">
      <BitField start="2" size="1" name="WRAP" description="WRAP" />
      <BitField start="3" size="29" name="POINTER" description="Trace Packet Address Pointer[28:0]" />
    </Register>
    <Register start="+0x4" size="4" name="MTB_MASTER" access="Read/Write" description="MTB Master Register" reset_value="0x80" reset_mask="0xFFFFFFE0">
      <BitField start="0" size="5" name="MASK" description="Mask" />
      <BitField start="5" size="1" name="TSTARTEN" description="Trace Start Input Enable" />
      <BitField start="6" size="1" name="TSTOPEN" description="Trace Stop Input Enable" />
      <BitField start="7" size="1" name="SFRWPRIV" description="Special Function Register Write Privilege" />
      <BitField start="8" size="1" name="RAMPRIV" description="RAM Privilege" />
      <BitField start="9" size="1" name="HALTREQ" description="Halt Request" />
      <BitField start="31" size="1" name="EN" description="Main Trace Enable" />
    </Register>
    <Register start="+0x8" size="4" name="MTB_FLOW" access="Read/Write" description="MTB Flow Register" reset_value="0" reset_mask="0x4">
      <BitField start="0" size="1" name="AUTOSTOP" description="AUTOSTOP" />
      <BitField start="1" size="1" name="AUTOHALT" description="AUTOHALT" />
      <BitField start="3" size="29" name="WATERMARK" description="WATERMARK[28:0]" />
    </Register>
    <Register start="+0xC" size="4" name="MTB_BASE" access="ReadOnly" description="MTB Base Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="BASEADDR" description="BASEADDR" />
    </Register>
    <Register start="+0xF00" size="4" name="MTB_MODECTRL" access="ReadOnly" description="Integration Mode Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MODECTRL" description="MODECTRL" />
    </Register>
    <Register start="+0xFA0" size="4" name="MTB_TAGSET" access="ReadOnly" description="Claim TAG Set Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGSET" description="TAGSET" />
    </Register>
    <Register start="+0xFA4" size="4" name="MTB_TAGCLEAR" access="ReadOnly" description="Claim TAG Clear Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGCLEAR" description="TAGCLEAR" />
    </Register>
    <Register start="+0xFB0" size="4" name="MTB_LOCKACCESS" access="ReadOnly" description="Lock Access Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKACCESS" description="Hardwired to 0x0000_0000" />
    </Register>
    <Register start="+0xFB4" size="4" name="MTB_LOCKSTAT" access="ReadOnly" description="Lock Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKSTAT" description="LOCKSTAT" />
    </Register>
    <Register start="+0xFB8" size="4" name="MTB_AUTHSTAT" access="ReadOnly" description="Authentication Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BIT0" description="Connected to DBGEN." />
      <BitField start="2" size="1" name="BIT2" description="BIT2" />
    </Register>
    <Register start="+0xFBC" size="4" name="MTB_DEVICEARCH" access="ReadOnly" description="Device Architecture Register" reset_value="0x47700A31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICEARCH" description="DEVICEARCH" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTB_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTB_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTB_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTB_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTB_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTB_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTB_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTB_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTB_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTB_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTB_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTB_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTB_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTB_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTBDWT" start="0xF0001000" description="MTB data watchpoint and trace">
    <Register start="+0" size="4" name="MTBDWT_CTRL" access="ReadOnly" description="MTB DWT Control Register" reset_value="0x2F000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="DWTCFGCTRL" description="DWT configuration controls" />
      <BitField start="28" size="4" name="NUMCMP" description="Number of comparators" />
    </Register>
    <Register start="+0x20+0" size="4" name="MTBDWT_COMP0" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x20+16" size="4" name="MTBDWT_COMP1" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x24+0" size="4" name="MTBDWT_MASK0" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x24+16" size="4" name="MTBDWT_MASK1" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x28" size="4" name="MTBDWT_FCT0" access="Read/Write" description="MTB_DWT Comparator Function Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="000" start="0b0000" description="Disabled." />
        <Enum name="100" start="0b0100" description="Instruction fetch." />
        <Enum name="101" start="0b0101" description="Data operand read." />
        <Enum name="110" start="0b0110" description="Data operand write." />
        <Enum name="111" start="0b0111" description="Data operand (read + write)." />
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH" description="Data Value Match">
        <Enum name="0" start="0b0" description="Perform address comparison." />
        <Enum name="1" start="0b1" description="Perform data value comparison." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="Data Value Size">
        <Enum name="00" start="0b00" description="Byte." />
        <Enum name="01" start="0b01" description="Halfword." />
        <Enum name="10" start="0b10" description="Word." />
        <Enum name="11" start="0b11" description="Reserved. Any attempts to use this value results in UNPREDICTABLE behavior." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="Data Value Address 0" />
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="0" start="0b0" description="No match." />
        <Enum name="1" start="0b1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="MTBDWT_FCT1" access="Read/Write" description="MTB_DWT Comparator Function Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="000" start="0b0000" description="Disabled." />
        <Enum name="100" start="0b0100" description="Instruction fetch." />
        <Enum name="101" start="0b0101" description="Data operand read." />
        <Enum name="110" start="0b0110" description="Data operand write." />
        <Enum name="111" start="0b0111" description="Data operand (read + write)." />
      </BitField>
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="0" start="0b0" description="No match." />
        <Enum name="1" start="0b1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="MTBDWT_TBCTRL" access="Read/Write" description="MTB_DWT Trace Buffer Control Register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ACOMP0" description="Action based on Comparator 0 match">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED]." />
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED]." />
      </BitField>
      <BitField start="1" size="1" name="ACOMP1" description="Action based on Comparator 1 match">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED]." />
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED]." />
      </BitField>
      <BitField start="28" size="4" name="NUMCOMP" description="Number of Comparators" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTBDWT_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTBDWT_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTBDWT_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTBDWT_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTBDWT_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTBDWT_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTBDWT_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTBDWT_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTBDWT_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTBDWT_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTBDWT_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTBDWT_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTBDWT_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTBDWT_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ROM" start="0xF0002000" description="System ROM">
    <Register start="+0+0" size="4" name="ROM_ENTRY0" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+4" size="4" name="ROM_ENTRY1" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+8" size="4" name="ROM_ENTRY2" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0xC" size="4" name="ROM_TABLEMARK" access="ReadOnly" description="End of Table Marker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MARK" description="MARK" />
    </Register>
    <Register start="+0xFCC" size="4" name="ROM_SYSACCESS" access="ReadOnly" description="System Access Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SYSACCESS" description="SYSACCESS" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="ROM_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="ROM_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="ROM_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="ROM_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="ROM_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="ROM_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="ROM_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="ROM_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="ROM_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="ROM_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="ROM_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="ROM_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" start="0xF0003000" description="Core Platform Miscellaneous Control Module">
    <Register start="+0x8" size="2" name="MCM_PLASC" access="ReadOnly" description="Crossbar Switch (AXBS) Slave Configuration" reset_value="0x7" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC" description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.">
        <Enum name="0" start="0b0" description="A bus slave connection to AXBS input port n is absent." />
        <Enum name="1" start="0b1" description="A bus slave connection to AXBS input port n is present." />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM_PLAMC" access="ReadOnly" description="Crossbar Switch (AXBS) Master Configuration" reset_value="0x5" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC" description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.">
        <Enum name="0" start="0b0" description="A bus master connection to AXBS input port n is absent" />
        <Enum name="1" start="0b1" description="A bus master connection to AXBS input port n is present" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM_PLACR" access="Read/Write" description="Platform Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="ARB" description="Arbitration select">
        <Enum name="0" start="0b0" description="Fixed-priority arbitration for the crossbar masters" />
        <Enum name="1" start="0b1" description="Round-robin arbitration for the crossbar masters" />
      </BitField>
      <BitField start="10" size="1" name="CFCC" description="Clear Flash Controller Cache" />
      <BitField start="11" size="1" name="DFCDA" description="Disable Flash Controller Data Caching">
        <Enum name="0" start="0b0" description="Enable flash controller data caching" />
        <Enum name="1" start="0b1" description="Disable flash controller data caching." />
      </BitField>
      <BitField start="12" size="1" name="DFCIC" description="Disable Flash Controller Instruction Caching">
        <Enum name="0" start="0b0" description="Enable flash controller instruction caching." />
        <Enum name="1" start="0b1" description="Disable flash controller instruction caching." />
      </BitField>
      <BitField start="13" size="1" name="DFCC" description="Disable Flash Controller Cache">
        <Enum name="0" start="0b0" description="Enable flash controller cache." />
        <Enum name="1" start="0b1" description="Disable flash controller cache." />
      </BitField>
      <BitField start="14" size="1" name="EFDS" description="Enable Flash Data Speculation">
        <Enum name="0" start="0b0" description="Disable flash data speculation." />
        <Enum name="1" start="0b1" description="Enable flash data speculation." />
      </BitField>
      <BitField start="15" size="1" name="DFCS" description="Disable Flash Controller Speculation">
        <Enum name="0" start="0b0" description="Enable flash controller speculation." />
        <Enum name="1" start="0b1" description="Disable flash controller speculation." />
      </BitField>
      <BitField start="16" size="1" name="ESFC" description="Enable Stalling Flash Controller">
        <Enum name="0" start="0b0" description="Disable stalling flash controller when flash is busy." />
        <Enum name="1" start="0b1" description="Enable stalling flash controller when flash is busy." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="MCM_PID" access="Read/Write" description="Process ID register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PID" description="M0_PID For MPU">
        <Enum name="0" start="0b0" description="Reserved for privileged secure tasks" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="MCM_CPO" access="Read/Write" description="Compute Operation Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPOREQ" description="Compute Operation Request">
        <Enum name="0" start="0b0" description="Request is cleared." />
        <Enum name="1" start="0b1" description="Request Compute Operation." />
      </BitField>
      <BitField start="1" size="1" name="CPOACK" description="Compute Operation Acknowledge">
        <Enum name="0" start="0b0" description="Compute operation entry has not completed or compute operation exit has completed." />
        <Enum name="1" start="0b1" description="Compute operation entry has completed or compute operation exit has not completed." />
      </BitField>
      <BitField start="2" size="1" name="CPOWOI" description="Compute Operation Wake-up on Interrupt">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="MCM_MATCR" access="Read/Write" description="Master Attribute Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ATC0" description="Attribute Configuration Master n">
        <Enum name="010" start="0b010" description="Master attributes are statically forced to {user, secure}." />
        <Enum name="011" start="0b011" description="Master attributes are statically forced to {user, nonsecure}." />
        <Enum name="100" start="0b100" description="Enable master attribute {privileged or user} and statically force {secure}." />
        <Enum name="101" start="0b101" description="Enable master attribute {privileged or user} and statically force {nonsecure}." />
      </BitField>
      <BitField start="7" size="1" name="RO0" description="Read-Only Master n">
        <Enum name="0" start="0b0" description="Writes to the ATCn are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ATCn are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ATC2" description="Attribute Configuration Master n">
        <Enum name="010" start="0b010" description="Master attributes are statically forced to {user, secure}." />
        <Enum name="011" start="0b011" description="Master attributes are statically forced to {user, nonsecure}." />
        <Enum name="100" start="0b100" description="Enable master attribute {privileged or user} and statically force {secure}." />
        <Enum name="101" start="0b101" description="Enable master attribute {privileged or user} and statically force {nonsecure}." />
      </BitField>
      <BitField start="23" size="1" name="RO2" description="Read-Only Master n">
        <Enum name="0" start="0b0" description="Writes to the ATCn are allowed." />
        <Enum name="1" start="0b1" description="Writes to the ATCn are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MMAU" start="0xF0004000" description="Memory-Mapped Arithmetic Unit">
    <Register start="+0" size="4" name="MMAU_X0" access="Read/Write" description="Operand Register X0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="X0" description="Operand Register X0" />
    </Register>
    <Register start="+0x4" size="4" name="MMAU_X1" access="Read/Write" description="Operand Register X1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="X1" description="Operand Register X1" />
    </Register>
    <Register start="+0x8" size="4" name="MMAU_X2" access="Read/Write" description="Operand Register X2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="X2" description="Operand Register X2" />
    </Register>
    <Register start="+0xC" size="4" name="MMAU_X3" access="Read/Write" description="Operand Register X3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="X3" description="Operand Register X3" />
    </Register>
    <Register start="+0x10" size="4" name="MMAU_A0" access="Read/Write" description="Accumulator Register A0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="A0" description="Accumulator Register A0" />
    </Register>
    <Register start="+0x14" size="4" name="MMAU_A1" access="Read/Write" description="Accumulator Register A1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="A1" description="Accumulator Register A1" />
    </Register>
    <Register start="+0x18" size="4" name="MMAU_CSR" access="Read/Write" description="Control/Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="Q" description="Q flag: Accumulation Overflow">
        <Enum name="0" start="0b0" description="No accumulation operation or accumulation operation does not overflow" />
        <Enum name="1" start="0b1" description="Accumulation overflows during a MAC instruction" />
      </BitField>
      <BitField start="1" size="1" name="V" description="V flag: Multiply or Divide overflow">
        <Enum name="0" start="0b0" description="Calculation is not include divider or multiply, or the product/quotient does not overflow" />
        <Enum name="1" start="0b1" description="Product in multiply or multiply with accumulation, or quotient of a divide overflows" />
      </BitField>
      <BitField start="2" size="1" name="DZ" description="DZ flag: Divide by Zero">
        <Enum name="0" start="0b0" description="For divide, the divisor is not zero, or the calculation is not divide" />
        <Enum name="1" start="0b1" description="For divide, the divisor is zero, which is a divide-by-zero error" />
      </BitField>
      <BitField start="3" size="1" name="N" description="N flag: Signed calculation result is negative">
        <Enum name="0" start="0b0" description="Calculation raw result is zero or positive, or unsigned number" />
        <Enum name="1" start="0b1" description="Calculation raw result is negative" />
      </BitField>
      <BitField start="4" size="1" name="QIF" description="Q Interrupt Flag: Accumulation Overflow Interrupt Status">
        <Enum name="0" start="0b0" description="No accumulation operation or accumulation operation does not overflow" />
        <Enum name="1" start="0b1" description="Accumulation overflows during a MAC instruction" />
      </BitField>
      <BitField start="5" size="1" name="VIF" description="V Interrupt Flag: Multiply or Divide overflow">
        <Enum name="0" start="0b0" description="Calculation is not include divider or multiply, or the product/quotient does not overflow" />
        <Enum name="1" start="0b1" description="Product in multiply or multiply with accumulation, or quotient of a divide overflows" />
      </BitField>
      <BitField start="6" size="1" name="DZIF" description="DZ Interrupt Flag: Divide by Zero">
        <Enum name="0" start="0b0" description="For divide, the divisor is not zero, or the calculation is not divide" />
        <Enum name="1" start="0b1" description="For divide, the divisor is zero, which is a divide-by-zero error" />
      </BitField>
      <BitField start="12" size="1" name="QIE" description="Accumulation Overflow (Q flag) Interrupt Enable">
        <Enum name="0" start="0b0" description="Q flag (CSR[QIF]) set will not generate interrupt." />
        <Enum name="1" start="0b1" description="Q flag (CSR[QIF]) set will generate interrupt to inform an accumulation overflow" />
      </BitField>
      <BitField start="13" size="1" name="VIE" description="Divide/Multiply Overflow (V flag) Interrupt Enable">
        <Enum name="0" start="0b0" description="V flag (CSR[VIF]) set will not generate interrupt." />
        <Enum name="1" start="0b1" description="V flag (CSR[VIF]) set will generate interrupt to inform a divide or multiply overflow" />
      </BitField>
      <BitField start="14" size="1" name="DZIE" description="Divide-by-Zero Interrupt Enable">
        <Enum name="0" start="0b0" description="MMAU will not generate interrupt even CSR[DZIF]=1" />
        <Enum name="1" start="0b1" description="If CSR[DZIF] = 1, MMAU will generate an interrupt to signal a divide-by-zero." />
      </BitField>
      <BitField start="16" size="1" name="DRE" description="DMA Request Enable">
        <Enum name="0" start="0b0" description="MMAU will not generate DMA request when in IDLE (not busy) state" />
        <Enum name="1" start="0b1" description="MMAU will generate DMA request when in IDLE (not busy) state" />
      </BitField>
      <BitField start="17" size="1" name="SO" description="Supervisor-Only">
        <Enum name="0" start="0b0" description="MMAU registers can be access in both User Mode or Supervisor Mode" />
        <Enum name="1" start="0b1" description="MMAU registers can only be access in Supervisor Mode" />
      </BitField>
      <BitField start="20" size="4" name="HDR" description="Hardware Revision Level">
        <Enum name="0" start="0b0000" description="Current Hardware Revision Level is 0000" />
      </BitField>
      <BitField start="31" size="1" name="BUSY" description="BUSY">
        <Enum name="0" start="0b0" description="MMAU is idle" />
        <Enum name="1" start="0b1" description="MMAU is busy performing a divide or square root calculation" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="MMAU_CSR_IF_CLR" access="Read/Write" description="CSR Interrupt Flags Clearance Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="Q" description="Q flag: Accumulation Overflow">
        <Enum name="0" start="0b0" description="Write &quot;0&quot; will clear CSR[Q]" />
        <Enum name="1" start="0b1" description="Write &quot;1&quot; will set CSR[Q]" />
      </BitField>
      <BitField start="1" size="1" name="V" description="V flag: Multiply or Divide overflow">
        <Enum name="0" start="0b0" description="Write &quot;0&quot; will clear CSR[V]" />
        <Enum name="1" start="0b1" description="Write &quot;1&quot; will set CSR[V]" />
      </BitField>
      <BitField start="2" size="1" name="DZ" description="DZ flag: Divide by Zero">
        <Enum name="0" start="0b0" description="Write &quot;0&quot; will clear CSR[DZ]" />
        <Enum name="1" start="0b1" description="Write &quot;1&quot; will set CSR[DZ]" />
      </BitField>
      <BitField start="3" size="1" name="N" description="N flag: Signed calculation result is negative">
        <Enum name="0" start="0b0" description="Write &quot;0&quot; to clear CSR[N]" />
        <Enum name="1" start="0b1" description="Write &quot;1&quot; to set CSR[N]" />
      </BitField>
      <BitField start="4" size="1" name="QIF" description="Q Interrupt Flag: Accumulation Overflow Interrupt Status">
        <Enum name="0" start="0b0" description="Write &quot;0&quot; is ignored" />
        <Enum name="1" start="0b1" description="Write &quot;1&quot; to clear CSR[QIF]" />
      </BitField>
      <BitField start="5" size="1" name="VIF" description="V Interrupt Flag: Multiply or Divide overflow">
        <Enum name="0" start="0b0" description="Write &quot;0&quot; is ignored" />
        <Enum name="1" start="0b1" description="Write &quot;1&quot; to clear CSR[VIF]" />
      </BitField>
      <BitField start="6" size="1" name="DZIF" description="DZ Interrupt Flag: Divide by Zero">
        <Enum name="0" start="0b0" description="Write &quot;0&quot; is ignored" />
        <Enum name="1" start="0b1" description="Write &quot;1&quot; to clear CSR[DZIF]" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAU" start="0xF0005000" description="Memory Mapped Cryptographic Acceleration Unit (MMCAU)">
    <Register start="+0" size="4" name="CAU_DIRECT0" access="WriteOnly" description="Direct access register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT0" description="Direct register 0" />
    </Register>
    <Register start="+0x4" size="4" name="CAU_DIRECT1" access="WriteOnly" description="Direct access register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT1" description="Direct register 1" />
    </Register>
    <Register start="+0x8" size="4" name="CAU_DIRECT2" access="WriteOnly" description="Direct access register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT2" description="Direct register 2" />
    </Register>
    <Register start="+0xC" size="4" name="CAU_DIRECT3" access="WriteOnly" description="Direct access register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT3" description="Direct register 3" />
    </Register>
    <Register start="+0x10" size="4" name="CAU_DIRECT4" access="WriteOnly" description="Direct access register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT4" description="Direct register 4" />
    </Register>
    <Register start="+0x14" size="4" name="CAU_DIRECT5" access="WriteOnly" description="Direct access register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT5" description="Direct register 5" />
    </Register>
    <Register start="+0x18" size="4" name="CAU_DIRECT6" access="WriteOnly" description="Direct access register 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT6" description="Direct register 6" />
    </Register>
    <Register start="+0x1C" size="4" name="CAU_DIRECT7" access="WriteOnly" description="Direct access register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT7" description="Direct register 7" />
    </Register>
    <Register start="+0x20" size="4" name="CAU_DIRECT8" access="WriteOnly" description="Direct access register 8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT8" description="Direct register 8" />
    </Register>
    <Register start="+0x24" size="4" name="CAU_DIRECT9" access="WriteOnly" description="Direct access register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT9" description="Direct register 9" />
    </Register>
    <Register start="+0x28" size="4" name="CAU_DIRECT10" access="WriteOnly" description="Direct access register 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT10" description="Direct register 10" />
    </Register>
    <Register start="+0x2C" size="4" name="CAU_DIRECT11" access="WriteOnly" description="Direct access register 11" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT11" description="Direct register 11" />
    </Register>
    <Register start="+0x30" size="4" name="CAU_DIRECT12" access="WriteOnly" description="Direct access register 12" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT12" description="Direct register 12" />
    </Register>
    <Register start="+0x34" size="4" name="CAU_DIRECT13" access="WriteOnly" description="Direct access register 13" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT13" description="Direct register 13" />
    </Register>
    <Register start="+0x38" size="4" name="CAU_DIRECT14" access="WriteOnly" description="Direct access register 14" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT14" description="Direct register 14" />
    </Register>
    <Register start="+0x3C" size="4" name="CAU_DIRECT15" access="WriteOnly" description="Direct access register 15" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT15" description="Direct register 15" />
    </Register>
    <Register start="+0x840" size="4" name="CAU_LDR_CASR" access="WriteOnly" description="Status register - Load Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="01" start="0b0001" description="Initial CAU version" />
        <Enum name="10" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x844" size="4" name="CAU_LDR_CAA" access="WriteOnly" description="Accumulator register - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x848" size="4" name="CAU_LDR_CA0" access="WriteOnly" description="General Purpose Register 0 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x84C" size="4" name="CAU_LDR_CA1" access="WriteOnly" description="General Purpose Register 1 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x850" size="4" name="CAU_LDR_CA2" access="WriteOnly" description="General Purpose Register 2 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x854" size="4" name="CAU_LDR_CA3" access="WriteOnly" description="General Purpose Register 3 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x858" size="4" name="CAU_LDR_CA4" access="WriteOnly" description="General Purpose Register 4 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x85C" size="4" name="CAU_LDR_CA5" access="WriteOnly" description="General Purpose Register 5 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x860" size="4" name="CAU_LDR_CA6" access="WriteOnly" description="General Purpose Register 6 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x864" size="4" name="CAU_LDR_CA7" access="WriteOnly" description="General Purpose Register 7 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x868" size="4" name="CAU_LDR_CA8" access="WriteOnly" description="General Purpose Register 8 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x880" size="4" name="CAU_STR_CASR" access="ReadOnly" description="Status register - Store Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="01" start="0b0001" description="Initial CAU version" />
        <Enum name="10" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x884" size="4" name="CAU_STR_CAA" access="ReadOnly" description="Accumulator register - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x888" size="4" name="CAU_STR_CA0" access="ReadOnly" description="General Purpose Register 0 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x88C" size="4" name="CAU_STR_CA1" access="ReadOnly" description="General Purpose Register 1 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x890" size="4" name="CAU_STR_CA2" access="ReadOnly" description="General Purpose Register 2 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x894" size="4" name="CAU_STR_CA3" access="ReadOnly" description="General Purpose Register 3 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x898" size="4" name="CAU_STR_CA4" access="ReadOnly" description="General Purpose Register 4 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x89C" size="4" name="CAU_STR_CA5" access="ReadOnly" description="General Purpose Register 5 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x8A0" size="4" name="CAU_STR_CA6" access="ReadOnly" description="General Purpose Register 6 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x8A4" size="4" name="CAU_STR_CA7" access="ReadOnly" description="General Purpose Register 7 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x8A8" size="4" name="CAU_STR_CA8" access="ReadOnly" description="General Purpose Register 8 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x8C0" size="4" name="CAU_ADR_CASR" access="WriteOnly" description="Status register - Add Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="01" start="0b0001" description="Initial CAU version" />
        <Enum name="10" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x8C4" size="4" name="CAU_ADR_CAA" access="WriteOnly" description="Accumulator register - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x8C8" size="4" name="CAU_ADR_CA0" access="WriteOnly" description="General Purpose Register 0 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x8CC" size="4" name="CAU_ADR_CA1" access="WriteOnly" description="General Purpose Register 1 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x8D0" size="4" name="CAU_ADR_CA2" access="WriteOnly" description="General Purpose Register 2 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x8D4" size="4" name="CAU_ADR_CA3" access="WriteOnly" description="General Purpose Register 3 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x8D8" size="4" name="CAU_ADR_CA4" access="WriteOnly" description="General Purpose Register 4 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x8DC" size="4" name="CAU_ADR_CA5" access="WriteOnly" description="General Purpose Register 5 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x8E0" size="4" name="CAU_ADR_CA6" access="WriteOnly" description="General Purpose Register 6 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x8E4" size="4" name="CAU_ADR_CA7" access="WriteOnly" description="General Purpose Register 7 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x8E8" size="4" name="CAU_ADR_CA8" access="WriteOnly" description="General Purpose Register 8 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x900" size="4" name="CAU_RADR_CASR" access="WriteOnly" description="Status register - Reverse and Add to Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="01" start="0b0001" description="Initial CAU version" />
        <Enum name="10" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x904" size="4" name="CAU_RADR_CAA" access="WriteOnly" description="Accumulator register - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x908" size="4" name="CAU_RADR_CA0" access="WriteOnly" description="General Purpose Register 0 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x90C" size="4" name="CAU_RADR_CA1" access="WriteOnly" description="General Purpose Register 1 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x910" size="4" name="CAU_RADR_CA2" access="WriteOnly" description="General Purpose Register 2 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x914" size="4" name="CAU_RADR_CA3" access="WriteOnly" description="General Purpose Register 3 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x918" size="4" name="CAU_RADR_CA4" access="WriteOnly" description="General Purpose Register 4 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x91C" size="4" name="CAU_RADR_CA5" access="WriteOnly" description="General Purpose Register 5 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x920" size="4" name="CAU_RADR_CA6" access="WriteOnly" description="General Purpose Register 6 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x924" size="4" name="CAU_RADR_CA7" access="WriteOnly" description="General Purpose Register 7 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x928" size="4" name="CAU_RADR_CA8" access="WriteOnly" description="General Purpose Register 8 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x980" size="4" name="CAU_XOR_CASR" access="WriteOnly" description="Status register - Exclusive Or command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="01" start="0b0001" description="Initial CAU version" />
        <Enum name="10" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x984" size="4" name="CAU_XOR_CAA" access="WriteOnly" description="Accumulator register - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x988" size="4" name="CAU_XOR_CA0" access="WriteOnly" description="General Purpose Register 0 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x98C" size="4" name="CAU_XOR_CA1" access="WriteOnly" description="General Purpose Register 1 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x990" size="4" name="CAU_XOR_CA2" access="WriteOnly" description="General Purpose Register 2 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x994" size="4" name="CAU_XOR_CA3" access="WriteOnly" description="General Purpose Register 3 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x998" size="4" name="CAU_XOR_CA4" access="WriteOnly" description="General Purpose Register 4 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x99C" size="4" name="CAU_XOR_CA5" access="WriteOnly" description="General Purpose Register 5 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x9A0" size="4" name="CAU_XOR_CA6" access="WriteOnly" description="General Purpose Register 6 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x9A4" size="4" name="CAU_XOR_CA7" access="WriteOnly" description="General Purpose Register 7 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x9A8" size="4" name="CAU_XOR_CA8" access="WriteOnly" description="General Purpose Register 8 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x9C0" size="4" name="CAU_ROTL_CASR" access="WriteOnly" description="Status register - Rotate Left command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="01" start="0b0001" description="Initial CAU version" />
        <Enum name="10" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x9C4" size="4" name="CAU_ROTL_CAA" access="WriteOnly" description="Accumulator register - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x9C8" size="4" name="CAU_ROTL_CA0" access="WriteOnly" description="General Purpose Register 0 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x9CC" size="4" name="CAU_ROTL_CA1" access="WriteOnly" description="General Purpose Register 1 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x9D0" size="4" name="CAU_ROTL_CA2" access="WriteOnly" description="General Purpose Register 2 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x9D4" size="4" name="CAU_ROTL_CA3" access="WriteOnly" description="General Purpose Register 3 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x9D8" size="4" name="CAU_ROTL_CA4" access="WriteOnly" description="General Purpose Register 4 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x9DC" size="4" name="CAU_ROTL_CA5" access="WriteOnly" description="General Purpose Register 5 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x9E0" size="4" name="CAU_ROTL_CA6" access="WriteOnly" description="General Purpose Register 6 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x9E4" size="4" name="CAU_ROTL_CA7" access="WriteOnly" description="General Purpose Register 7 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x9E8" size="4" name="CAU_ROTL_CA8" access="WriteOnly" description="General Purpose Register 8 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0xB00" size="4" name="CAU_AESC_CASR" access="WriteOnly" description="Status register - AES Column Operation command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="01" start="0b0001" description="Initial CAU version" />
        <Enum name="10" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0xB04" size="4" name="CAU_AESC_CAA" access="WriteOnly" description="Accumulator register - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0xB08" size="4" name="CAU_AESC_CA0" access="WriteOnly" description="General Purpose Register 0 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0xB0C" size="4" name="CAU_AESC_CA1" access="WriteOnly" description="General Purpose Register 1 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0xB10" size="4" name="CAU_AESC_CA2" access="WriteOnly" description="General Purpose Register 2 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0xB14" size="4" name="CAU_AESC_CA3" access="WriteOnly" description="General Purpose Register 3 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0xB18" size="4" name="CAU_AESC_CA4" access="WriteOnly" description="General Purpose Register 4 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0xB1C" size="4" name="CAU_AESC_CA5" access="WriteOnly" description="General Purpose Register 5 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0xB20" size="4" name="CAU_AESC_CA6" access="WriteOnly" description="General Purpose Register 6 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0xB24" size="4" name="CAU_AESC_CA7" access="WriteOnly" description="General Purpose Register 7 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0xB28" size="4" name="CAU_AESC_CA8" access="WriteOnly" description="General Purpose Register 8 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0xB40" size="4" name="CAU_AESIC_CASR" access="WriteOnly" description="Status register - AES Inverse Column Operation command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="01" start="0b0001" description="Initial CAU version" />
        <Enum name="10" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0xB44" size="4" name="CAU_AESIC_CAA" access="WriteOnly" description="Accumulator register - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0xB48" size="4" name="CAU_AESIC_CA0" access="WriteOnly" description="General Purpose Register 0 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0xB4C" size="4" name="CAU_AESIC_CA1" access="WriteOnly" description="General Purpose Register 1 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0xB50" size="4" name="CAU_AESIC_CA2" access="WriteOnly" description="General Purpose Register 2 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0xB54" size="4" name="CAU_AESIC_CA3" access="WriteOnly" description="General Purpose Register 3 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0xB58" size="4" name="CAU_AESIC_CA4" access="WriteOnly" description="General Purpose Register 4 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0xB5C" size="4" name="CAU_AESIC_CA5" access="WriteOnly" description="General Purpose Register 5 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0xB60" size="4" name="CAU_AESIC_CA6" access="WriteOnly" description="General Purpose Register 6 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0xB64" size="4" name="CAU_AESIC_CA7" access="WriteOnly" description="General Purpose Register 7 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0xB68" size="4" name="CAU_AESIC_CA8" access="WriteOnly" description="General Purpose Register 8 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOA" start="0xF8000000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOA_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOA_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOA_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOA_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOB" start="0xF8000001" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOB_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOB_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOB_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOB_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOC" start="0xF8000002" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOC_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOC_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOC_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOC_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOD" start="0xF8000003" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOD_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOD_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOD_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOD_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOD_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOD_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOD_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOE" start="0xF8000040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOE_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOE_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOE_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOE_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOE_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOE_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOE_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOF" start="0xF8000041" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOF_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOF_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOF_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOF_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOF_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOF_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOF_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOG" start="0xF8000042" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOG_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOG_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOG_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOG_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOG_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOG_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOG_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOH" start="0xF8000043" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOH_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOH_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOH_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOH_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOH_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOH_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOH_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOI" start="0xF8000080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOI_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOI_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOI_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOI_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOI_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOI_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOI_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOJ" start="0xF8000081" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOJ_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOJ_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOJ_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOJ_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOJ_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOJ_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOJ_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOK" start="0xF8000082" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOK_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOK_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOK_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOK_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOK_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOK_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOK_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOL" start="0xF8000083" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOL_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOL_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOL_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOL_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOL_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOL_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOL_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOM" start="0xF80000C0" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOM_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOM_PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOM_PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOM_PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOM_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOM_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FGPIOM_GACR" access="Read/Write" description="GPIO Attribute Checker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ACB0" description="Attribute Check Byte 0">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="7" size="1" name="ROB0" description="Read-Only Byte 0">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="8" size="3" name="ACB1" description="Attribute Check Byte 1">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="15" size="1" name="ROB1" description="Read-Only Byte 1">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="16" size="3" name="ACB2" description="Attribute Check Byte 2">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="23" size="1" name="ROB2" description="Read-Only Byte 2">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
      <BitField start="24" size="3" name="ACB3" description="Attribute Check Byte 3">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write" />
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write" />
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write" />
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read" />
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None" />
      </BitField>
      <BitField start="31" size="1" name="ROB3" description="Read-Only Byte 3">
        <Enum name="0" start="0b0" description="Writes to the GPIOn_GACR are allowed." />
        <Enum name="1" start="0b1" description="Writes to the GPIOn_GACR are ignored." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="SPI0_SPI1_SPI2" start="4" size="1" />
      <BitField name="PDB0" start="5" size="1" />
      <BitField name="PMC" start="6" size="1" />
      <BitField name="TMR0" start="7" size="1" />
      <BitField name="TMR1" start="8" size="1" />
      <BitField name="TMR2" start="9" size="1" />
      <BitField name="TMR3" start="10" size="1" />
      <BitField name="PIT0_PIT1" start="11" size="1" />
      <BitField name="LLWU" start="12" size="1" />
      <BitField name="FTFA" start="13" size="1" />
      <BitField name="CMP0_CMP1_CMP2" start="14" size="1" />
      <BitField name="LCD" start="15" size="1" />
      <BitField name="ADC0" start="16" size="1" />
      <BitField name="PTx" start="17" size="1" />
      <BitField name="RNGA" start="18" size="1" />
      <BitField name="UART0_UART1_UART2_UART3" start="19" size="1" />
      <BitField name="MMAU" start="20" size="1" />
      <BitField name="AFE_CH0" start="21" size="1" />
      <BitField name="AFE_CH1" start="22" size="1" />
      <BitField name="AFE_CH2" start="23" size="1" />
      <BitField name="AFE_CH3" start="24" size="1" />
      <BitField name="RTC" start="25" size="1" />
      <BitField name="I2C0_I2C1" start="26" size="1" />
      <BitField name="LPUART0" start="27" size="1" />
      <BitField name="MCG" start="28" size="1" />
      <BitField name="WDOG_EWM" start="29" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="30" size="1" />
      <BitField name="XBAR" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="SPI0_SPI1_SPI2" start="4" size="1" />
      <BitField name="PDB0" start="5" size="1" />
      <BitField name="PMC" start="6" size="1" />
      <BitField name="TMR0" start="7" size="1" />
      <BitField name="TMR1" start="8" size="1" />
      <BitField name="TMR2" start="9" size="1" />
      <BitField name="TMR3" start="10" size="1" />
      <BitField name="PIT0_PIT1" start="11" size="1" />
      <BitField name="LLWU" start="12" size="1" />
      <BitField name="FTFA" start="13" size="1" />
      <BitField name="CMP0_CMP1_CMP2" start="14" size="1" />
      <BitField name="LCD" start="15" size="1" />
      <BitField name="ADC0" start="16" size="1" />
      <BitField name="PTx" start="17" size="1" />
      <BitField name="RNGA" start="18" size="1" />
      <BitField name="UART0_UART1_UART2_UART3" start="19" size="1" />
      <BitField name="MMAU" start="20" size="1" />
      <BitField name="AFE_CH0" start="21" size="1" />
      <BitField name="AFE_CH1" start="22" size="1" />
      <BitField name="AFE_CH2" start="23" size="1" />
      <BitField name="AFE_CH3" start="24" size="1" />
      <BitField name="RTC" start="25" size="1" />
      <BitField name="I2C0_I2C1" start="26" size="1" />
      <BitField name="LPUART0" start="27" size="1" />
      <BitField name="MCG" start="28" size="1" />
      <BitField name="WDOG_EWM" start="29" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="30" size="1" />
      <BitField name="XBAR" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="SPI0_SPI1_SPI2" start="4" size="1" />
      <BitField name="PDB0" start="5" size="1" />
      <BitField name="PMC" start="6" size="1" />
      <BitField name="TMR0" start="7" size="1" />
      <BitField name="TMR1" start="8" size="1" />
      <BitField name="TMR2" start="9" size="1" />
      <BitField name="TMR3" start="10" size="1" />
      <BitField name="PIT0_PIT1" start="11" size="1" />
      <BitField name="LLWU" start="12" size="1" />
      <BitField name="FTFA" start="13" size="1" />
      <BitField name="CMP0_CMP1_CMP2" start="14" size="1" />
      <BitField name="LCD" start="15" size="1" />
      <BitField name="ADC0" start="16" size="1" />
      <BitField name="PTx" start="17" size="1" />
      <BitField name="RNGA" start="18" size="1" />
      <BitField name="UART0_UART1_UART2_UART3" start="19" size="1" />
      <BitField name="MMAU" start="20" size="1" />
      <BitField name="AFE_CH0" start="21" size="1" />
      <BitField name="AFE_CH1" start="22" size="1" />
      <BitField name="AFE_CH2" start="23" size="1" />
      <BitField name="AFE_CH3" start="24" size="1" />
      <BitField name="RTC" start="25" size="1" />
      <BitField name="I2C0_I2C1" start="26" size="1" />
      <BitField name="LPUART0" start="27" size="1" />
      <BitField name="MCG" start="28" size="1" />
      <BitField name="WDOG_EWM" start="29" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="30" size="1" />
      <BitField name="XBAR" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="SPI0_SPI1_SPI2" start="4" size="1" />
      <BitField name="PDB0" start="5" size="1" />
      <BitField name="PMC" start="6" size="1" />
      <BitField name="TMR0" start="7" size="1" />
      <BitField name="TMR1" start="8" size="1" />
      <BitField name="TMR2" start="9" size="1" />
      <BitField name="TMR3" start="10" size="1" />
      <BitField name="PIT0_PIT1" start="11" size="1" />
      <BitField name="LLWU" start="12" size="1" />
      <BitField name="FTFA" start="13" size="1" />
      <BitField name="CMP0_CMP1_CMP2" start="14" size="1" />
      <BitField name="LCD" start="15" size="1" />
      <BitField name="ADC0" start="16" size="1" />
      <BitField name="PTx" start="17" size="1" />
      <BitField name="RNGA" start="18" size="1" />
      <BitField name="UART0_UART1_UART2_UART3" start="19" size="1" />
      <BitField name="MMAU" start="20" size="1" />
      <BitField name="AFE_CH0" start="21" size="1" />
      <BitField name="AFE_CH1" start="22" size="1" />
      <BitField name="AFE_CH2" start="23" size="1" />
      <BitField name="AFE_CH3" start="24" size="1" />
      <BitField name="RTC" start="25" size="1" />
      <BitField name="I2C0_I2C1" start="26" size="1" />
      <BitField name="LPUART0" start="27" size="1" />
      <BitField name="MCG" start="28" size="1" />
      <BitField name="WDOG_EWM" start="29" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="30" size="1" />
      <BitField name="XBAR" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="SPI0_SPI1_SPI2" start="4" size="1" />
      <BitField name="PDB0" start="5" size="1" />
      <BitField name="PMC" start="6" size="1" />
      <BitField name="TMR0" start="7" size="1" />
      <BitField name="TMR1" start="8" size="1" />
      <BitField name="TMR2" start="9" size="1" />
      <BitField name="TMR3" start="10" size="1" />
      <BitField name="PIT0_PIT1" start="11" size="1" />
      <BitField name="LLWU" start="12" size="1" />
      <BitField name="FTFA" start="13" size="1" />
      <BitField name="CMP0_CMP1_CMP2" start="14" size="1" />
      <BitField name="LCD" start="15" size="1" />
      <BitField name="ADC0" start="16" size="1" />
      <BitField name="PTx" start="17" size="1" />
      <BitField name="RNGA" start="18" size="1" />
      <BitField name="UART0_UART1_UART2_UART3" start="19" size="1" />
      <BitField name="MMAU" start="20" size="1" />
      <BitField name="AFE_CH0" start="21" size="1" />
      <BitField name="AFE_CH1" start="22" size="1" />
      <BitField name="AFE_CH2" start="23" size="1" />
      <BitField name="AFE_CH3" start="24" size="1" />
      <BitField name="RTC" start="25" size="1" />
      <BitField name="I2C0_I2C1" start="26" size="1" />
      <BitField name="LPUART0" start="27" size="1" />
      <BitField name="MCG" start="28" size="1" />
      <BitField name="WDOG_EWM" start="29" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="30" size="1" />
      <BitField name="XBAR" start="31" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="DMA0" start="6" size="2" />
      <BitField name="DMA1" start="14" size="2" />
      <BitField name="DMA2" start="22" size="2" />
      <BitField name="DMA3" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="SPI0_SPI1_SPI2" start="6" size="2" />
      <BitField name="PDB0" start="14" size="2" />
      <BitField name="PMC" start="22" size="2" />
      <BitField name="TMR0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="TMR1" start="6" size="2" />
      <BitField name="TMR2" start="14" size="2" />
      <BitField name="TMR3" start="22" size="2" />
      <BitField name="PIT0_PIT1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="LLWU" start="6" size="2" />
      <BitField name="FTFA" start="14" size="2" />
      <BitField name="CMP0_CMP1_CMP2" start="22" size="2" />
      <BitField name="LCD" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="ADC0" start="6" size="2" />
      <BitField name="PTx" start="14" size="2" />
      <BitField name="RNGA" start="22" size="2" />
      <BitField name="UART0_UART1_UART2_UART3" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="MMAU" start="6" size="2" />
      <BitField name="AFE_CH0" start="14" size="2" />
      <BitField name="AFE_CH1" start="22" size="2" />
      <BitField name="AFE_CH2" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="AFE_CH3" start="6" size="2" />
      <BitField name="RTC" start="14" size="2" />
      <BitField name="I2C0_I2C1" start="22" size="2" />
      <BitField name="LPUART0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="MCG" start="6" size="2" />
      <BitField name="WDOG_EWM" start="14" size="2" />
      <BitField name="LPTMR0_LPTMR1" start="22" size="2" />
      <BitField name="XBAR" start="30" size="2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="30" size="2" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="30" size="2" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="22" size="2" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
  </RegisterGroup>
</Processor>
