
---------- Begin Simulation Statistics ----------
simSeconds                                   0.011839                       # Number of seconds simulated (Second)
simTicks                                  11838871000                       # Number of ticks simulated (Tick)
finalTick                                 11838871000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    131.55                       # Real time elapsed on the host (Second)
hostTickRate                                 89993233                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     40682324                       # Number of instructions simulated (Count)
simOps                                       47210892                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   309247                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     358873                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         23677743                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        47963619                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      407                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       47709323                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6079                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               753133                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            679132                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 136                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            23530513                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.027551                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.133664                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8471162     36.00%     36.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3880841     16.49%     52.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2915893     12.39%     64.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1482570      6.30%     71.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3211530     13.65%     84.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1845487      7.84%     92.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    902665      3.84%     96.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    503479      2.14%     98.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    316886      1.35%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              23530513                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   21514      0.31%      0.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                 5887805     85.21%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     19      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     14      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 985080     14.26%     99.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14935      0.22%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2507569      5.26%      5.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20886337     43.78%     49.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7638      0.02%     49.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1486411      3.12%     52.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     52.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     52.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     52.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     52.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     52.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     52.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     52.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      4812597     10.09%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       200931      0.42%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      4812604     10.09%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult      4812500     10.09%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      6760112     14.17%     97.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1422497      2.98%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       47709323                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.014944                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             6909367                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.144822                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 81517882                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                26427001                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        25445875                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 44346723                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                22290253                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        22161675                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    32439233                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    19671888                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          47677545                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       6744264                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     31778                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               50728                       # Number of nop insts executed (Count)
system.cpu.numRefs                            8165184                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3712302                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1420920                       # Number of stores executed (Count)
system.cpu.numRate                           2.013602                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1543                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          147230                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    40682324                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      47210892                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.582015                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.582015                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.718167                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.718167                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39859706                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  20278252                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   52041694                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    14812845                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   14809041                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  40808251                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      209                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        6754967                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1430207                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4948262                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1113738                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3850968                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3776044                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             18256                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1546580                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7958                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1543567                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998052                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17645                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 46                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6823                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1335                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5488                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          688                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          749401                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             271                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             18172                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     23418965                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.018073                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.535042                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         9392022     40.10%     40.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4569115     19.51%     59.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2089619      8.92%     68.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1653139      7.06%     75.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2738332     11.69%     87.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          303001      1.29%     88.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           67968      0.29%     88.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          168876      0.72%     89.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2436893     10.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     23418965                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             40732619                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               47261187                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     8009673                       # Number of memory references committed (Count)
system.cpu.commit.loads                       6619890                       # Number of loads committed (Count)
system.cpu.commit.amos                            104                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         112                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3651769                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         22126703                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    31461928                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11039                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2502911      5.30%      5.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20644841     43.68%     48.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7075      0.01%     48.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1480971      3.13%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      4804939     10.17%     62.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       200855      0.42%     62.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     62.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     62.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      4804963     10.17%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult      4804864     10.17%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6619890     14.01%     97.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1389783      2.94%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     47261187                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2436893                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        6773877                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           6773877                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       6773877                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          6773877                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       144421                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          144421                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       144421                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         144421                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9911100988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9911100988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9911100988                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9911100988                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6918298                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6918298                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6918298                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6918298                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.020875                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.020875                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.020875                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.020875                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 68626.453134                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 68626.453134                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 68626.453134                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 68626.453134                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        96901                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          507                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2125                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.600471                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    50.700000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        30116                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             30116                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        50698                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         50698                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        50698                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        50698                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        93723                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        93723                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        93723                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        93723                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6434684201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6434684201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6434684201                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6434684201                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.013547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.013547                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013547                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 68656.404522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 68656.404522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 68656.404522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68656.404522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  92705                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      5389895                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5389895                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       138709                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        138709                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9571111000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9571111000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5528604                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5528604                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.025089                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.025089                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 69001.369774                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 69001.369774                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47244                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47244                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        91465                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        91465                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6300281500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6300281500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.016544                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.016544                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 68881.883781                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 68881.883781                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           98                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              98                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       374000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       374000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.057692                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.057692                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 62333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 62333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       368000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       368000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.057692                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.057692                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 61333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 61333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1383982                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1383982                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5581                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5581                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    335814080                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    335814080                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1389563                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1389563                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.004016                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.004016                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60170.951442                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60170.951442                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3454                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3454                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2127                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2127                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130357793                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130357793                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001531                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001531                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61287.161730                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61287.161730                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.834431                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6867704                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              93729                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              73.271922                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1020.834431                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996909                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996909                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          647                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          288                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27767337                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27767337                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1957979                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              15225940                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2907881                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3419989                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  18724                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1518504                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   879                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               48189265                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3040                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            4139615                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       41795060                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3850968                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1562547                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      19365111                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   39156                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  913                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5241                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   4089225                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5691                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           23530513                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.060132                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.046070                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 14530496     61.75%     61.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1008982      4.29%     66.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   547728      2.33%     68.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   579838      2.46%     70.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1395620      5.93%     76.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1202640      5.11%     81.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   344052      1.46%     83.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   397242      1.69%     85.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3523915     14.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             23530513                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.162641                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.765162                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4086469                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4086469                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4086469                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4086469                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2755                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2755                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2755                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2755                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    183731497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    183731497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    183731497                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    183731497                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4089224                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4089224                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4089224                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4089224                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000674                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000674                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000674                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000674                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66690.198548                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66690.198548                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66690.198548                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66690.198548                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          843                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      49.588235                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1897                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1897                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          601                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           601                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          601                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          601                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2154                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2154                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2154                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2154                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    144973499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    144973499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    144973499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    144973499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000527                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000527                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000527                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000527                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67304.317084                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67304.317084                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67304.317084                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67304.317084                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1897                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4086469                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4086469                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2755                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2755                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    183731497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    183731497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4089224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4089224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000674                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000674                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66690.198548                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66690.198548                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          601                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          601                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2154                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2154                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    144973499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    144973499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000527                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000527                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67304.317084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67304.317084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.668314                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4088622                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2153                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1899.034835                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.668314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998704                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998704                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16359049                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16359049                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     18724                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    6085295                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   313714                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               48014754                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2620                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  6754967                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1430207                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   401                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    209001                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    28987                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             96                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          10575                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10102                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                20677                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 47618190                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                47607550                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38053196                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  61638639                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.010646                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.617359                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     1175294                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  135077                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   41                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  96                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  40424                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9647                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2010                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            6619890                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.161836                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            23.324068                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6489382     98.03%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2873      0.04%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                17186      0.26%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1136      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  862      0.01%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  258      0.00%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  167      0.00%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  160      0.00%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  151      0.00%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  366      0.01%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                721      0.01%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1321      0.02%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2054      0.03%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4367      0.07%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              72426      1.09%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2191      0.03%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1439      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6643      0.10%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1038      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2594      0.04%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               5390      0.08%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                520      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                162      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 99      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                112      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                113      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                186      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                498      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                496      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                303      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             4676      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              6619890                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  18724                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3195956                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 8347595                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          37797                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4957148                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6973293                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               48119482                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                389407                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                5729346                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 103404                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34431                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            58894925                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   127493369                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 40308506                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 32282758                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              57978568                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   916357                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     387                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  17567930                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         68986524                       # The number of ROB reads (Count)
system.cpu.rob.writes                        96133592                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 40682324                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   47210892                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    56                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    437                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  14855                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     15292                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   437                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 14855                       # number of overall hits (Count)
system.l2.overallHits::total                    15292                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1717                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                78730                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   80447                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1717                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               78730                       # number of overall misses (Count)
system.l2.overallMisses::total                  80447                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       137032500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      6133508500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         6270541000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      137032500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     6133508500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        6270541000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2154                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              93585                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 95739                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2154                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             93585                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                95739                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.797122                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.841267                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.840274                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.797122                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.841267                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.840274                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79809.260338                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77905.607773                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77946.237896                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79809.260338                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77905.607773                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77946.237896                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                27691                       # number of writebacks (Count)
system.l2.writebacks::total                     27691                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1717                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            78730                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               80447                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1717                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           78730                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              80447                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    119872500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   5346208500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     5466081000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    119872500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5346208500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    5466081000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.797122                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.841267                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.840274                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.797122                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.841267                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.840274                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69815.084450                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67905.607773                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67946.362201                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69815.084450                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67905.607773                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67946.362201                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          77245                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          169                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            169                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2712500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2712500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18968.531469                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18968.531469                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             437                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                437                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1717                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1717                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    137032500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    137032500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2154                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2154                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.797122                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.797122                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79809.260338                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79809.260338                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1717                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1717                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    119872500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    119872500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.797122                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.797122                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69815.084450                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69815.084450                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    120129000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      120129000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.699528                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.699528                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81004.045853                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81004.045853                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    105299000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    105299000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.699528                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.699528                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71004.045853                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71004.045853                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          14218                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             14218                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        77247                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           77247                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6013379500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6013379500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        91465                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         91465                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.844553                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.844553                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77846.123474                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77846.123474                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        77247                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        77247                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5240909500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5240909500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.844553                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.844553                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67846.123474                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67846.123474                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1896                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1896                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1896                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1896                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        30116                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            30116                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        30116                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        30116                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4061.987648                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       190171                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      81342                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.337919                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      48.372418                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        97.215329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3916.399900                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.011810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.023734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.956152                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991696                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  215                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1003                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1822                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1056                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1605214                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1605214                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     27691.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1716.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     78709.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000280313750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1544                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1544                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              190557                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              26165                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       80446                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      27691                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     80446                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    27691                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 80446                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                27691                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   54516                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   24406                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     400                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1455                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1572                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1544                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      52.088083                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     42.845814                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     99.310859                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          1500     97.15%     97.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           37      2.40%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      0.32%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1544                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.922927                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.914795                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.526565                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               88      5.70%      5.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               13      0.84%      6.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1374     88.99%     95.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               68      4.40%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5148544                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1772224                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              434884711.55737734                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              149695355.24122190                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   11838729500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     109478.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       109824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5037376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1771072                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 9276560.239570140839                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 425494626.979211091995                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 149598048.665282338858                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1716                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        78730                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        27691                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     49203750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2125507000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 276883075000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28673.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26997.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9999027.66                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       109824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5038720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5148544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       109824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       109824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1772224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1772224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1716                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        78730                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           80446                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        27691                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          27691                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        9276560                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      425608151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         434884712                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      9276560                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9276560                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    149695355                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        149695355                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    149695355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       9276560                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     425608151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        584580067                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                80425                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               27673                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         4980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         4541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5071                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         4892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         4592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         4519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         4994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2071                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1694                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               666742000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             402125000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2174710750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8290.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27040.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               69389                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              24014                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        14682                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   471.002861                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   290.233957                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   385.748612                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3429     23.36%     23.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2863     19.50%     42.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1193      8.13%     50.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          941      6.41%     57.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          801      5.46%     62.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          729      4.97%     67.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          721      4.91%     72.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          658      4.48%     77.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3347     22.80%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        14682                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               5147200                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1771072                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              434.771187                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              149.598049                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        48166440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        25578300                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      273383460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      66497580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 934252800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3497373510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1600969920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6446222010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   544.496347                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4124114500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    395200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7319556500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        56755860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        30139890                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      300851040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      77955480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 934252800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3608241930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1507607040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6515804040                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   550.373768                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3876510000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    395200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7567161000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               78963                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         27691                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             48716                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1483                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1483                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          78963                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            143                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       237442                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  237442                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      6920768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6920768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              80589                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    80589    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                80589                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           276443500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          424883250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         156996                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        76407                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              93618                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        57807                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1897                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           112143                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2154                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         91465                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           144                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          144                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6204                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       280163                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 286367                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       259200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7916864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 8176064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           77245                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1772224                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            173128                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.005817                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.076044                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  172121     99.42%     99.42% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1007      0.58%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              173128                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11838871000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          127255500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3230498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         140449500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        190485                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        94602                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1006                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1006                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
