cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_top_vla1_i_RAM_AUTO_1R1W
cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla104_i_RAM_AUTO_1R1W
cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla166_i_RAM_AUTO_1R1W
cnn_top_x_assign_RAM_AUTO_1R1W
cnn_top_x_assign_2_RAM_AUTO_1R1W
conv2d_1
cnn_top_Pipeline_VITIS_LOOP_110_1
maxpool2d_1
conv2d_2
cnn_top_Pipeline_VITIS_LOOP_110_14
maxpool2d
cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2
cnn_top_Pipeline_VITIS_LOOP_110_15
cnn_top_Pipeline_VITIS_LOOP_73_1
cnn_top
