# 5-Stage Pipelined RISC-V Processor

## Top Architecture

![Microarchitecture (1)](https://github.com/meeeeet/5-Stage-Pipelined-RISC-V-Processor/assets/76646671/84371dc3-ebae-4851-8779-113b2568dc90)

## Supported Instructions
- LW
- SW
- ADDI
- SLTI
- XORI
- ORI
- ANDI
- SLLI
- SRLI
- SRAI
- ADD
- SUB
- SLL
- XOR
- SRL
- SRA
- OR
- AND

