Yongjin Ahn , Keesung Han , Ganghee Lee , Hyunjik Song , Junhee Yoo , Kiyoung Choi , Xingguang Feng, SoCDAL: System-on-chip design AcceLerator, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-38, January 2008[doi>10.1145/1297666.1297683]
Federico Angiolini , Jianjiang Ceng , Rainer Leupers , Federico Ferrari , Cesare Ferri , Luca Benini, An integrated open framework for heterogeneous MPSoC design space exploration, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Giuseppe Ascia , Vincenzo Catania , Alessandro G. Di Nuovo , Maurizio Palesi , Davide Patti, Efficient design space exploration for application specific systems-on-a-chip, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.10, p.733-750, October, 2007[doi>10.1016/j.sysarc.2007.01.004]
Luca Benini , Davide Bertozzi , Michela Milano, Resource Management Policy Handling Multiple Use-Cases in MPSoC Platforms Using Constraint Programming, Proceedings of the 24th International Conference on Logic Programming, December 09-13, 2008, Udine, Italy[doi>10.1007/978-3-540-89982-2_41]
Alessio Bonfietti , Michele Lombardi , Michela Milano , Luca Benini, Throughput Constraint for Synchronous Data Flow Graphs, Proceedings of the 6th International Conference on Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimization Problems, May 27-31, 2009, Pittsburgh, PA[doi>10.1007/978-3-642-01929-6_4]
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
Carvalho, E. and Moraes, F. 2008. Congestion-aware task mapping in heterogeneous MPSoCs. In International Symposium on System-on-Chop (SoC). 1--4.
Seong Hwan Cho , Thucydides Xanthopoulos , Anantha P. Chandrakasan, A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.249-257, June 1999[doi>10.1109/92.766752]
Gangwal, O. P., Radulescu, A., Goossens, K., Pestana, S. G., and Rijpkema, E. 2005. Building predictable systems on chip: An analysis of guaranteed communication in the Æthereal network on chip. In Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices, vol. 3, Springer, 1--36.
Marc Geilen , Twan Basten , Bart Theelen , Ralph Otten, An Algebra of Pareto Points, Proceedings of the Fifth International Conference on Application of Concurrency to System Design, p.88-97, June 07-09, 2005[doi>10.1109/ACSD.2005.2]
A. H. Ghamarian , M. C. W. Geilen , S. Stuijk , T. Basten , B. D. Theelen , M. R. Mousavi , A. J. M. Moonen , M. J. G. Bekooij, Throughput Analysis of Synchronous Data Flow Graphs, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.25-36, June 28-30, 2006[doi>10.1109/ACSD.2006.33]
Giovanni Beltrame , Luca Fossati , Donatella Sciuto, Decision-theoretic design space exploration of multiprocessor platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.7, p.1083-1095, July 2010[doi>10.1109/TCAD.2010.2049053]
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
Grecu, C., Pande, P., Ivanov, A., and Saleh, R. 2005. Timing analysis of network on chip architectures for mp-soc platforms. Microelectronics J. 36, 9, 833--845.
Hentati, M., Aoudni, Y., Nezan, J., Abid, M., and Deforges, O. 2011. FPGA dynamic reconfiguration using the RVC technology: Inverse quantization case study. In Proceedings of the Conference on Design and Architectures for Signal and Image Processing. 1--7.
Jingcao Hu , Radu Marculescu, Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints, Proceedings of the conference on Design, automation and test in Europe, p.10234, February 16-20, 2004
Jia, Z. J., Pimentel, A., Thompson, M., Bautista, T., and Nunez, A. 2010. NASA: A generic infrastructure for system-level MP-SoC design space exploration. In Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia. 41--50.
Joachim Keinert , Martin Streub&uhorbar;hr , Thomas Schlichter , Joachim Falk , Jens Gladigau , Christian Haubelt , J&uhorbar;rgen Teich , Michael Meredith, SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-23, January 2009[doi>10.1145/1455229.1455230]
Minyoung Kim , Sudarshan Banerjee , Nikil Dutt , Nalini Venkatasubramanian, Energy-aware cosynthesis of real-time multimedia applications on MPSoCs using heterogeneous scheduling policies, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.2, p.1-19, February 2008[doi>10.1145/1331331.1331333]
Michael Kistler , Michael Perrone , Fabrizio Petrini, Cell Multiprocessor Communication Network: Built for Speed, IEEE Micro, v.26 n.3, p.10-23, May 2006[doi>10.1109/MM.2006.49]
Akash Kumar , Shakith Fernando , Yajun Ha , Bart Mesman , Henk Corporaal, Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-27, July 2008[doi>10.1145/1367045.1367049]
Edward Ashford Lee , David G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, v.36 n.1, p.24-35, Jan. 1987[doi>10.1109/TC.1987.5009446]
PROPHID: a heterogeneous multi-processor architecture for multimedia, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.164, October 12-15, 1997
Weichen Liu , Mingxuan Yuan , Xiuqiang He , Zonghua Gu , Xue Liu, Efficient SAT-Based Mapping and Scheduling of Homogeneous Synchronous Dataflow Graphs for Throughput Optimization, Proceedings of the 2008 Real-Time Systems Symposium, p.492-504, November 30-December 03, 2008[doi>10.1109/RTSS.2008.49]
Martin Lukasiewycz , Michael Glaß , Christian Haubelt , Jürgen Teich, Efficient symbolic multi-objective design space exploration, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
G. Mariani , P. Avasare , G. Vanmeerbeeck , C. Ykman-Couvreur , G. Palermo , C. Silvano , V. Zaccaria, An industrial design space exploration framework for supporting run-time resource management on multi-core systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Orlando Moreira , Jacob Jan-David Mol , Marco Bekooij, Online resource management in a multiprocessor with a network-on-chip, Proceedings of the 2007 ACM symposium on Applied computing, March 11-15, 2007, Seoul, Korea[doi>10.1145/1244002.1244335]
Orlando Moreira , Frederico Valente , Marco Bekooij, Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor, Proceedings of the 7th ACM & IEEE international conference on Embedded software, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289927.1289941]
Vincent Nollet , Prabhat Avasare , Hendrik Eeckhaut , Diederik Verkest , Henk Corporaal, Run-time management of a MPSoC containing FPGA fabric tiles, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.1, p.24-33, January 2008[doi>10.1109/TVLSI.2007.912097]
OEIS. 2012. Encyclopedia of integer sequences. http://oeis.org/.
Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, Multi-objective design space exploration of embedded systems, Journal of Embedded Computing, v.1 n.3, p.305-316, August 2005
Palermo, G., Silvano, C., and Zaccaria, V. 2008. Robust optimization of SoC architectures: A multi-scenario approach. In Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia. 7--12.
José Carlos S. Palma , César Augusto M. Marcon , Fernando G. Moraes , Ney L. V. Calazans , Ricardo A. L. Reis , Altamiro A. Susin, Mapping embedded systems onto NoCs: the traffic effect on dynamic energy estimation, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil[doi>10.1145/1081081.1081131]
Pierre G. Paulin , Chuck Pilkington , Essaid Bensoudane , Michel Langevin , Damien Lyonnard, Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding, Proceedings of the conference on Design, automation and test in Europe, p.30058, February 16-20, 2004
Ren, J. and Kehtarnavaz, N. 2007. Comparison of power consumption for motion compensation and deblocking filters in high definition video coding. In Proceedings of the International Symposium on Consumer Electronics. 1--5.
Martijn J. Rutten , Jos T. J. van Eijndhoven , Egbert G. T. Jaspers , Pieter van der Wolf , Evert-Jan D. Pol , Om Prakash Gangwal , Adwin Timmer, A Heterogeneous Multiprocessor Architecture for Flexible Media Processing, IEEE Design & Test, v.19 n.4, p.39-50, July 2002[doi>10.1109/MDT.2002.1018132]
Schranzhofer, A., Chen, J.-J., and Thiele, L. 2010. Dynamic power-aware mapping of applications onto heterogeneous MPSoC platforms. IEEE Trans. Ind. Inf. 6, 4, 692--707.
Simon Segars, ARM7TDMI Power Consumption, IEEE Micro, v.17 n.4, p.12-19, July 1997[doi>10.1109/40.612178]
Amit Kumar Singh , Wu Jigang , Alok Prakash , Thambipillai Srikanthan, Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms, Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping, p.55-60, June 23-26, 2009[doi>10.1109/RSP.2009.18]
Amit Kumar Singh , Akash Kumar , Thambipillai Srikanthan, A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038726]
Amit Kumar Singh , Thambipillai Srikanthan , Akash Kumar , Wu Jigang, Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.7, p.242-255, July, 2010[doi>10.1016/j.sysarc.2010.04.007]
S. Stuijk , T. Basten , M. C. W. Geilen , H. Corporaal, Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278674]
Sander Stuijk , Marc Geilen , Twan Basten, SDF^3: SDF For Free, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.276-278, June 28-30, 2006[doi>10.1109/ACSD.2006.23]
Sander Stuijk , Marc Geilen , Twan Basten, A Predictable Multiprocessor Design Flow for Streaming Applications with Dynamic Behaviour, Proceedings of the 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, p.548-555, September 01-03, 2010[doi>10.1109/DSD.2010.31]
Tze-Yun Sung , Yaw-Shih Shieh , Chun-Wang Yu , Hsi-Chin Hsin, High-Efficiency and Low-Power Architectures for 2-D DCT and IDCT Based on CORDIC Rotation, Proceedings of the Seventh International Conference on Parallel and Distributed Computing, Applications and Technologies, p.191-196, December 04-07, 2006[doi>10.1109/PDCAT.2006.70]
Texas Instruments. 2010. TMS320C6412 DSP. http://www.ti.com/product/tms320c6412.
TILE-Gx100 2009. First 100-core processor with the new TILE-Gx family. http://www.tilera.com/products/processors/TILE-Gx_Family.
van Stralen, P. and Pimentel, A. 2010. Scenario-based design space exploration of MPSoCs. In International Conference on Computer Design. 305--312.
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., and Borkar, N. 2007. An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In Proceedings of the International Solid-State Circuits Conference. 98--589.
Peng Yang , Paul Marchal , Chun Wong , Stefaan Himpe , Francky Catthoor , Patrick David , Johan Vounckx , Rudy Lauwereins, Managing dynamic concurrent tasks in embedded real-time multimedia systems, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581226]
Yang, Z., Kumar, A., and Ha, Y. 2010. An area-efficient dynamically reconfigurable spatial division multiplexing network-on-chip with static throughput guarantee. In Proceedings of the International Conference on Field-Programmable Technology. 389--392.
Ykman-Couvreur, C., Avasare, P., Mariani, G., Palermo, G., Silvano, C., and Zaccaria, V. 2011. Linking run-time resource management of embedded multi-core platforms with automated design-time exploration. Computers Digital Techniques, IET 5, 2, 123--135.
Ykman-Couvreur, C., Nollet, V., Catthoor, F., and Corporaal, H. 2006. Fast multi-dimension multi-choice knapsack heuristic for MP-SoC run-time management. In Proceedings of the International Symposium on System-on-Chip. 1--4.
Nicholas H. Zamora , Xiaoping Hu , Radu Marculescu, System-level performance/power analysis for platform-based design of multimedia applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.1, p.1-29, January 2007[doi>10.1145/1188275.1188277]
