*True Single Phase Clock Register 
simulator lang=spice
.lib '../../../../../modelfiles/models' ptm16lstp
.include '../../../../../library.sp'

.option post=2
.global gnd! vdd!
.IC v(OUT_tran) = 0.0 v(D) = 0.0 v(D1) = 0.85
*********DEFINE CIRCUIT************
xInvCLK0 CLK0 CLK1 vdd! gnd! inv
xInvCLK1 CLK1 CLK vdd! gnd! inv

xInv0 D0 D1 vdd2! gnd! inv
xInv1 D1 D vdd2! gnd! inv

xReg D Q CLK vdd! gnd! tspc

xInvout Q Qinv vdd! gnd! inv

c0 Qinv gnd! 2f

*********DEFINE SOURCES***********
vvdd vdd! 0 0.85V
vgnd gnd! 0 0V
vvdd2 vdd2! 0 0.85

Vdd vdd 0 0.85V

VCLK CLK0 0 DC = 0 pulse 0 0.85 0 25p 25p 1n 2n
Vd D0 0 PWL 0n 0.0V "2.1n-delay" 0.0V "2.15n-delay" 0.85V 4n 0.85V
*************ANALYSIS******************
.tran STEP=2p STOP=4n UIC
******************************************
.end
