

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:4,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_JjenF4
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_M9pfdM"
Running: cat _ptx_M9pfdM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tSW3Rt
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tSW3Rt --output-file  /dev/null 2> _ptx_M9pfdMinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_M9pfdM _ptx2_tSW3Rt _ptx_M9pfdMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1152 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 12:07:44 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 127836 (ipc=127.8) sim_rate=25567 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 12:07:45 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 261280 (ipc=130.6) sim_rate=43546 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 12:07:46 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 288686 (ipc=115.5) sim_rate=41240 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 12:07:47 2018
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 307698 (ipc=87.9) sim_rate=38462 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 12:07:48 2018
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 316250 (ipc=79.1) sim_rate=35138 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 12:07:49 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 399040 (ipc=79.8) sim_rate=39904 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 12:07:50 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(8,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 544256 (ipc=99.0) sim_rate=45354 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 12:07:52 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 585364 (ipc=90.1) sim_rate=41811 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 14 12:07:54 2018
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 616014 (ipc=88.0) sim_rate=41067 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 14 12:07:55 2018
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 641702 (ipc=85.6) sim_rate=40106 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 14 12:07:56 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 668216 (ipc=83.5) sim_rate=39306 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 12:07:57 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(8,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 695694 (ipc=81.8) sim_rate=38649 (inst/sec) elapsed = 0:0:00:18 / Sat Apr 14 12:07:58 2018
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 725664 (ipc=80.6) sim_rate=36283 (inst/sec) elapsed = 0:0:00:20 / Sat Apr 14 12:08:00 2018
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 752122 (ipc=79.2) sim_rate=35815 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 12:08:01 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 781066 (ipc=78.1) sim_rate=33959 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 14 12:08:03 2018
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 809924 (ipc=77.1) sim_rate=33746 (inst/sec) elapsed = 0:0:00:24 / Sat Apr 14 12:08:04 2018
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 838970 (ipc=76.3) sim_rate=33558 (inst/sec) elapsed = 0:0:00:25 / Sat Apr 14 12:08:05 2018
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 869252 (ipc=75.6) sim_rate=32194 (inst/sec) elapsed = 0:0:00:27 / Sat Apr 14 12:08:07 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 900256 (ipc=75.0) sim_rate=32152 (inst/sec) elapsed = 0:0:00:28 / Sat Apr 14 12:08:08 2018
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 931946 (ipc=74.6) sim_rate=31064 (inst/sec) elapsed = 0:0:00:30 / Sat Apr 14 12:08:10 2018
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 963560 (ipc=74.1) sim_rate=31082 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 14 12:08:11 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 993140 (ipc=73.6) sim_rate=30095 (inst/sec) elapsed = 0:0:00:33 / Sat Apr 14 12:08:13 2018
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1029532 (ipc=73.5) sim_rate=29415 (inst/sec) elapsed = 0:0:00:35 / Sat Apr 14 12:08:15 2018
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1061802 (ipc=73.2) sim_rate=29494 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 14 12:08:16 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(6,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1097128 (ipc=73.1) sim_rate=28871 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 14 12:08:18 2018
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1127276 (ipc=72.7) sim_rate=28181 (inst/sec) elapsed = 0:0:00:40 / Sat Apr 14 12:08:20 2018
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1160616 (ipc=72.5) sim_rate=28307 (inst/sec) elapsed = 0:0:00:41 / Sat Apr 14 12:08:21 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1192288 (ipc=72.3) sim_rate=27727 (inst/sec) elapsed = 0:0:00:43 / Sat Apr 14 12:08:23 2018
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1224882 (ipc=72.1) sim_rate=27219 (inst/sec) elapsed = 0:0:00:45 / Sat Apr 14 12:08:25 2018
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 1256026 (ipc=71.8) sim_rate=26723 (inst/sec) elapsed = 0:0:00:47 / Sat Apr 14 12:08:27 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1285788 (ipc=71.4) sim_rate=26787 (inst/sec) elapsed = 0:0:00:48 / Sat Apr 14 12:08:28 2018
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1322848 (ipc=71.5) sim_rate=26456 (inst/sec) elapsed = 0:0:00:50 / Sat Apr 14 12:08:30 2018
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1354042 (ipc=71.3) sim_rate=26039 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 14 12:08:32 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1388246 (ipc=71.2) sim_rate=25708 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 12:08:34 2018
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1424338 (ipc=71.2) sim_rate=25434 (inst/sec) elapsed = 0:0:00:56 / Sat Apr 14 12:08:36 2018
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1457478 (ipc=71.1) sim_rate=25128 (inst/sec) elapsed = 0:0:00:58 / Sat Apr 14 12:08:38 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1493016 (ipc=71.1) sim_rate=24883 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 14 12:08:40 2018
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1528036 (ipc=71.1) sim_rate=24645 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 12:08:42 2018
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1561418 (ipc=71.0) sim_rate=24397 (inst/sec) elapsed = 0:0:01:04 / Sat Apr 14 12:08:44 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1597130 (ipc=71.0) sim_rate=24198 (inst/sec) elapsed = 0:0:01:06 / Sat Apr 14 12:08:46 2018
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1631720 (ipc=70.9) sim_rate=23995 (inst/sec) elapsed = 0:0:01:08 / Sat Apr 14 12:08:48 2018
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1664038 (ipc=70.8) sim_rate=23437 (inst/sec) elapsed = 0:0:01:11 / Sat Apr 14 12:08:51 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 1697264 (ipc=70.7) sim_rate=23250 (inst/sec) elapsed = 0:0:01:13 / Sat Apr 14 12:08:53 2018
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1731640 (ipc=70.7) sim_rate=23088 (inst/sec) elapsed = 0:0:01:15 / Sat Apr 14 12:08:55 2018
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1763868 (ipc=70.6) sim_rate=22907 (inst/sec) elapsed = 0:0:01:17 / Sat Apr 14 12:08:57 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1795056 (ipc=70.4) sim_rate=22722 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 14 12:08:59 2018
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 1823272 (ipc=70.1) sim_rate=22235 (inst/sec) elapsed = 0:0:01:22 / Sat Apr 14 12:09:02 2018
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 1855550 (ipc=70.0) sim_rate=22089 (inst/sec) elapsed = 0:0:01:24 / Sat Apr 14 12:09:04 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(6,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1887238 (ipc=69.9) sim_rate=21944 (inst/sec) elapsed = 0:0:01:26 / Sat Apr 14 12:09:06 2018
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1921440 (ipc=69.9) sim_rate=21589 (inst/sec) elapsed = 0:0:01:29 / Sat Apr 14 12:09:09 2018
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1957128 (ipc=69.9) sim_rate=21506 (inst/sec) elapsed = 0:0:01:31 / Sat Apr 14 12:09:11 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1989976 (ipc=69.8) sim_rate=21397 (inst/sec) elapsed = 0:0:01:33 / Sat Apr 14 12:09:13 2018
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 2021998 (ipc=69.7) sim_rate=21062 (inst/sec) elapsed = 0:0:01:36 / Sat Apr 14 12:09:16 2018
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 2059552 (ipc=69.8) sim_rate=21015 (inst/sec) elapsed = 0:0:01:38 / Sat Apr 14 12:09:18 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2094426 (ipc=69.8) sim_rate=20736 (inst/sec) elapsed = 0:0:01:41 / Sat Apr 14 12:09:21 2018
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 2125716 (ipc=69.7) sim_rate=20638 (inst/sec) elapsed = 0:0:01:43 / Sat Apr 14 12:09:23 2018
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 2157548 (ipc=69.6) sim_rate=20354 (inst/sec) elapsed = 0:0:01:46 / Sat Apr 14 12:09:26 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2193964 (ipc=69.6) sim_rate=20314 (inst/sec) elapsed = 0:0:01:48 / Sat Apr 14 12:09:28 2018
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 2231542 (ipc=69.7) sim_rate=20103 (inst/sec) elapsed = 0:0:01:51 / Sat Apr 14 12:09:31 2018
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 2270484 (ipc=69.9) sim_rate=19916 (inst/sec) elapsed = 0:0:01:54 / Sat Apr 14 12:09:34 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 2307702 (ipc=69.9) sim_rate=19893 (inst/sec) elapsed = 0:0:01:56 / Sat Apr 14 12:09:36 2018
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2339560 (ipc=69.8) sim_rate=19660 (inst/sec) elapsed = 0:0:01:59 / Sat Apr 14 12:09:39 2018
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 2366566 (ipc=69.6) sim_rate=19398 (inst/sec) elapsed = 0:0:02:02 / Sat Apr 14 12:09:42 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2393542 (ipc=69.4) sim_rate=19302 (inst/sec) elapsed = 0:0:02:04 / Sat Apr 14 12:09:44 2018
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 2422250 (ipc=69.2) sim_rate=19072 (inst/sec) elapsed = 0:0:02:07 / Sat Apr 14 12:09:47 2018
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2454226 (ipc=69.1) sim_rate=18878 (inst/sec) elapsed = 0:0:02:10 / Sat Apr 14 12:09:50 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 2485967 (ipc=69.1) sim_rate=18691 (inst/sec) elapsed = 0:0:02:13 / Sat Apr 14 12:09:53 2018
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2510322 (ipc=68.8) sim_rate=18458 (inst/sec) elapsed = 0:0:02:16 / Sat Apr 14 12:09:56 2018
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 2539327 (ipc=68.6) sim_rate=18268 (inst/sec) elapsed = 0:0:02:19 / Sat Apr 14 12:09:59 2018
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2562302 (ipc=68.3) sim_rate=18044 (inst/sec) elapsed = 0:0:02:22 / Sat Apr 14 12:10:02 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(8,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 2585182 (ipc=68.0) sim_rate=17467 (inst/sec) elapsed = 0:0:02:28 / Sat Apr 14 12:10:08 2018
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 2609097 (ipc=67.8) sim_rate=16832 (inst/sec) elapsed = 0:0:02:35 / Sat Apr 14 12:10:15 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2635170 (ipc=67.6) sim_rate=16266 (inst/sec) elapsed = 0:0:02:42 / Sat Apr 14 12:10:22 2018
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 2658402 (ipc=67.3) sim_rate=15730 (inst/sec) elapsed = 0:0:02:49 / Sat Apr 14 12:10:29 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(5,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 2678257 (ipc=67.0) sim_rate=15217 (inst/sec) elapsed = 0:0:02:56 / Sat Apr 14 12:10:36 2018
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 2701370 (ipc=66.7) sim_rate=14761 (inst/sec) elapsed = 0:0:03:03 / Sat Apr 14 12:10:43 2018
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 2722867 (ipc=66.4) sim_rate=14330 (inst/sec) elapsed = 0:0:03:10 / Sat Apr 14 12:10:50 2018
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 2747008 (ipc=66.2) sim_rate=13944 (inst/sec) elapsed = 0:0:03:17 / Sat Apr 14 12:10:57 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 2772407 (ipc=66.0) sim_rate=13523 (inst/sec) elapsed = 0:0:03:25 / Sat Apr 14 12:11:05 2018
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2795506 (ipc=65.8) sim_rate=13186 (inst/sec) elapsed = 0:0:03:32 / Sat Apr 14 12:11:12 2018
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 2814377 (ipc=65.5) sim_rate=12851 (inst/sec) elapsed = 0:0:03:39 / Sat Apr 14 12:11:19 2018
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 2835320 (ipc=65.2) sim_rate=12490 (inst/sec) elapsed = 0:0:03:47 / Sat Apr 14 12:11:27 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 2855313 (ipc=64.9) sim_rate=12202 (inst/sec) elapsed = 0:0:03:54 / Sat Apr 14 12:11:34 2018
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 2878728 (ipc=64.7) sim_rate=11895 (inst/sec) elapsed = 0:0:04:02 / Sat Apr 14 12:11:42 2018
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2900995 (ipc=64.5) sim_rate=11650 (inst/sec) elapsed = 0:0:04:09 / Sat Apr 14 12:11:49 2018
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 2921495 (ipc=64.2) sim_rate=11367 (inst/sec) elapsed = 0:0:04:17 / Sat Apr 14 12:11:57 2018
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 2942323 (ipc=64.0) sim_rate=11145 (inst/sec) elapsed = 0:0:04:24 / Sat Apr 14 12:12:04 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(5,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 2965458 (ipc=63.8) sim_rate=10902 (inst/sec) elapsed = 0:0:04:32 / Sat Apr 14 12:12:12 2018
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 2986143 (ipc=63.5) sim_rate=10664 (inst/sec) elapsed = 0:0:04:40 / Sat Apr 14 12:12:20 2018
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 3012133 (ipc=63.4) sim_rate=10458 (inst/sec) elapsed = 0:0:04:48 / Sat Apr 14 12:12:28 2018
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 3033473 (ipc=63.2) sim_rate=10248 (inst/sec) elapsed = 0:0:04:56 / Sat Apr 14 12:12:36 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 3055029 (ipc=63.0) sim_rate=10049 (inst/sec) elapsed = 0:0:05:04 / Sat Apr 14 12:12:44 2018
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 3080725 (ipc=62.9) sim_rate=9874 (inst/sec) elapsed = 0:0:05:12 / Sat Apr 14 12:12:52 2018
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 3105499 (ipc=62.7) sim_rate=9704 (inst/sec) elapsed = 0:0:05:20 / Sat Apr 14 12:13:00 2018
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3127448 (ipc=62.5) sim_rate=9534 (inst/sec) elapsed = 0:0:05:28 / Sat Apr 14 12:13:08 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 3149111 (ipc=62.4) sim_rate=9372 (inst/sec) elapsed = 0:0:05:36 / Sat Apr 14 12:13:16 2018
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3170961 (ipc=62.2) sim_rate=9217 (inst/sec) elapsed = 0:0:05:44 / Sat Apr 14 12:13:24 2018
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 3195909 (ipc=62.1) sim_rate=9079 (inst/sec) elapsed = 0:0:05:52 / Sat Apr 14 12:13:32 2018
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 3217239 (ipc=61.9) sim_rate=8912 (inst/sec) elapsed = 0:0:06:01 / Sat Apr 14 12:13:41 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 3241454 (ipc=61.7) sim_rate=8784 (inst/sec) elapsed = 0:0:06:09 / Sat Apr 14 12:13:49 2018
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 3258100 (ipc=61.5) sim_rate=8642 (inst/sec) elapsed = 0:0:06:17 / Sat Apr 14 12:13:57 2018
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 3279254 (ipc=61.3) sim_rate=8495 (inst/sec) elapsed = 0:0:06:26 / Sat Apr 14 12:14:06 2018
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 3300714 (ipc=61.1) sim_rate=8377 (inst/sec) elapsed = 0:0:06:34 / Sat Apr 14 12:14:14 2018
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 3321654 (ipc=60.9) sim_rate=8242 (inst/sec) elapsed = 0:0:06:43 / Sat Apr 14 12:14:23 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3341796 (ipc=60.8) sim_rate=8130 (inst/sec) elapsed = 0:0:06:51 / Sat Apr 14 12:14:31 2018
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 3365636 (ipc=60.6) sim_rate=8013 (inst/sec) elapsed = 0:0:07:00 / Sat Apr 14 12:14:40 2018
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 3388272 (ipc=60.5) sim_rate=7916 (inst/sec) elapsed = 0:0:07:08 / Sat Apr 14 12:14:48 2018
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 3410834 (ipc=60.4) sim_rate=7805 (inst/sec) elapsed = 0:0:07:17 / Sat Apr 14 12:14:57 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 3436301 (ipc=60.3) sim_rate=7704 (inst/sec) elapsed = 0:0:07:26 / Sat Apr 14 12:15:06 2018
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 3459322 (ipc=60.2) sim_rate=7602 (inst/sec) elapsed = 0:0:07:35 / Sat Apr 14 12:15:15 2018
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 3480804 (ipc=60.0) sim_rate=7517 (inst/sec) elapsed = 0:0:07:43 / Sat Apr 14 12:15:23 2018
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 3503175 (ipc=59.9) sim_rate=7421 (inst/sec) elapsed = 0:0:07:52 / Sat Apr 14 12:15:32 2018
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 3523266 (ipc=59.7) sim_rate=7324 (inst/sec) elapsed = 0:0:08:01 / Sat Apr 14 12:15:41 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 3544709 (ipc=59.6) sim_rate=7234 (inst/sec) elapsed = 0:0:08:10 / Sat Apr 14 12:15:50 2018
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3565545 (ipc=59.4) sim_rate=7145 (inst/sec) elapsed = 0:0:08:19 / Sat Apr 14 12:15:59 2018
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 3588218 (ipc=59.3) sim_rate=7063 (inst/sec) elapsed = 0:0:08:28 / Sat Apr 14 12:16:08 2018
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 3610322 (ipc=59.2) sim_rate=6983 (inst/sec) elapsed = 0:0:08:37 / Sat Apr 14 12:16:17 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(3,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 3629233 (ipc=59.0) sim_rate=6886 (inst/sec) elapsed = 0:0:08:47 / Sat Apr 14 12:16:27 2018
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 3651192 (ipc=58.9) sim_rate=6811 (inst/sec) elapsed = 0:0:08:56 / Sat Apr 14 12:16:36 2018
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 3675412 (ipc=58.8) sim_rate=6743 (inst/sec) elapsed = 0:0:09:05 / Sat Apr 14 12:16:45 2018
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3698043 (ipc=58.7) sim_rate=6675 (inst/sec) elapsed = 0:0:09:14 / Sat Apr 14 12:16:54 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(5,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 3722098 (ipc=58.6) sim_rate=6611 (inst/sec) elapsed = 0:0:09:23 / Sat Apr 14 12:17:03 2018
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3744862 (ipc=58.5) sim_rate=6535 (inst/sec) elapsed = 0:0:09:33 / Sat Apr 14 12:17:13 2018
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 3766136 (ipc=58.4) sim_rate=6471 (inst/sec) elapsed = 0:0:09:42 / Sat Apr 14 12:17:22 2018
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 3790531 (ipc=58.3) sim_rate=6402 (inst/sec) elapsed = 0:0:09:52 / Sat Apr 14 12:17:32 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 3813448 (ipc=58.2) sim_rate=6345 (inst/sec) elapsed = 0:0:10:01 / Sat Apr 14 12:17:41 2018
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 3833879 (ipc=58.1) sim_rate=6274 (inst/sec) elapsed = 0:0:10:11 / Sat Apr 14 12:17:51 2018
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 3857249 (ipc=58.0) sim_rate=6221 (inst/sec) elapsed = 0:0:10:20 / Sat Apr 14 12:18:00 2018
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 3877577 (ipc=57.9) sim_rate=6154 (inst/sec) elapsed = 0:0:10:30 / Sat Apr 14 12:18:10 2018
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 3900985 (ipc=57.8) sim_rate=6095 (inst/sec) elapsed = 0:0:10:40 / Sat Apr 14 12:18:20 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3925586 (ipc=57.7) sim_rate=6048 (inst/sec) elapsed = 0:0:10:49 / Sat Apr 14 12:18:29 2018
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 3948063 (ipc=57.6) sim_rate=5990 (inst/sec) elapsed = 0:0:10:59 / Sat Apr 14 12:18:39 2018
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 3970084 (ipc=57.5) sim_rate=5934 (inst/sec) elapsed = 0:0:11:09 / Sat Apr 14 12:18:49 2018
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 3993123 (ipc=57.5) sim_rate=5880 (inst/sec) elapsed = 0:0:11:19 / Sat Apr 14 12:18:59 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 4015545 (ipc=57.4) sim_rate=5828 (inst/sec) elapsed = 0:0:11:29 / Sat Apr 14 12:19:09 2018
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 4040342 (ipc=57.3) sim_rate=5780 (inst/sec) elapsed = 0:0:11:39 / Sat Apr 14 12:19:19 2018
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 4065088 (ipc=57.3) sim_rate=5733 (inst/sec) elapsed = 0:0:11:49 / Sat Apr 14 12:19:29 2018
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 4087447 (ipc=57.2) sim_rate=5684 (inst/sec) elapsed = 0:0:11:59 / Sat Apr 14 12:19:39 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 4111288 (ipc=57.1) sim_rate=5639 (inst/sec) elapsed = 0:0:12:09 / Sat Apr 14 12:19:49 2018
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 4132742 (ipc=57.0) sim_rate=5592 (inst/sec) elapsed = 0:0:12:19 / Sat Apr 14 12:19:59 2018
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 4158583 (ipc=57.0) sim_rate=5544 (inst/sec) elapsed = 0:0:12:30 / Sat Apr 14 12:20:10 2018
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4182000 (ipc=56.9) sim_rate=5502 (inst/sec) elapsed = 0:0:12:40 / Sat Apr 14 12:20:20 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 4204640 (ipc=56.8) sim_rate=5460 (inst/sec) elapsed = 0:0:12:50 / Sat Apr 14 12:20:30 2018
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 4228107 (ipc=56.8) sim_rate=5420 (inst/sec) elapsed = 0:0:13:00 / Sat Apr 14 12:20:40 2018
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 4254996 (ipc=56.7) sim_rate=5379 (inst/sec) elapsed = 0:0:13:11 / Sat Apr 14 12:20:51 2018
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 4277259 (ipc=56.7) sim_rate=5339 (inst/sec) elapsed = 0:0:13:21 / Sat Apr 14 12:21:01 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4301225 (ipc=56.6) sim_rate=5297 (inst/sec) elapsed = 0:0:13:32 / Sat Apr 14 12:21:12 2018
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 4324546 (ipc=56.5) sim_rate=5261 (inst/sec) elapsed = 0:0:13:42 / Sat Apr 14 12:21:22 2018
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4349849 (ipc=56.5) sim_rate=5221 (inst/sec) elapsed = 0:0:13:53 / Sat Apr 14 12:21:33 2018
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 4378322 (ipc=56.5) sim_rate=5193 (inst/sec) elapsed = 0:0:14:03 / Sat Apr 14 12:21:43 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 4402830 (ipc=56.4) sim_rate=5155 (inst/sec) elapsed = 0:0:14:14 / Sat Apr 14 12:21:54 2018
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 4426650 (ipc=56.4) sim_rate=5123 (inst/sec) elapsed = 0:0:14:24 / Sat Apr 14 12:22:04 2018
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 4450033 (ipc=56.3) sim_rate=5085 (inst/sec) elapsed = 0:0:14:35 / Sat Apr 14 12:22:15 2018
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 4471199 (ipc=56.2) sim_rate=5052 (inst/sec) elapsed = 0:0:14:45 / Sat Apr 14 12:22:25 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(4,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 4497309 (ipc=56.2) sim_rate=5024 (inst/sec) elapsed = 0:0:14:55 / Sat Apr 14 12:22:35 2018
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4523466 (ipc=56.2) sim_rate=4998 (inst/sec) elapsed = 0:0:15:05 / Sat Apr 14 12:22:45 2018
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 4551950 (ipc=56.2) sim_rate=4974 (inst/sec) elapsed = 0:0:15:15 / Sat Apr 14 12:22:55 2018
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 4575139 (ipc=56.1) sim_rate=4946 (inst/sec) elapsed = 0:0:15:25 / Sat Apr 14 12:23:05 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(5,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 4596709 (ipc=56.1) sim_rate=4916 (inst/sec) elapsed = 0:0:15:35 / Sat Apr 14 12:23:15 2018
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 4621598 (ipc=56.0) sim_rate=4890 (inst/sec) elapsed = 0:0:15:45 / Sat Apr 14 12:23:25 2018
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4650871 (ipc=56.0) sim_rate=4870 (inst/sec) elapsed = 0:0:15:55 / Sat Apr 14 12:23:35 2018
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 4676109 (ipc=56.0) sim_rate=4840 (inst/sec) elapsed = 0:0:16:06 / Sat Apr 14 12:23:46 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4698659 (ipc=55.9) sim_rate=4814 (inst/sec) elapsed = 0:0:16:16 / Sat Apr 14 12:23:56 2018
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 4721753 (ipc=55.9) sim_rate=4788 (inst/sec) elapsed = 0:0:16:26 / Sat Apr 14 12:24:06 2018
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 4748898 (ipc=55.9) sim_rate=4763 (inst/sec) elapsed = 0:0:16:37 / Sat Apr 14 12:24:17 2018
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 4778991 (ipc=55.9) sim_rate=4745 (inst/sec) elapsed = 0:0:16:47 / Sat Apr 14 12:24:27 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4806499 (ipc=55.9) sim_rate=4721 (inst/sec) elapsed = 0:0:16:58 / Sat Apr 14 12:24:38 2018
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 4829159 (ipc=55.8) sim_rate=4697 (inst/sec) elapsed = 0:0:17:08 / Sat Apr 14 12:24:48 2018
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4852349 (ipc=55.8) sim_rate=4670 (inst/sec) elapsed = 0:0:17:19 / Sat Apr 14 12:24:59 2018
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 4878417 (ipc=55.8) sim_rate=4650 (inst/sec) elapsed = 0:0:17:29 / Sat Apr 14 12:25:09 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(8,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4903454 (ipc=55.7) sim_rate=4625 (inst/sec) elapsed = 0:0:17:40 / Sat Apr 14 12:25:20 2018
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 4928329 (ipc=55.7) sim_rate=4601 (inst/sec) elapsed = 0:0:17:51 / Sat Apr 14 12:25:31 2018
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4955523 (ipc=55.7) sim_rate=4579 (inst/sec) elapsed = 0:0:18:02 / Sat Apr 14 12:25:42 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 4982885 (ipc=55.7) sim_rate=4563 (inst/sec) elapsed = 0:0:18:12 / Sat Apr 14 12:25:52 2018
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 5010180 (ipc=55.7) sim_rate=4542 (inst/sec) elapsed = 0:0:18:23 / Sat Apr 14 12:26:03 2018
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 5037244 (ipc=55.7) sim_rate=4521 (inst/sec) elapsed = 0:0:18:34 / Sat Apr 14 12:26:14 2018
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 5060982 (ipc=55.6) sim_rate=4498 (inst/sec) elapsed = 0:0:18:45 / Sat Apr 14 12:26:25 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 5086121 (ipc=55.6) sim_rate=4477 (inst/sec) elapsed = 0:0:18:56 / Sat Apr 14 12:26:36 2018
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 5115720 (ipc=55.6) sim_rate=4460 (inst/sec) elapsed = 0:0:19:07 / Sat Apr 14 12:26:47 2018
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5141700 (ipc=55.6) sim_rate=4436 (inst/sec) elapsed = 0:0:19:19 / Sat Apr 14 12:26:59 2018
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 5165058 (ipc=55.5) sim_rate=4414 (inst/sec) elapsed = 0:0:19:30 / Sat Apr 14 12:27:10 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5190357 (ipc=55.5) sim_rate=4394 (inst/sec) elapsed = 0:0:19:41 / Sat Apr 14 12:27:21 2018
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 5215148 (ipc=55.5) sim_rate=4375 (inst/sec) elapsed = 0:0:19:52 / Sat Apr 14 12:27:32 2018
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5246348 (ipc=55.5) sim_rate=4357 (inst/sec) elapsed = 0:0:20:04 / Sat Apr 14 12:27:44 2018
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 5269108 (ipc=55.5) sim_rate=4336 (inst/sec) elapsed = 0:0:20:15 / Sat Apr 14 12:27:55 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5296531 (ipc=55.5) sim_rate=4320 (inst/sec) elapsed = 0:0:20:26 / Sat Apr 14 12:28:06 2018
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 5326011 (ipc=55.5) sim_rate=4302 (inst/sec) elapsed = 0:0:20:38 / Sat Apr 14 12:28:18 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5352118 (ipc=55.5) sim_rate=4285 (inst/sec) elapsed = 0:0:20:49 / Sat Apr 14 12:28:29 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 5378705 (ipc=55.5) sim_rate=4265 (inst/sec) elapsed = 0:0:21:01 / Sat Apr 14 12:28:41 2018
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 5406633 (ipc=55.5) sim_rate=4247 (inst/sec) elapsed = 0:0:21:13 / Sat Apr 14 12:28:53 2018
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 5426515 (ipc=55.4) sim_rate=4226 (inst/sec) elapsed = 0:0:21:24 / Sat Apr 14 12:29:04 2018
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 5447879 (ipc=55.3) sim_rate=4203 (inst/sec) elapsed = 0:0:21:36 / Sat Apr 14 12:29:16 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 5473641 (ipc=55.3) sim_rate=4184 (inst/sec) elapsed = 0:0:21:48 / Sat Apr 14 12:29:28 2018
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 5500813 (ipc=55.3) sim_rate=4167 (inst/sec) elapsed = 0:0:22:00 / Sat Apr 14 12:29:40 2018
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 5524169 (ipc=55.2) sim_rate=4150 (inst/sec) elapsed = 0:0:22:11 / Sat Apr 14 12:29:51 2018
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 5551594 (ipc=55.2) sim_rate=4133 (inst/sec) elapsed = 0:0:22:23 / Sat Apr 14 12:30:03 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 5576846 (ipc=55.2) sim_rate=4115 (inst/sec) elapsed = 0:0:22:35 / Sat Apr 14 12:30:15 2018
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 5608145 (ipc=55.3) sim_rate=4102 (inst/sec) elapsed = 0:0:22:47 / Sat Apr 14 12:30:27 2018
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 5632109 (ipc=55.2) sim_rate=4084 (inst/sec) elapsed = 0:0:22:59 / Sat Apr 14 12:30:39 2018
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 5659423 (ipc=55.2) sim_rate=4068 (inst/sec) elapsed = 0:0:23:11 / Sat Apr 14 12:30:51 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 5686477 (ipc=55.2) sim_rate=4053 (inst/sec) elapsed = 0:0:23:23 / Sat Apr 14 12:31:03 2018
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 5718327 (ipc=55.2) sim_rate=4041 (inst/sec) elapsed = 0:0:23:35 / Sat Apr 14 12:31:15 2018
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 5754838 (ipc=55.3) sim_rate=4029 (inst/sec) elapsed = 0:0:23:48 / Sat Apr 14 12:31:28 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5790541 (ipc=55.4) sim_rate=4021 (inst/sec) elapsed = 0:0:24:00 / Sat Apr 14 12:31:40 2018
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 5819578 (ipc=55.4) sim_rate=4007 (inst/sec) elapsed = 0:0:24:12 / Sat Apr 14 12:31:52 2018
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5850099 (ipc=55.5) sim_rate=3993 (inst/sec) elapsed = 0:0:24:25 / Sat Apr 14 12:32:05 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 5880482 (ipc=55.5) sim_rate=3978 (inst/sec) elapsed = 0:0:24:38 / Sat Apr 14 12:32:18 2018
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5916505 (ipc=55.6) sim_rate=3970 (inst/sec) elapsed = 0:0:24:50 / Sat Apr 14 12:32:30 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 5956915 (ipc=55.7) sim_rate=3963 (inst/sec) elapsed = 0:0:25:03 / Sat Apr 14 12:32:43 2018
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 6010354 (ipc=55.9) sim_rate=3964 (inst/sec) elapsed = 0:0:25:16 / Sat Apr 14 12:32:56 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(2,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 6055771 (ipc=56.1) sim_rate=3960 (inst/sec) elapsed = 0:0:25:29 / Sat Apr 14 12:33:09 2018
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 6113062 (ipc=56.3) sim_rate=3964 (inst/sec) elapsed = 0:0:25:42 / Sat Apr 14 12:33:22 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 6171049 (ipc=56.6) sim_rate=3965 (inst/sec) elapsed = 0:0:25:56 / Sat Apr 14 12:33:36 2018
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 6233914 (ipc=56.9) sim_rate=3973 (inst/sec) elapsed = 0:0:26:09 / Sat Apr 14 12:33:49 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(4,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 6298733 (ipc=57.3) sim_rate=3978 (inst/sec) elapsed = 0:0:26:23 / Sat Apr 14 12:34:03 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(7,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6364712 (ipc=57.6) sim_rate=3987 (inst/sec) elapsed = 0:0:26:36 / Sat Apr 14 12:34:16 2018
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 6435350 (ipc=58.0) sim_rate=3997 (inst/sec) elapsed = 0:0:26:50 / Sat Apr 14 12:34:30 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(4,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 6507120 (ipc=58.4) sim_rate=4004 (inst/sec) elapsed = 0:0:27:05 / Sat Apr 14 12:34:45 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 6578735 (ipc=58.7) sim_rate=4013 (inst/sec) elapsed = 0:0:27:19 / Sat Apr 14 12:34:59 2018
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6646121 (ipc=59.1) sim_rate=4020 (inst/sec) elapsed = 0:0:27:33 / Sat Apr 14 12:35:13 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(3,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6721248 (ipc=59.5) sim_rate=4029 (inst/sec) elapsed = 0:0:27:48 / Sat Apr 14 12:35:28 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6791218 (ipc=59.8) sim_rate=4035 (inst/sec) elapsed = 0:0:28:03 / Sat Apr 14 12:35:43 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 6857422 (ipc=60.2) sim_rate=4038 (inst/sec) elapsed = 0:0:28:18 / Sat Apr 14 12:35:58 2018
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 6931428 (ipc=60.5) sim_rate=4046 (inst/sec) elapsed = 0:0:28:33 / Sat Apr 14 12:36:13 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 7004123 (ipc=60.9) sim_rate=4053 (inst/sec) elapsed = 0:0:28:48 / Sat Apr 14 12:36:28 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 7076245 (ipc=61.3) sim_rate=4059 (inst/sec) elapsed = 0:0:29:03 / Sat Apr 14 12:36:43 2018
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 7147807 (ipc=61.6) sim_rate=4063 (inst/sec) elapsed = 0:0:29:19 / Sat Apr 14 12:36:59 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 7221147 (ipc=62.0) sim_rate=4068 (inst/sec) elapsed = 0:0:29:35 / Sat Apr 14 12:37:15 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 7292865 (ipc=62.3) sim_rate=4071 (inst/sec) elapsed = 0:0:29:51 / Sat Apr 14 12:37:31 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7371099 (ipc=62.7) sim_rate=4079 (inst/sec) elapsed = 0:0:30:07 / Sat Apr 14 12:37:47 2018
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7444843 (ipc=63.1) sim_rate=4083 (inst/sec) elapsed = 0:0:30:23 / Sat Apr 14 12:38:03 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 7521084 (ipc=63.5) sim_rate=4087 (inst/sec) elapsed = 0:0:30:40 / Sat Apr 14 12:38:20 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7598499 (ipc=63.9) sim_rate=4091 (inst/sec) elapsed = 0:0:30:57 / Sat Apr 14 12:38:37 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 7673025 (ipc=64.2) sim_rate=4094 (inst/sec) elapsed = 0:0:31:14 / Sat Apr 14 12:38:54 2018
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7747301 (ipc=64.6) sim_rate=4096 (inst/sec) elapsed = 0:0:31:31 / Sat Apr 14 12:39:11 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7826197 (ipc=64.9) sim_rate=4101 (inst/sec) elapsed = 0:0:31:48 / Sat Apr 14 12:39:28 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 7899287 (ipc=65.3) sim_rate=4101 (inst/sec) elapsed = 0:0:32:06 / Sat Apr 14 12:39:46 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 7974159 (ipc=65.6) sim_rate=4101 (inst/sec) elapsed = 0:0:32:24 / Sat Apr 14 12:40:04 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(6,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 8052753 (ipc=66.0) sim_rate=4104 (inst/sec) elapsed = 0:0:32:42 / Sat Apr 14 12:40:22 2018
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 8129043 (ipc=66.4) sim_rate=4105 (inst/sec) elapsed = 0:0:33:00 / Sat Apr 14 12:40:40 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 8198595 (ipc=66.7) sim_rate=4103 (inst/sec) elapsed = 0:0:33:18 / Sat Apr 14 12:40:58 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 8276573 (ipc=67.0) sim_rate=4105 (inst/sec) elapsed = 0:0:33:36 / Sat Apr 14 12:41:16 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(4,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 8353141 (ipc=67.4) sim_rate=4104 (inst/sec) elapsed = 0:0:33:55 / Sat Apr 14 12:41:35 2018
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8427619 (ipc=67.7) sim_rate=4103 (inst/sec) elapsed = 0:0:34:14 / Sat Apr 14 12:41:54 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 8502477 (ipc=68.0) sim_rate=4101 (inst/sec) elapsed = 0:0:34:33 / Sat Apr 14 12:42:13 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8580625 (ipc=68.4) sim_rate=4101 (inst/sec) elapsed = 0:0:34:52 / Sat Apr 14 12:42:32 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(8,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 8660995 (ipc=68.7) sim_rate=4100 (inst/sec) elapsed = 0:0:35:12 / Sat Apr 14 12:42:52 2018
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8733851 (ipc=69.0) sim_rate=4098 (inst/sec) elapsed = 0:0:35:31 / Sat Apr 14 12:43:11 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(6,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8812829 (ipc=69.4) sim_rate=4097 (inst/sec) elapsed = 0:0:35:51 / Sat Apr 14 12:43:31 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 8887229 (ipc=69.7) sim_rate=4093 (inst/sec) elapsed = 0:0:36:11 / Sat Apr 14 12:43:51 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 8960973 (ipc=70.0) sim_rate=4089 (inst/sec) elapsed = 0:0:36:31 / Sat Apr 14 12:44:11 2018
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 9038521 (ipc=70.3) sim_rate=4087 (inst/sec) elapsed = 0:0:36:51 / Sat Apr 14 12:44:31 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 9120357 (ipc=70.7) sim_rate=4086 (inst/sec) elapsed = 0:0:37:12 / Sat Apr 14 12:44:52 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(6,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 9192335 (ipc=71.0) sim_rate=4080 (inst/sec) elapsed = 0:0:37:33 / Sat Apr 14 12:45:13 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 9266713 (ipc=71.3) sim_rate=4076 (inst/sec) elapsed = 0:0:37:53 / Sat Apr 14 12:45:33 2018
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 9333891 (ipc=71.5) sim_rate=4068 (inst/sec) elapsed = 0:0:38:14 / Sat Apr 14 12:45:54 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(6,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 9398525 (ipc=71.7) sim_rate=4059 (inst/sec) elapsed = 0:0:38:35 / Sat Apr 14 12:46:15 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9454007 (ipc=71.9) sim_rate=4045 (inst/sec) elapsed = 0:0:38:57 / Sat Apr 14 12:46:37 2018
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 9513675 (ipc=72.1) sim_rate=4034 (inst/sec) elapsed = 0:0:39:18 / Sat Apr 14 12:46:58 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9576149 (ipc=72.3) sim_rate=4025 (inst/sec) elapsed = 0:0:39:39 / Sat Apr 14 12:47:19 2018
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 9633403 (ipc=72.4) sim_rate=4012 (inst/sec) elapsed = 0:0:40:01 / Sat Apr 14 12:47:41 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 9681669 (ipc=72.5) sim_rate=3995 (inst/sec) elapsed = 0:0:40:23 / Sat Apr 14 12:48:03 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 9748091 (ipc=72.7) sim_rate=3988 (inst/sec) elapsed = 0:0:40:44 / Sat Apr 14 12:48:24 2018
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 9832805 (ipc=73.1) sim_rate=3985 (inst/sec) elapsed = 0:0:41:07 / Sat Apr 14 12:48:47 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(7,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 9948337 (ipc=73.7) sim_rate=3996 (inst/sec) elapsed = 0:0:41:29 / Sat Apr 14 12:49:09 2018
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 10009179 (ipc=73.9) sim_rate=3984 (inst/sec) elapsed = 0:0:41:52 / Sat Apr 14 12:49:32 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 10044383 (ipc=73.9) sim_rate=3963 (inst/sec) elapsed = 0:0:42:14 / Sat Apr 14 12:49:54 2018
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 10088901 (ipc=73.9) sim_rate=3945 (inst/sec) elapsed = 0:0:42:37 / Sat Apr 14 12:50:17 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(2,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 10169034 (ipc=74.2) sim_rate=3943 (inst/sec) elapsed = 0:0:42:59 / Sat Apr 14 12:50:39 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(5,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10258514 (ipc=74.6) sim_rate=3941 (inst/sec) elapsed = 0:0:43:23 / Sat Apr 14 12:51:03 2018
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 10325134 (ipc=74.8) sim_rate=3931 (inst/sec) elapsed = 0:0:43:46 / Sat Apr 14 12:51:26 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10364245 (ipc=74.8) sim_rate=3912 (inst/sec) elapsed = 0:0:44:09 / Sat Apr 14 12:51:49 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10443245 (ipc=75.1) sim_rate=3906 (inst/sec) elapsed = 0:0:44:33 / Sat Apr 14 12:52:13 2018
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 10499563 (ipc=75.3) sim_rate=3893 (inst/sec) elapsed = 0:0:44:57 / Sat Apr 14 12:52:37 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(3,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10605693 (ipc=75.8) sim_rate=3897 (inst/sec) elapsed = 0:0:45:21 / Sat Apr 14 12:53:01 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(6,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 10666019 (ipc=75.9) sim_rate=3884 (inst/sec) elapsed = 0:0:45:46 / Sat Apr 14 12:53:26 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 10736279 (ipc=76.1) sim_rate=3875 (inst/sec) elapsed = 0:0:46:10 / Sat Apr 14 12:53:50 2018
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10796284 (ipc=76.3) sim_rate=3862 (inst/sec) elapsed = 0:0:46:35 / Sat Apr 14 12:54:15 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 10885058 (ipc=76.7) sim_rate=3859 (inst/sec) elapsed = 0:0:47:00 / Sat Apr 14 12:54:40 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 10961120 (ipc=76.9) sim_rate=3852 (inst/sec) elapsed = 0:0:47:25 / Sat Apr 14 12:55:05 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 11065387 (ipc=77.4) sim_rate=3855 (inst/sec) elapsed = 0:0:47:50 / Sat Apr 14 12:55:30 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 11133915 (ipc=77.6) sim_rate=3844 (inst/sec) elapsed = 0:0:48:16 / Sat Apr 14 12:55:56 2018
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11213713 (ipc=77.9) sim_rate=3838 (inst/sec) elapsed = 0:0:48:41 / Sat Apr 14 12:56:21 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(4,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 11325180 (ipc=78.4) sim_rate=3841 (inst/sec) elapsed = 0:0:49:08 / Sat Apr 14 12:56:48 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(8,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11406490 (ipc=78.7) sim_rate=3835 (inst/sec) elapsed = 0:0:49:34 / Sat Apr 14 12:57:14 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11486930 (ipc=78.9) sim_rate=3828 (inst/sec) elapsed = 0:0:50:00 / Sat Apr 14 12:57:40 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(3,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11581200 (ipc=79.3) sim_rate=3825 (inst/sec) elapsed = 0:0:50:27 / Sat Apr 14 12:58:07 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 11661213 (ipc=79.6) sim_rate=3818 (inst/sec) elapsed = 0:0:50:54 / Sat Apr 14 12:58:34 2018
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 11719649 (ipc=79.7) sim_rate=3803 (inst/sec) elapsed = 0:0:51:21 / Sat Apr 14 12:59:01 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11821446 (ipc=80.1) sim_rate=3804 (inst/sec) elapsed = 0:0:51:47 / Sat Apr 14 12:59:27 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(3,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 11907809 (ipc=80.5) sim_rate=3798 (inst/sec) elapsed = 0:0:52:15 / Sat Apr 14 12:59:55 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 11993413 (ipc=80.8) sim_rate=3792 (inst/sec) elapsed = 0:0:52:42 / Sat Apr 14 13:00:22 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 12060635 (ipc=80.9) sim_rate=3781 (inst/sec) elapsed = 0:0:53:09 / Sat Apr 14 13:00:49 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 12140419 (ipc=81.2) sim_rate=3773 (inst/sec) elapsed = 0:0:53:37 / Sat Apr 14 13:01:17 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(4,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 12230487 (ipc=81.5) sim_rate=3769 (inst/sec) elapsed = 0:0:54:05 / Sat Apr 14 13:01:45 2018
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 12308587 (ipc=81.8) sim_rate=3760 (inst/sec) elapsed = 0:0:54:33 / Sat Apr 14 13:02:13 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12386886 (ipc=82.0) sim_rate=3752 (inst/sec) elapsed = 0:0:55:01 / Sat Apr 14 13:02:41 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 12474921 (ipc=82.3) sim_rate=3746 (inst/sec) elapsed = 0:0:55:30 / Sat Apr 14 13:03:10 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12568731 (ipc=82.7) sim_rate=3742 (inst/sec) elapsed = 0:0:55:58 / Sat Apr 14 13:03:38 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(3,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12638568 (ipc=82.9) sim_rate=3731 (inst/sec) elapsed = 0:0:56:27 / Sat Apr 14 13:04:07 2018
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 12724121 (ipc=83.2) sim_rate=3723 (inst/sec) elapsed = 0:0:56:57 / Sat Apr 14 13:04:37 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 12807283 (ipc=83.4) sim_rate=3716 (inst/sec) elapsed = 0:0:57:26 / Sat Apr 14 13:05:06 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(7,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 12907237 (ipc=83.8) sim_rate=3713 (inst/sec) elapsed = 0:0:57:56 / Sat Apr 14 13:05:36 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 12972899 (ipc=84.0) sim_rate=3700 (inst/sec) elapsed = 0:0:58:26 / Sat Apr 14 13:06:06 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 13052314 (ipc=84.2) sim_rate=3691 (inst/sec) elapsed = 0:0:58:56 / Sat Apr 14 13:06:36 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(8,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 13145795 (ipc=84.5) sim_rate=3685 (inst/sec) elapsed = 0:0:59:27 / Sat Apr 14 13:07:07 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(7,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 13231774 (ipc=84.8) sim_rate=3678 (inst/sec) elapsed = 0:0:59:57 / Sat Apr 14 13:07:37 2018
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 13306477 (ipc=85.0) sim_rate=3667 (inst/sec) elapsed = 0:1:00:28 / Sat Apr 14 13:08:08 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(7,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13399955 (ipc=85.4) sim_rate=3662 (inst/sec) elapsed = 0:1:00:59 / Sat Apr 14 13:08:39 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 13489185 (ipc=85.6) sim_rate=3654 (inst/sec) elapsed = 0:1:01:31 / Sat Apr 14 13:09:11 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13559594 (ipc=85.8) sim_rate=3643 (inst/sec) elapsed = 0:1:02:02 / Sat Apr 14 13:09:42 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(8,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 13643073 (ipc=86.1) sim_rate=3634 (inst/sec) elapsed = 0:1:02:34 / Sat Apr 14 13:10:14 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13728109 (ipc=86.3) sim_rate=3626 (inst/sec) elapsed = 0:1:03:06 / Sat Apr 14 13:10:46 2018
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 13808482 (ipc=86.6) sim_rate=3616 (inst/sec) elapsed = 0:1:03:38 / Sat Apr 14 13:11:18 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 13898578 (ipc=86.9) sim_rate=3609 (inst/sec) elapsed = 0:1:04:11 / Sat Apr 14 13:11:51 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 13974211 (ipc=87.1) sim_rate=3597 (inst/sec) elapsed = 0:1:04:44 / Sat Apr 14 13:12:24 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 14060559 (ipc=87.3) sim_rate=3589 (inst/sec) elapsed = 0:1:05:17 / Sat Apr 14 13:12:57 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(3,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 14147277 (ipc=87.6) sim_rate=3581 (inst/sec) elapsed = 0:1:05:50 / Sat Apr 14 13:13:30 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 14227424 (ipc=87.8) sim_rate=3572 (inst/sec) elapsed = 0:1:06:23 / Sat Apr 14 13:14:03 2018
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 14302458 (ipc=88.0) sim_rate=3560 (inst/sec) elapsed = 0:1:06:57 / Sat Apr 14 13:14:37 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(4,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 14378004 (ipc=88.2) sim_rate=3549 (inst/sec) elapsed = 0:1:07:31 / Sat Apr 14 13:15:11 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 14456589 (ipc=88.4) sim_rate=3538 (inst/sec) elapsed = 0:1:08:05 / Sat Apr 14 13:15:45 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(0,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 14549015 (ipc=88.7) sim_rate=3532 (inst/sec) elapsed = 0:1:08:39 / Sat Apr 14 13:16:19 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 14623092 (ipc=88.9) sim_rate=3521 (inst/sec) elapsed = 0:1:09:13 / Sat Apr 14 13:16:53 2018
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 14709509 (ipc=89.1) sim_rate=3512 (inst/sec) elapsed = 0:1:09:48 / Sat Apr 14 13:17:28 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 14785304 (ipc=89.3) sim_rate=3501 (inst/sec) elapsed = 0:1:10:23 / Sat Apr 14 13:18:03 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(2,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 14864152 (ipc=89.5) sim_rate=3490 (inst/sec) elapsed = 0:1:10:59 / Sat Apr 14 13:18:39 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 14935348 (ipc=89.7) sim_rate=3478 (inst/sec) elapsed = 0:1:11:34 / Sat Apr 14 13:19:14 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 15028552 (ipc=90.0) sim_rate=3470 (inst/sec) elapsed = 0:1:12:10 / Sat Apr 14 13:19:50 2018
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 15107748 (ipc=90.2) sim_rate=3461 (inst/sec) elapsed = 0:1:12:45 / Sat Apr 14 13:20:25 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 15194992 (ipc=90.4) sim_rate=3452 (inst/sec) elapsed = 0:1:13:21 / Sat Apr 14 13:21:01 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 15283952 (ipc=90.7) sim_rate=3444 (inst/sec) elapsed = 0:1:13:57 / Sat Apr 14 13:21:37 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 15369061 (ipc=90.9) sim_rate=3435 (inst/sec) elapsed = 0:1:14:33 / Sat Apr 14 13:22:13 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 15453167 (ipc=91.2) sim_rate=3426 (inst/sec) elapsed = 0:1:15:10 / Sat Apr 14 13:22:50 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15523165 (ipc=91.3) sim_rate=3414 (inst/sec) elapsed = 0:1:15:46 / Sat Apr 14 13:23:26 2018
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 15594702 (ipc=91.5) sim_rate=3402 (inst/sec) elapsed = 0:1:16:23 / Sat Apr 14 13:24:03 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(3,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15690750 (ipc=91.8) sim_rate=3396 (inst/sec) elapsed = 0:1:17:00 / Sat Apr 14 13:24:40 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 15771427 (ipc=92.0) sim_rate=3386 (inst/sec) elapsed = 0:1:17:37 / Sat Apr 14 13:25:17 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 15862333 (ipc=92.2) sim_rate=3379 (inst/sec) elapsed = 0:1:18:14 / Sat Apr 14 13:25:54 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 15946735 (ipc=92.4) sim_rate=3369 (inst/sec) elapsed = 0:1:18:52 / Sat Apr 14 13:26:32 2018
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 16014553 (ipc=92.6) sim_rate=3358 (inst/sec) elapsed = 0:1:19:29 / Sat Apr 14 13:27:09 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(8,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 16115584 (ipc=92.9) sim_rate=3352 (inst/sec) elapsed = 0:1:20:07 / Sat Apr 14 13:27:47 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 16198581 (ipc=93.1) sim_rate=3343 (inst/sec) elapsed = 0:1:20:45 / Sat Apr 14 13:28:25 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(8,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 16256907 (ipc=93.2) sim_rate=3328 (inst/sec) elapsed = 0:1:21:24 / Sat Apr 14 13:29:04 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 16359061 (ipc=93.5) sim_rate=3323 (inst/sec) elapsed = 0:1:22:02 / Sat Apr 14 13:29:42 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 16431826 (ipc=93.6) sim_rate=3312 (inst/sec) elapsed = 0:1:22:41 / Sat Apr 14 13:30:21 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16533156 (ipc=93.9) sim_rate=3306 (inst/sec) elapsed = 0:1:23:20 / Sat Apr 14 13:31:00 2018
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 16609716 (ipc=94.1) sim_rate=3295 (inst/sec) elapsed = 0:1:24:00 / Sat Apr 14 13:31:40 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 16706754 (ipc=94.4) sim_rate=3289 (inst/sec) elapsed = 0:1:24:39 / Sat Apr 14 13:32:19 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 16777906 (ipc=94.5) sim_rate=3277 (inst/sec) elapsed = 0:1:25:19 / Sat Apr 14 13:32:59 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 16874467 (ipc=94.8) sim_rate=3270 (inst/sec) elapsed = 0:1:25:59 / Sat Apr 14 13:33:39 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(5,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 16961420 (ipc=95.0) sim_rate=3262 (inst/sec) elapsed = 0:1:26:39 / Sat Apr 14 13:34:19 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 17037963 (ipc=95.2) sim_rate=3251 (inst/sec) elapsed = 0:1:27:20 / Sat Apr 14 13:35:00 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 17120687 (ipc=95.4) sim_rate=3241 (inst/sec) elapsed = 0:1:28:01 / Sat Apr 14 13:35:41 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 17219724 (ipc=95.7) sim_rate=3235 (inst/sec) elapsed = 0:1:28:42 / Sat Apr 14 13:36:22 2018
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 17309640 (ipc=95.9) sim_rate=3227 (inst/sec) elapsed = 0:1:29:23 / Sat Apr 14 13:37:03 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 181000  inst.: 17399072 (ipc=96.1) sim_rate=3219 (inst/sec) elapsed = 0:1:30:05 / Sat Apr 14 13:37:45 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(2,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17487766 (ipc=96.4) sim_rate=3211 (inst/sec) elapsed = 0:1:30:46 / Sat Apr 14 13:38:26 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 17586820 (ipc=96.6) sim_rate=3204 (inst/sec) elapsed = 0:1:31:28 / Sat Apr 14 13:39:08 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 17666080 (ipc=96.8) sim_rate=3194 (inst/sec) elapsed = 0:1:32:10 / Sat Apr 14 13:39:50 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 17761964 (ipc=97.1) sim_rate=3187 (inst/sec) elapsed = 0:1:32:52 / Sat Apr 14 13:40:32 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 17840342 (ipc=97.2) sim_rate=3177 (inst/sec) elapsed = 0:1:33:34 / Sat Apr 14 13:41:14 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(3,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 17940336 (ipc=97.5) sim_rate=3171 (inst/sec) elapsed = 0:1:34:17 / Sat Apr 14 13:41:57 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 18042360 (ipc=97.8) sim_rate=3165 (inst/sec) elapsed = 0:1:34:59 / Sat Apr 14 13:42:39 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(3,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 18124842 (ipc=98.0) sim_rate=3156 (inst/sec) elapsed = 0:1:35:42 / Sat Apr 14 13:43:22 2018
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18212700 (ipc=98.2) sim_rate=3148 (inst/sec) elapsed = 0:1:36:25 / Sat Apr 14 13:44:05 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 18311768 (ipc=98.5) sim_rate=3141 (inst/sec) elapsed = 0:1:37:09 / Sat Apr 14 13:44:49 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(0,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18404423 (ipc=98.7) sim_rate=3134 (inst/sec) elapsed = 0:1:37:52 / Sat Apr 14 13:45:32 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18490931 (ipc=98.9) sim_rate=3125 (inst/sec) elapsed = 0:1:38:36 / Sat Apr 14 13:46:16 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(7,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 18579757 (ipc=99.1) sim_rate=3116 (inst/sec) elapsed = 0:1:39:21 / Sat Apr 14 13:47:01 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 18655157 (ipc=99.2) sim_rate=3106 (inst/sec) elapsed = 0:1:40:05 / Sat Apr 14 13:47:45 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 18766509 (ipc=99.6) sim_rate=3101 (inst/sec) elapsed = 0:1:40:50 / Sat Apr 14 13:48:30 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 18873939 (ipc=99.9) sim_rate=3096 (inst/sec) elapsed = 0:1:41:35 / Sat Apr 14 13:49:15 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(6,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 18946611 (ipc=100.0) sim_rate=3085 (inst/sec) elapsed = 0:1:42:21 / Sat Apr 14 13:50:01 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 19049641 (ipc=100.3) sim_rate=3079 (inst/sec) elapsed = 0:1:43:06 / Sat Apr 14 13:50:46 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 19145483 (ipc=100.5) sim_rate=3072 (inst/sec) elapsed = 0:1:43:52 / Sat Apr 14 13:51:32 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(6,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 19224843 (ipc=100.7) sim_rate=3062 (inst/sec) elapsed = 0:1:44:38 / Sat Apr 14 13:52:18 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(6,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 19323519 (ipc=100.9) sim_rate=3055 (inst/sec) elapsed = 0:1:45:25 / Sat Apr 14 13:53:05 2018
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19409311 (ipc=101.1) sim_rate=3046 (inst/sec) elapsed = 0:1:46:11 / Sat Apr 14 13:53:51 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,3,0) tid=(3,4,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 19524055 (ipc=101.4) sim_rate=3042 (inst/sec) elapsed = 0:1:46:58 / Sat Apr 14 13:54:38 2018
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 19612109 (ipc=101.6) sim_rate=3033 (inst/sec) elapsed = 0:1:47:45 / Sat Apr 14 13:55:25 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 19690543 (ipc=101.8) sim_rate=3023 (inst/sec) elapsed = 0:1:48:32 / Sat Apr 14 13:56:12 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 19787391 (ipc=102.0) sim_rate=3016 (inst/sec) elapsed = 0:1:49:20 / Sat Apr 14 13:57:00 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 19876429 (ipc=102.2) sim_rate=3008 (inst/sec) elapsed = 0:1:50:07 / Sat Apr 14 13:57:47 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 195000  inst.: 19976751 (ipc=102.4) sim_rate=3001 (inst/sec) elapsed = 0:1:50:55 / Sat Apr 14 13:58:35 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20047771 (ipc=102.5) sim_rate=2990 (inst/sec) elapsed = 0:1:51:43 / Sat Apr 14 13:59:23 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20139977 (ipc=102.8) sim_rate=2982 (inst/sec) elapsed = 0:1:52:32 / Sat Apr 14 14:00:12 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 20264327 (ipc=103.1) sim_rate=2979 (inst/sec) elapsed = 0:1:53:21 / Sat Apr 14 14:01:01 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20333143 (ipc=103.2) sim_rate=2968 (inst/sec) elapsed = 0:1:54:09 / Sat Apr 14 14:01:49 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 20423031 (ipc=103.4) sim_rate=2960 (inst/sec) elapsed = 0:1:54:58 / Sat Apr 14 14:02:38 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(6,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 20517735 (ipc=103.6) sim_rate=2953 (inst/sec) elapsed = 0:1:55:48 / Sat Apr 14 14:03:28 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 20630171 (ipc=103.9) sim_rate=2948 (inst/sec) elapsed = 0:1:56:38 / Sat Apr 14 14:04:18 2018
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 20708859 (ipc=104.1) sim_rate=2938 (inst/sec) elapsed = 0:1:57:28 / Sat Apr 14 14:05:08 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 20792145 (ipc=104.2) sim_rate=2929 (inst/sec) elapsed = 0:1:58:18 / Sat Apr 14 14:05:58 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 20910463 (ipc=104.6) sim_rate=2924 (inst/sec) elapsed = 0:1:59:09 / Sat Apr 14 14:06:49 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 20984033 (ipc=104.7) sim_rate=2914 (inst/sec) elapsed = 0:2:00:00 / Sat Apr 14 14:07:40 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 21091921 (ipc=104.9) sim_rate=2908 (inst/sec) elapsed = 0:2:00:53 / Sat Apr 14 14:08:33 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 21183709 (ipc=105.1) sim_rate=2899 (inst/sec) elapsed = 0:2:01:45 / Sat Apr 14 14:09:25 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21267943 (ipc=105.3) sim_rate=2890 (inst/sec) elapsed = 0:2:02:37 / Sat Apr 14 14:10:17 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21383181 (ipc=105.6) sim_rate=2885 (inst/sec) elapsed = 0:2:03:30 / Sat Apr 14 14:11:10 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(5,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 21468565 (ipc=105.8) sim_rate=2877 (inst/sec) elapsed = 0:2:04:22 / Sat Apr 14 14:12:02 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 21558715 (ipc=105.9) sim_rate=2868 (inst/sec) elapsed = 0:2:05:15 / Sat Apr 14 14:12:55 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(8,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 21651425 (ipc=106.1) sim_rate=2860 (inst/sec) elapsed = 0:2:06:09 / Sat Apr 14 14:13:49 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(7,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 21747357 (ipc=106.3) sim_rate=2853 (inst/sec) elapsed = 0:2:07:02 / Sat Apr 14 14:14:42 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(5,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 21832211 (ipc=106.5) sim_rate=2844 (inst/sec) elapsed = 0:2:07:55 / Sat Apr 14 14:15:35 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 21931179 (ipc=106.7) sim_rate=2837 (inst/sec) elapsed = 0:2:08:49 / Sat Apr 14 14:16:29 2018
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 22028121 (ipc=106.9) sim_rate=2830 (inst/sec) elapsed = 0:2:09:43 / Sat Apr 14 14:17:23 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(8,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22131901 (ipc=107.2) sim_rate=2824 (inst/sec) elapsed = 0:2:10:37 / Sat Apr 14 14:18:17 2018
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22215703 (ipc=107.3) sim_rate=2814 (inst/sec) elapsed = 0:2:11:32 / Sat Apr 14 14:19:12 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 22312057 (ipc=107.5) sim_rate=2807 (inst/sec) elapsed = 0:2:12:26 / Sat Apr 14 14:20:06 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22408747 (ipc=107.7) sim_rate=2800 (inst/sec) elapsed = 0:2:13:21 / Sat Apr 14 14:21:01 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(6,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22505299 (ipc=107.9) sim_rate=2793 (inst/sec) elapsed = 0:2:14:15 / Sat Apr 14 14:21:55 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 22608243 (ipc=108.2) sim_rate=2787 (inst/sec) elapsed = 0:2:15:10 / Sat Apr 14 14:22:50 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 22696135 (ipc=108.3) sim_rate=2779 (inst/sec) elapsed = 0:2:16:05 / Sat Apr 14 14:23:45 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 22794189 (ipc=108.5) sim_rate=2772 (inst/sec) elapsed = 0:2:17:01 / Sat Apr 14 14:24:41 2018
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 22893639 (ipc=108.8) sim_rate=2765 (inst/sec) elapsed = 0:2:17:57 / Sat Apr 14 14:25:37 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 22987491 (ipc=108.9) sim_rate=2758 (inst/sec) elapsed = 0:2:18:53 / Sat Apr 14 14:26:33 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 23082421 (ipc=109.1) sim_rate=2751 (inst/sec) elapsed = 0:2:19:48 / Sat Apr 14 14:27:28 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23173601 (ipc=109.3) sim_rate=2744 (inst/sec) elapsed = 0:2:20:44 / Sat Apr 14 14:28:24 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 23272451 (ipc=109.5) sim_rate=2737 (inst/sec) elapsed = 0:2:21:41 / Sat Apr 14 14:29:21 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23379233 (ipc=109.8) sim_rate=2731 (inst/sec) elapsed = 0:2:22:38 / Sat Apr 14 14:30:18 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23455415 (ipc=109.9) sim_rate=2722 (inst/sec) elapsed = 0:2:23:35 / Sat Apr 14 14:31:15 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 23539731 (ipc=110.0) sim_rate=2714 (inst/sec) elapsed = 0:2:24:32 / Sat Apr 14 14:32:12 2018
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 23649263 (ipc=110.3) sim_rate=2708 (inst/sec) elapsed = 0:2:25:30 / Sat Apr 14 14:33:10 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 23765619 (ipc=110.5) sim_rate=2704 (inst/sec) elapsed = 0:2:26:27 / Sat Apr 14 14:34:07 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 23831895 (ipc=110.6) sim_rate=2694 (inst/sec) elapsed = 0:2:27:25 / Sat Apr 14 14:35:05 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(0,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 23929799 (ipc=110.8) sim_rate=2687 (inst/sec) elapsed = 0:2:28:24 / Sat Apr 14 14:36:04 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 24030465 (ipc=111.0) sim_rate=2681 (inst/sec) elapsed = 0:2:29:23 / Sat Apr 14 14:37:03 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 24118475 (ipc=111.1) sim_rate=2673 (inst/sec) elapsed = 0:2:30:22 / Sat Apr 14 14:38:02 2018
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24205687 (ipc=111.3) sim_rate=2665 (inst/sec) elapsed = 0:2:31:21 / Sat Apr 14 14:39:01 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 24290121 (ipc=111.4) sim_rate=2657 (inst/sec) elapsed = 0:2:32:20 / Sat Apr 14 14:40:00 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24407959 (ipc=111.7) sim_rate=2653 (inst/sec) elapsed = 0:2:33:20 / Sat Apr 14 14:41:00 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 24492763 (ipc=111.8) sim_rate=2645 (inst/sec) elapsed = 0:2:34:20 / Sat Apr 14 14:42:00 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 24580311 (ipc=112.0) sim_rate=2637 (inst/sec) elapsed = 0:2:35:21 / Sat Apr 14 14:43:01 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 24667957 (ipc=112.1) sim_rate=2629 (inst/sec) elapsed = 0:2:36:21 / Sat Apr 14 14:44:01 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(6,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24776811 (ipc=112.4) sim_rate=2624 (inst/sec) elapsed = 0:2:37:22 / Sat Apr 14 14:45:02 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 24870589 (ipc=112.5) sim_rate=2617 (inst/sec) elapsed = 0:2:38:22 / Sat Apr 14 14:46:02 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(3,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 24963717 (ipc=112.7) sim_rate=2610 (inst/sec) elapsed = 0:2:39:23 / Sat Apr 14 14:47:03 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 25060335 (ipc=112.9) sim_rate=2603 (inst/sec) elapsed = 0:2:40:25 / Sat Apr 14 14:48:05 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 25157467 (ipc=113.1) sim_rate=2597 (inst/sec) elapsed = 0:2:41:26 / Sat Apr 14 14:49:06 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25257517 (ipc=113.3) sim_rate=2591 (inst/sec) elapsed = 0:2:42:28 / Sat Apr 14 14:50:08 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(7,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 25363235 (ipc=113.5) sim_rate=2585 (inst/sec) elapsed = 0:2:43:30 / Sat Apr 14 14:51:10 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 25475441 (ipc=113.7) sim_rate=2580 (inst/sec) elapsed = 0:2:44:33 / Sat Apr 14 14:52:13 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 25608689 (ipc=114.1) sim_rate=2577 (inst/sec) elapsed = 0:2:45:36 / Sat Apr 14 14:53:16 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 25709883 (ipc=114.3) sim_rate=2571 (inst/sec) elapsed = 0:2:46:39 / Sat Apr 14 14:54:19 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(6,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 25811159 (ipc=114.5) sim_rate=2565 (inst/sec) elapsed = 0:2:47:42 / Sat Apr 14 14:55:22 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 25902645 (ipc=114.6) sim_rate=2558 (inst/sec) elapsed = 0:2:48:45 / Sat Apr 14 14:56:25 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(2,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 26002505 (ipc=114.8) sim_rate=2552 (inst/sec) elapsed = 0:2:49:49 / Sat Apr 14 14:57:29 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 26111355 (ipc=115.0) sim_rate=2546 (inst/sec) elapsed = 0:2:50:53 / Sat Apr 14 14:58:33 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 26185031 (ipc=115.1) sim_rate=2538 (inst/sec) elapsed = 0:2:51:57 / Sat Apr 14 14:59:37 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 26275799 (ipc=115.2) sim_rate=2531 (inst/sec) elapsed = 0:2:53:01 / Sat Apr 14 15:00:41 2018
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 26365667 (ipc=115.4) sim_rate=2523 (inst/sec) elapsed = 0:2:54:06 / Sat Apr 14 15:01:46 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(8,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 26454653 (ipc=115.5) sim_rate=2517 (inst/sec) elapsed = 0:2:55:10 / Sat Apr 14 15:02:50 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(8,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 26547665 (ipc=115.7) sim_rate=2510 (inst/sec) elapsed = 0:2:56:15 / Sat Apr 14 15:03:55 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 26639357 (ipc=115.8) sim_rate=2503 (inst/sec) elapsed = 0:2:57:20 / Sat Apr 14 15:05:00 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 26748767 (ipc=116.0) sim_rate=2498 (inst/sec) elapsed = 0:2:58:26 / Sat Apr 14 15:06:06 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(7,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 26838452 (ipc=116.2) sim_rate=2491 (inst/sec) elapsed = 0:2:59:31 / Sat Apr 14 15:07:11 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(4,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 26927968 (ipc=116.3) sim_rate=2484 (inst/sec) elapsed = 0:3:00:37 / Sat Apr 14 15:08:17 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 27020006 (ipc=116.5) sim_rate=2478 (inst/sec) elapsed = 0:3:01:43 / Sat Apr 14 15:09:23 2018
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 27103536 (ipc=116.6) sim_rate=2470 (inst/sec) elapsed = 0:3:02:50 / Sat Apr 14 15:10:30 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 27192375 (ipc=116.7) sim_rate=2463 (inst/sec) elapsed = 0:3:03:56 / Sat Apr 14 15:11:36 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27265772 (ipc=116.8) sim_rate=2455 (inst/sec) elapsed = 0:3:05:03 / Sat Apr 14 15:12:43 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(7,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 27355007 (ipc=116.9) sim_rate=2448 (inst/sec) elapsed = 0:3:06:10 / Sat Apr 14 15:13:50 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(0,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 27438011 (ipc=117.0) sim_rate=2441 (inst/sec) elapsed = 0:3:07:17 / Sat Apr 14 15:14:57 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 27525525 (ipc=117.1) sim_rate=2435 (inst/sec) elapsed = 0:3:08:24 / Sat Apr 14 15:16:04 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(5,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 27649755 (ipc=117.4) sim_rate=2431 (inst/sec) elapsed = 0:3:09:32 / Sat Apr 14 15:17:12 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(5,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 27744617 (ipc=117.6) sim_rate=2425 (inst/sec) elapsed = 0:3:10:40 / Sat Apr 14 15:18:20 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(6,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 27829923 (ipc=117.7) sim_rate=2418 (inst/sec) elapsed = 0:3:11:49 / Sat Apr 14 15:19:29 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(0,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 27940212 (ipc=117.9) sim_rate=2413 (inst/sec) elapsed = 0:3:12:57 / Sat Apr 14 15:20:37 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(5,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 28035360 (ipc=118.0) sim_rate=2407 (inst/sec) elapsed = 0:3:14:06 / Sat Apr 14 15:21:46 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(8,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 28136370 (ipc=118.2) sim_rate=2401 (inst/sec) elapsed = 0:3:15:15 / Sat Apr 14 15:22:55 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(6,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28239980 (ipc=118.4) sim_rate=2396 (inst/sec) elapsed = 0:3:16:25 / Sat Apr 14 15:24:05 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(8,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 28323160 (ipc=118.5) sim_rate=2389 (inst/sec) elapsed = 0:3:17:35 / Sat Apr 14 15:25:15 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28402539 (ipc=118.6) sim_rate=2381 (inst/sec) elapsed = 0:3:18:44 / Sat Apr 14 15:26:24 2018
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 28467954 (ipc=118.6) sim_rate=2373 (inst/sec) elapsed = 0:3:19:54 / Sat Apr 14 15:27:34 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 28546279 (ipc=118.7) sim_rate=2366 (inst/sec) elapsed = 0:3:21:04 / Sat Apr 14 15:28:44 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 28620191 (ipc=118.8) sim_rate=2358 (inst/sec) elapsed = 0:3:22:14 / Sat Apr 14 15:29:54 2018
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 28678416 (ipc=118.8) sim_rate=2349 (inst/sec) elapsed = 0:3:23:24 / Sat Apr 14 15:31:04 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(8,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 28746947 (ipc=118.8) sim_rate=2342 (inst/sec) elapsed = 0:3:24:34 / Sat Apr 14 15:32:14 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 28827020 (ipc=118.9) sim_rate=2335 (inst/sec) elapsed = 0:3:25:45 / Sat Apr 14 15:33:25 2018
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 28892524 (ipc=118.9) sim_rate=2327 (inst/sec) elapsed = 0:3:26:56 / Sat Apr 14 15:34:36 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 28976077 (ipc=119.0) sim_rate=2320 (inst/sec) elapsed = 0:3:28:07 / Sat Apr 14 15:35:47 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(8,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29054203 (ipc=119.1) sim_rate=2313 (inst/sec) elapsed = 0:3:29:19 / Sat Apr 14 15:36:59 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 29145601 (ipc=119.2) sim_rate=2307 (inst/sec) elapsed = 0:3:30:30 / Sat Apr 14 15:38:10 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 29216933 (ipc=119.3) sim_rate=2300 (inst/sec) elapsed = 0:3:31:42 / Sat Apr 14 15:39:22 2018
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 29288868 (ipc=119.3) sim_rate=2292 (inst/sec) elapsed = 0:3:32:55 / Sat Apr 14 15:40:35 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 246000  inst.: 29358788 (ipc=119.3) sim_rate=2285 (inst/sec) elapsed = 0:3:34:07 / Sat Apr 14 15:41:47 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(7,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 29418397 (ipc=119.3) sim_rate=2276 (inst/sec) elapsed = 0:3:35:20 / Sat Apr 14 15:43:00 2018
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 29483192 (ipc=119.4) sim_rate=2269 (inst/sec) elapsed = 0:3:36:33 / Sat Apr 14 15:44:13 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 29548992 (ipc=119.4) sim_rate=2261 (inst/sec) elapsed = 0:3:37:45 / Sat Apr 14 15:45:25 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(2,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 29607450 (ipc=119.4) sim_rate=2253 (inst/sec) elapsed = 0:3:38:59 / Sat Apr 14 15:46:39 2018
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 29666374 (ipc=119.4) sim_rate=2245 (inst/sec) elapsed = 0:3:40:12 / Sat Apr 14 15:47:52 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(3,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 29717066 (ipc=119.3) sim_rate=2237 (inst/sec) elapsed = 0:3:41:24 / Sat Apr 14 15:49:04 2018
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 29771109 (ipc=119.3) sim_rate=2228 (inst/sec) elapsed = 0:3:42:37 / Sat Apr 14 15:50:17 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(3,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 29826385 (ipc=119.3) sim_rate=2220 (inst/sec) elapsed = 0:3:43:50 / Sat Apr 14 15:51:30 2018
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 29883495 (ipc=119.3) sim_rate=2213 (inst/sec) elapsed = 0:3:45:02 / Sat Apr 14 15:52:42 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 29944228 (ipc=119.3) sim_rate=2205 (inst/sec) elapsed = 0:3:46:15 / Sat Apr 14 15:53:55 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(1,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 30016080 (ipc=119.3) sim_rate=2199 (inst/sec) elapsed = 0:3:47:28 / Sat Apr 14 15:55:08 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 30086059 (ipc=119.4) sim_rate=2192 (inst/sec) elapsed = 0:3:48:42 / Sat Apr 14 15:56:22 2018
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 30141775 (ipc=119.4) sim_rate=2184 (inst/sec) elapsed = 0:3:49:56 / Sat Apr 14 15:57:36 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(5,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30196985 (ipc=119.4) sim_rate=2177 (inst/sec) elapsed = 0:3:51:09 / Sat Apr 14 15:58:49 2018
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 30245921 (ipc=119.3) sim_rate=2169 (inst/sec) elapsed = 0:3:52:23 / Sat Apr 14 16:00:03 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(5,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30297717 (ipc=119.3) sim_rate=2161 (inst/sec) elapsed = 0:3:53:37 / Sat Apr 14 16:01:17 2018
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 30350683 (ipc=119.3) sim_rate=2153 (inst/sec) elapsed = 0:3:54:51 / Sat Apr 14 16:02:31 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30398580 (ipc=119.2) sim_rate=2146 (inst/sec) elapsed = 0:3:56:05 / Sat Apr 14 16:03:45 2018
GPGPU-Sim uArch: cycles simulated: 255500  inst.: 30468372 (ipc=119.2) sim_rate=2139 (inst/sec) elapsed = 0:3:57:20 / Sat Apr 14 16:05:00 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(8,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30543603 (ipc=119.3) sim_rate=2133 (inst/sec) elapsed = 0:3:58:35 / Sat Apr 14 16:06:15 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 30612897 (ipc=119.3) sim_rate=2127 (inst/sec) elapsed = 0:3:59:49 / Sat Apr 14 16:07:29 2018
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 30671117 (ipc=119.3) sim_rate=2120 (inst/sec) elapsed = 0:4:01:05 / Sat Apr 14 16:08:45 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(7,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 257500  inst.: 30716039 (ipc=119.3) sim_rate=2112 (inst/sec) elapsed = 0:4:02:20 / Sat Apr 14 16:10:00 2018
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 30764042 (ipc=119.2) sim_rate=2104 (inst/sec) elapsed = 0:4:03:35 / Sat Apr 14 16:11:15 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(2,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 30812627 (ipc=119.2) sim_rate=2097 (inst/sec) elapsed = 0:4:04:51 / Sat Apr 14 16:12:31 2018
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 30867387 (ipc=119.2) sim_rate=2090 (inst/sec) elapsed = 0:4:06:06 / Sat Apr 14 16:13:46 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(2,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 30921834 (ipc=119.2) sim_rate=2083 (inst/sec) elapsed = 0:4:07:22 / Sat Apr 14 16:15:02 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 30978710 (ipc=119.1) sim_rate=2076 (inst/sec) elapsed = 0:4:08:38 / Sat Apr 14 16:16:18 2018
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 31041132 (ipc=119.2) sim_rate=2070 (inst/sec) elapsed = 0:4:09:54 / Sat Apr 14 16:17:34 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31101997 (ipc=119.2) sim_rate=2063 (inst/sec) elapsed = 0:4:11:10 / Sat Apr 14 16:18:50 2018
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 31166975 (ipc=119.2) sim_rate=2057 (inst/sec) elapsed = 0:4:12:27 / Sat Apr 14 16:20:07 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(5,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31235556 (ipc=119.2) sim_rate=2051 (inst/sec) elapsed = 0:4:13:43 / Sat Apr 14 16:21:23 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 31306092 (ipc=119.3) sim_rate=2046 (inst/sec) elapsed = 0:4:14:59 / Sat Apr 14 16:22:39 2018
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31358532 (ipc=119.2) sim_rate=2039 (inst/sec) elapsed = 0:4:16:15 / Sat Apr 14 16:23:55 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(8,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 31417516 (ipc=119.2) sim_rate=2033 (inst/sec) elapsed = 0:4:17:31 / Sat Apr 14 16:25:11 2018
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 31460673 (ipc=119.2) sim_rate=2026 (inst/sec) elapsed = 0:4:18:47 / Sat Apr 14 16:26:27 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 31507272 (ipc=119.1) sim_rate=2019 (inst/sec) elapsed = 0:4:20:04 / Sat Apr 14 16:27:44 2018
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 31552250 (ipc=119.1) sim_rate=2012 (inst/sec) elapsed = 0:4:21:20 / Sat Apr 14 16:29:00 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(3,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 31601523 (ipc=119.0) sim_rate=2005 (inst/sec) elapsed = 0:4:22:37 / Sat Apr 14 16:30:17 2018
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 31663388 (ipc=119.0) sim_rate=1999 (inst/sec) elapsed = 0:4:23:54 / Sat Apr 14 16:31:34 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 31720490 (ipc=119.0) sim_rate=1993 (inst/sec) elapsed = 0:4:25:11 / Sat Apr 14 16:32:51 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(2,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 31788184 (ipc=119.1) sim_rate=1988 (inst/sec) elapsed = 0:4:26:30 / Sat Apr 14 16:34:10 2018
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 31860992 (ipc=119.1) sim_rate=1982 (inst/sec) elapsed = 0:4:27:48 / Sat Apr 14 16:35:28 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 31924666 (ipc=119.1) sim_rate=1977 (inst/sec) elapsed = 0:4:29:05 / Sat Apr 14 16:36:45 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 31982170 (ipc=119.1) sim_rate=1971 (inst/sec) elapsed = 0:4:30:23 / Sat Apr 14 16:38:03 2018
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 32043526 (ipc=119.1) sim_rate=1965 (inst/sec) elapsed = 0:4:31:40 / Sat Apr 14 16:39:20 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 32103463 (ipc=119.1) sim_rate=1960 (inst/sec) elapsed = 0:4:32:57 / Sat Apr 14 16:40:37 2018
GPGPU-Sim uArch: cycles simulated: 270000  inst.: 32164043 (ipc=119.1) sim_rate=1954 (inst/sec) elapsed = 0:4:34:14 / Sat Apr 14 16:41:54 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 32216937 (ipc=119.1) sim_rate=1948 (inst/sec) elapsed = 0:4:35:31 / Sat Apr 14 16:43:11 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(1,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 32272697 (ipc=119.1) sim_rate=1943 (inst/sec) elapsed = 0:4:36:48 / Sat Apr 14 16:44:28 2018
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32316327 (ipc=119.0) sim_rate=1936 (inst/sec) elapsed = 0:4:38:05 / Sat Apr 14 16:45:45 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 32375039 (ipc=119.0) sim_rate=1931 (inst/sec) elapsed = 0:4:39:22 / Sat Apr 14 16:47:02 2018
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32429107 (ipc=119.0) sim_rate=1925 (inst/sec) elapsed = 0:4:40:40 / Sat Apr 14 16:48:20 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(6,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 32480867 (ipc=119.0) sim_rate=1920 (inst/sec) elapsed = 0:4:41:57 / Sat Apr 14 16:49:37 2018
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32524539 (ipc=118.9) sim_rate=1913 (inst/sec) elapsed = 0:4:43:15 / Sat Apr 14 16:50:55 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(8,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 32570890 (ipc=118.9) sim_rate=1907 (inst/sec) elapsed = 0:4:44:32 / Sat Apr 14 16:52:12 2018
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 32632009 (ipc=118.9) sim_rate=1902 (inst/sec) elapsed = 0:4:45:50 / Sat Apr 14 16:53:30 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(2,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 32692322 (ipc=118.9) sim_rate=1897 (inst/sec) elapsed = 0:4:47:09 / Sat Apr 14 16:54:49 2018
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 32752897 (ipc=118.9) sim_rate=1892 (inst/sec) elapsed = 0:4:48:27 / Sat Apr 14 16:56:07 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(6,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 32829698 (ipc=118.9) sim_rate=1888 (inst/sec) elapsed = 0:4:49:45 / Sat Apr 14 16:57:25 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 32900035 (ipc=119.0) sim_rate=1883 (inst/sec) elapsed = 0:4:51:04 / Sat Apr 14 16:58:44 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(5,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 32973397 (ipc=119.0) sim_rate=1879 (inst/sec) elapsed = 0:4:52:23 / Sat Apr 14 17:00:03 2018
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 33031743 (ipc=119.0) sim_rate=1874 (inst/sec) elapsed = 0:4:53:43 / Sat Apr 14 17:01:23 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 33081854 (ipc=119.0) sim_rate=1868 (inst/sec) elapsed = 0:4:55:02 / Sat Apr 14 17:02:42 2018
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 33141480 (ipc=119.0) sim_rate=1863 (inst/sec) elapsed = 0:4:56:22 / Sat Apr 14 17:04:02 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(4,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 33180908 (ipc=118.9) sim_rate=1857 (inst/sec) elapsed = 0:4:57:41 / Sat Apr 14 17:05:21 2018
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33225580 (ipc=118.9) sim_rate=1852 (inst/sec) elapsed = 0:4:59:00 / Sat Apr 14 17:06:40 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 33277213 (ipc=118.8) sim_rate=1846 (inst/sec) elapsed = 0:5:00:20 / Sat Apr 14 17:08:00 2018
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 33314544 (ipc=118.8) sim_rate=1840 (inst/sec) elapsed = 0:5:01:39 / Sat Apr 14 17:09:19 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(5,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 33357802 (ipc=118.7) sim_rate=1834 (inst/sec) elapsed = 0:5:02:59 / Sat Apr 14 17:10:39 2018
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 33416169 (ipc=118.7) sim_rate=1830 (inst/sec) elapsed = 0:5:04:19 / Sat Apr 14 17:11:59 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 33478526 (ipc=118.7) sim_rate=1825 (inst/sec) elapsed = 0:5:05:39 / Sat Apr 14 17:13:19 2018
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33543159 (ipc=118.7) sim_rate=1821 (inst/sec) elapsed = 0:5:06:59 / Sat Apr 14 17:14:39 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 33609453 (ipc=118.8) sim_rate=1816 (inst/sec) elapsed = 0:5:08:19 / Sat Apr 14 17:15:59 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 33676993 (ipc=118.8) sim_rate=1812 (inst/sec) elapsed = 0:5:09:40 / Sat Apr 14 17:17:20 2018
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 33746202 (ipc=118.8) sim_rate=1808 (inst/sec) elapsed = 0:5:11:01 / Sat Apr 14 17:18:41 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(8,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 33804491 (ipc=118.8) sim_rate=1803 (inst/sec) elapsed = 0:5:12:21 / Sat Apr 14 17:20:01 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(8,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 33858581 (ipc=118.8) sim_rate=1798 (inst/sec) elapsed = 0:5:13:42 / Sat Apr 14 17:21:22 2018
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 33914030 (ipc=118.8) sim_rate=1794 (inst/sec) elapsed = 0:5:15:03 / Sat Apr 14 17:22:43 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 33963561 (ipc=118.8) sim_rate=1789 (inst/sec) elapsed = 0:5:16:24 / Sat Apr 14 17:24:04 2018
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 34014252 (ipc=118.7) sim_rate=1783 (inst/sec) elapsed = 0:5:17:47 / Sat Apr 14 17:25:27 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(3,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 34056128 (ipc=118.7) sim_rate=1778 (inst/sec) elapsed = 0:5:19:09 / Sat Apr 14 17:26:49 2018
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 34102416 (ipc=118.6) sim_rate=1773 (inst/sec) elapsed = 0:5:20:31 / Sat Apr 14 17:28:11 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 34163559 (ipc=118.6) sim_rate=1768 (inst/sec) elapsed = 0:5:21:53 / Sat Apr 14 17:29:33 2018
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 34222555 (ipc=118.6) sim_rate=1764 (inst/sec) elapsed = 0:5:23:16 / Sat Apr 14 17:30:56 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(0,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34283763 (ipc=118.6) sim_rate=1760 (inst/sec) elapsed = 0:5:24:39 / Sat Apr 14 17:32:19 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 289500  inst.: 34353213 (ipc=118.7) sim_rate=1756 (inst/sec) elapsed = 0:5:26:02 / Sat Apr 14 17:33:42 2018
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34421780 (ipc=118.7) sim_rate=1752 (inst/sec) elapsed = 0:5:27:26 / Sat Apr 14 17:35:06 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 290500  inst.: 34486707 (ipc=118.7) sim_rate=1747 (inst/sec) elapsed = 0:5:28:50 / Sat Apr 14 17:36:30 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34555488 (ipc=118.7) sim_rate=1743 (inst/sec) elapsed = 0:5:30:14 / Sat Apr 14 17:37:54 2018
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 34617695 (ipc=118.8) sim_rate=1739 (inst/sec) elapsed = 0:5:31:40 / Sat Apr 14 17:39:20 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 34675640 (ipc=118.8) sim_rate=1735 (inst/sec) elapsed = 0:5:33:04 / Sat Apr 14 17:40:44 2018
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 34725152 (ipc=118.7) sim_rate=1730 (inst/sec) elapsed = 0:5:34:29 / Sat Apr 14 17:42:09 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(4,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 34771178 (ipc=118.7) sim_rate=1725 (inst/sec) elapsed = 0:5:35:53 / Sat Apr 14 17:43:33 2018
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 34819659 (ipc=118.6) sim_rate=1720 (inst/sec) elapsed = 0:5:37:18 / Sat Apr 14 17:44:58 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(7,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 34862147 (ipc=118.6) sim_rate=1715 (inst/sec) elapsed = 0:5:38:43 / Sat Apr 14 17:46:23 2018
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 34915107 (ipc=118.6) sim_rate=1710 (inst/sec) elapsed = 0:5:40:07 / Sat Apr 14 17:47:47 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 34976051 (ipc=118.6) sim_rate=1706 (inst/sec) elapsed = 0:5:41:32 / Sat Apr 14 17:49:12 2018
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 35030135 (ipc=118.5) sim_rate=1702 (inst/sec) elapsed = 0:5:42:58 / Sat Apr 14 17:50:38 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 35101322 (ipc=118.6) sim_rate=1698 (inst/sec) elapsed = 0:5:44:24 / Sat Apr 14 17:52:04 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(2,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35158754 (ipc=118.6) sim_rate=1694 (inst/sec) elapsed = 0:5:45:50 / Sat Apr 14 17:53:30 2018
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 35224491 (ipc=118.6) sim_rate=1690 (inst/sec) elapsed = 0:5:47:17 / Sat Apr 14 17:54:57 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35305579 (ipc=118.7) sim_rate=1687 (inst/sec) elapsed = 0:5:48:43 / Sat Apr 14 17:56:23 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 35378826 (ipc=118.7) sim_rate=1683 (inst/sec) elapsed = 0:5:50:10 / Sat Apr 14 17:57:50 2018
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35437181 (ipc=118.7) sim_rate=1679 (inst/sec) elapsed = 0:5:51:37 / Sat Apr 14 17:59:17 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 35485063 (ipc=118.7) sim_rate=1675 (inst/sec) elapsed = 0:5:53:05 / Sat Apr 14 18:00:45 2018
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 35530508 (ipc=118.6) sim_rate=1670 (inst/sec) elapsed = 0:5:54:32 / Sat Apr 14 18:02:12 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(3,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 35586113 (ipc=118.6) sim_rate=1666 (inst/sec) elapsed = 0:5:55:59 / Sat Apr 14 18:03:39 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 35640394 (ipc=118.6) sim_rate=1661 (inst/sec) elapsed = 0:5:57:26 / Sat Apr 14 18:05:06 2018
GPGPU-Sim uArch: cycles simulated: 301000  inst.: 35689883 (ipc=118.6) sim_rate=1657 (inst/sec) elapsed = 0:5:58:52 / Sat Apr 14 18:06:32 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 35741537 (ipc=118.5) sim_rate=1653 (inst/sec) elapsed = 0:6:00:20 / Sat Apr 14 18:08:00 2018
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 35800616 (ipc=118.5) sim_rate=1649 (inst/sec) elapsed = 0:6:01:47 / Sat Apr 14 18:09:27 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 35860268 (ipc=118.5) sim_rate=1645 (inst/sec) elapsed = 0:6:03:13 / Sat Apr 14 18:10:53 2018
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 35917032 (ipc=118.5) sim_rate=1641 (inst/sec) elapsed = 0:6:04:41 / Sat Apr 14 18:12:21 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 35982856 (ipc=118.6) sim_rate=1637 (inst/sec) elapsed = 0:6:06:09 / Sat Apr 14 18:13:49 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 304000  inst.: 36038058 (ipc=118.5) sim_rate=1633 (inst/sec) elapsed = 0:6:07:37 / Sat Apr 14 18:15:17 2018
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 36086201 (ipc=118.5) sim_rate=1629 (inst/sec) elapsed = 0:6:09:06 / Sat Apr 14 18:16:46 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 36136268 (ipc=118.5) sim_rate=1625 (inst/sec) elapsed = 0:6:10:35 / Sat Apr 14 18:18:15 2018
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 36182052 (ipc=118.4) sim_rate=1620 (inst/sec) elapsed = 0:6:12:04 / Sat Apr 14 18:19:44 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 36237995 (ipc=118.4) sim_rate=1616 (inst/sec) elapsed = 0:6:13:32 / Sat Apr 14 18:21:12 2018
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 36301893 (ipc=118.4) sim_rate=1613 (inst/sec) elapsed = 0:6:15:00 / Sat Apr 14 18:22:40 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 36370470 (ipc=118.5) sim_rate=1610 (inst/sec) elapsed = 0:6:16:29 / Sat Apr 14 18:24:09 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 36435787 (ipc=118.5) sim_rate=1606 (inst/sec) elapsed = 0:6:17:59 / Sat Apr 14 18:25:39 2018
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 36502687 (ipc=118.5) sim_rate=1603 (inst/sec) elapsed = 0:6:19:28 / Sat Apr 14 18:27:08 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(7,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 36574325 (ipc=118.6) sim_rate=1600 (inst/sec) elapsed = 0:6:20:58 / Sat Apr 14 18:28:38 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 36633410 (ipc=118.6) sim_rate=1596 (inst/sec) elapsed = 0:6:22:28 / Sat Apr 14 18:30:08 2018
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 36689504 (ipc=118.5) sim_rate=1592 (inst/sec) elapsed = 0:6:23:58 / Sat Apr 14 18:31:38 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 36737906 (ipc=118.5) sim_rate=1588 (inst/sec) elapsed = 0:6:25:28 / Sat Apr 14 18:33:08 2018
GPGPU-Sim uArch: cycles simulated: 310500  inst.: 36790651 (ipc=118.5) sim_rate=1584 (inst/sec) elapsed = 0:6:26:55 / Sat Apr 14 18:34:35 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 36828959 (ipc=118.4) sim_rate=1580 (inst/sec) elapsed = 0:6:28:23 / Sat Apr 14 18:36:03 2018
GPGPU-Sim uArch: cycles simulated: 311500  inst.: 36878321 (ipc=118.4) sim_rate=1576 (inst/sec) elapsed = 0:6:29:51 / Sat Apr 14 18:37:31 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 36933935 (ipc=118.4) sim_rate=1573 (inst/sec) elapsed = 0:6:31:19 / Sat Apr 14 18:38:59 2018
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 36993661 (ipc=118.4) sim_rate=1569 (inst/sec) elapsed = 0:6:32:49 / Sat Apr 14 18:40:29 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(6,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37062836 (ipc=118.4) sim_rate=1566 (inst/sec) elapsed = 0:6:34:20 / Sat Apr 14 18:42:00 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(3,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 37134756 (ipc=118.5) sim_rate=1563 (inst/sec) elapsed = 0:6:35:50 / Sat Apr 14 18:43:30 2018
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37193900 (ipc=118.5) sim_rate=1560 (inst/sec) elapsed = 0:6:37:20 / Sat Apr 14 18:45:00 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(8,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 314500  inst.: 37256767 (ipc=118.5) sim_rate=1556 (inst/sec) elapsed = 0:6:38:49 / Sat Apr 14 18:46:29 2018
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37314228 (ipc=118.5) sim_rate=1553 (inst/sec) elapsed = 0:6:40:18 / Sat Apr 14 18:47:58 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(8,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 315500  inst.: 37362583 (ipc=118.4) sim_rate=1549 (inst/sec) elapsed = 0:6:41:47 / Sat Apr 14 18:49:27 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 37425624 (ipc=118.4) sim_rate=1546 (inst/sec) elapsed = 0:6:43:16 / Sat Apr 14 18:50:56 2018
GPGPU-Sim uArch: cycles simulated: 316500  inst.: 37481711 (ipc=118.4) sim_rate=1543 (inst/sec) elapsed = 0:6:44:45 / Sat Apr 14 18:52:25 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(1,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 37542863 (ipc=118.4) sim_rate=1540 (inst/sec) elapsed = 0:6:46:14 / Sat Apr 14 18:53:54 2018
GPGPU-Sim uArch: cycles simulated: 317500  inst.: 37598475 (ipc=118.4) sim_rate=1536 (inst/sec) elapsed = 0:6:47:44 / Sat Apr 14 18:55:24 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(5,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 37654943 (ipc=118.4) sim_rate=1533 (inst/sec) elapsed = 0:6:49:14 / Sat Apr 14 18:56:54 2018
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 37702101 (ipc=118.4) sim_rate=1529 (inst/sec) elapsed = 0:6:50:44 / Sat Apr 14 18:58:24 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 37767462 (ipc=118.4) sim_rate=1526 (inst/sec) elapsed = 0:6:52:14 / Sat Apr 14 18:59:54 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(5,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 37833498 (ipc=118.4) sim_rate=1524 (inst/sec) elapsed = 0:6:53:45 / Sat Apr 14 19:01:25 2018
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 37891639 (ipc=118.4) sim_rate=1520 (inst/sec) elapsed = 0:6:55:17 / Sat Apr 14 19:02:57 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(4,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 37968071 (ipc=118.5) sim_rate=1518 (inst/sec) elapsed = 0:6:56:50 / Sat Apr 14 19:04:30 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(6,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 38033405 (ipc=118.5) sim_rate=1515 (inst/sec) elapsed = 0:6:58:22 / Sat Apr 14 19:06:02 2018
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 38080593 (ipc=118.4) sim_rate=1511 (inst/sec) elapsed = 0:6:59:55 / Sat Apr 14 19:07:35 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(2,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 38138670 (ipc=118.4) sim_rate=1508 (inst/sec) elapsed = 0:7:01:27 / Sat Apr 14 19:09:07 2018
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 38197333 (ipc=118.4) sim_rate=1505 (inst/sec) elapsed = 0:7:03:00 / Sat Apr 14 19:10:40 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 38264414 (ipc=118.5) sim_rate=1502 (inst/sec) elapsed = 0:7:04:33 / Sat Apr 14 19:12:13 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(3,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38322724 (ipc=118.5) sim_rate=1499 (inst/sec) elapsed = 0:7:06:05 / Sat Apr 14 19:13:45 2018
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 38382873 (ipc=118.5) sim_rate=1495 (inst/sec) elapsed = 0:7:07:38 / Sat Apr 14 19:15:18 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 38443413 (ipc=118.5) sim_rate=1492 (inst/sec) elapsed = 0:7:09:11 / Sat Apr 14 19:16:51 2018
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 38508177 (ipc=118.5) sim_rate=1490 (inst/sec) elapsed = 0:7:10:43 / Sat Apr 14 19:18:23 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 38575097 (ipc=118.5) sim_rate=1487 (inst/sec) elapsed = 0:7:12:16 / Sat Apr 14 19:19:56 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 38637776 (ipc=118.5) sim_rate=1484 (inst/sec) elapsed = 0:7:13:50 / Sat Apr 14 19:21:30 2018
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 38704613 (ipc=118.5) sim_rate=1481 (inst/sec) elapsed = 0:7:15:24 / Sat Apr 14 19:23:04 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(1,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 38768647 (ipc=118.6) sim_rate=1478 (inst/sec) elapsed = 0:7:16:57 / Sat Apr 14 19:24:37 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(7,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 38822811 (ipc=118.5) sim_rate=1475 (inst/sec) elapsed = 0:7:18:30 / Sat Apr 14 19:26:10 2018
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 38874322 (ipc=118.5) sim_rate=1472 (inst/sec) elapsed = 0:7:20:04 / Sat Apr 14 19:27:44 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(5,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 38926722 (ipc=118.5) sim_rate=1469 (inst/sec) elapsed = 0:7:21:38 / Sat Apr 14 19:29:18 2018
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 38985981 (ipc=118.5) sim_rate=1466 (inst/sec) elapsed = 0:7:23:12 / Sat Apr 14 19:30:52 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 329500  inst.: 39060960 (ipc=118.5) sim_rate=1463 (inst/sec) elapsed = 0:7:24:46 / Sat Apr 14 19:32:26 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(6,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 39124138 (ipc=118.6) sim_rate=1460 (inst/sec) elapsed = 0:7:26:21 / Sat Apr 14 19:34:01 2018
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 39200018 (ipc=118.6) sim_rate=1458 (inst/sec) elapsed = 0:7:27:57 / Sat Apr 14 19:35:37 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 39260393 (ipc=118.6) sim_rate=1455 (inst/sec) elapsed = 0:7:29:32 / Sat Apr 14 19:37:12 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 39309486 (ipc=118.6) sim_rate=1452 (inst/sec) elapsed = 0:7:31:06 / Sat Apr 14 19:38:46 2018
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 39355547 (ipc=118.5) sim_rate=1448 (inst/sec) elapsed = 0:7:32:41 / Sat Apr 14 19:40:21 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 332500  inst.: 39408374 (ipc=118.5) sim_rate=1445 (inst/sec) elapsed = 0:7:34:17 / Sat Apr 14 19:41:57 2018
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 39464329 (ipc=118.5) sim_rate=1442 (inst/sec) elapsed = 0:7:35:54 / Sat Apr 14 19:43:34 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 39523309 (ipc=118.5) sim_rate=1439 (inst/sec) elapsed = 0:7:37:31 / Sat Apr 14 19:45:11 2018
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 39578189 (ipc=118.5) sim_rate=1436 (inst/sec) elapsed = 0:7:39:07 / Sat Apr 14 19:46:47 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 39634967 (ipc=118.5) sim_rate=1433 (inst/sec) elapsed = 0:7:40:42 / Sat Apr 14 19:48:22 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(8,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 39706485 (ipc=118.5) sim_rate=1431 (inst/sec) elapsed = 0:7:42:18 / Sat Apr 14 19:49:58 2018
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 39781377 (ipc=118.6) sim_rate=1429 (inst/sec) elapsed = 0:7:43:53 / Sat Apr 14 19:51:33 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 39858810 (ipc=118.6) sim_rate=1427 (inst/sec) elapsed = 0:7:45:30 / Sat Apr 14 19:53:10 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 39941689 (ipc=118.7) sim_rate=1425 (inst/sec) elapsed = 0:7:47:06 / Sat Apr 14 19:54:46 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(8,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 337000  inst.: 40004606 (ipc=118.7) sim_rate=1422 (inst/sec) elapsed = 0:7:48:43 / Sat Apr 14 19:56:23 2018
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 40058704 (ipc=118.7) sim_rate=1419 (inst/sec) elapsed = 0:7:50:30 / Sat Apr 14 19:58:10 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 40117655 (ipc=118.7) sim_rate=1415 (inst/sec) elapsed = 0:7:52:30 / Sat Apr 14 20:00:10 2018
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 40165755 (ipc=118.7) sim_rate=1410 (inst/sec) elapsed = 0:7:54:31 / Sat Apr 14 20:02:11 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(8,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 40207160 (ipc=118.6) sim_rate=1407 (inst/sec) elapsed = 0:7:56:12 / Sat Apr 14 20:03:52 2018
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 40268334 (ipc=118.6) sim_rate=1404 (inst/sec) elapsed = 0:7:57:59 / Sat Apr 14 20:05:39 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 40333875 (ipc=118.6) sim_rate=1400 (inst/sec) elapsed = 0:7:59:58 / Sat Apr 14 20:07:38 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40398194 (ipc=118.6) sim_rate=1396 (inst/sec) elapsed = 0:8:01:59 / Sat Apr 14 20:09:39 2018
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 40465049 (ipc=118.7) sim_rate=1393 (inst/sec) elapsed = 0:8:04:03 / Sat Apr 14 20:11:43 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(2,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 40524171 (ipc=118.7) sim_rate=1389 (inst/sec) elapsed = 0:8:06:05 / Sat Apr 14 20:13:45 2018
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 40576697 (ipc=118.6) sim_rate=1386 (inst/sec) elapsed = 0:8:07:43 / Sat Apr 14 20:15:23 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 40639024 (ipc=118.7) sim_rate=1384 (inst/sec) elapsed = 0:8:09:20 / Sat Apr 14 20:17:00 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 40709425 (ipc=118.7) sim_rate=1381 (inst/sec) elapsed = 0:8:10:57 / Sat Apr 14 20:18:37 2018
GPGPU-Sim uArch: cycles simulated: 343500  inst.: 40781690 (ipc=118.7) sim_rate=1379 (inst/sec) elapsed = 0:8:12:34 / Sat Apr 14 20:20:14 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 40854468 (ipc=118.8) sim_rate=1377 (inst/sec) elapsed = 0:8:14:10 / Sat Apr 14 20:21:50 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 40915410 (ipc=118.8) sim_rate=1375 (inst/sec) elapsed = 0:8:15:46 / Sat Apr 14 20:23:26 2018
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 40977934 (ipc=118.8) sim_rate=1373 (inst/sec) elapsed = 0:8:17:22 / Sat Apr 14 20:25:02 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(1,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 345500  inst.: 41029216 (ipc=118.8) sim_rate=1370 (inst/sec) elapsed = 0:8:18:59 / Sat Apr 14 20:26:39 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(1,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 41092630 (ipc=118.8) sim_rate=1368 (inst/sec) elapsed = 0:8:20:36 / Sat Apr 14 20:28:16 2018
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 41164068 (ipc=118.8) sim_rate=1366 (inst/sec) elapsed = 0:8:22:13 / Sat Apr 14 20:29:53 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 41227533 (ipc=118.8) sim_rate=1363 (inst/sec) elapsed = 0:8:23:51 / Sat Apr 14 20:31:31 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 41295285 (ipc=118.8) sim_rate=1361 (inst/sec) elapsed = 0:8:25:30 / Sat Apr 14 20:33:10 2018
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 41355714 (ipc=118.8) sim_rate=1359 (inst/sec) elapsed = 0:8:27:08 / Sat Apr 14 20:34:48 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 41413339 (ipc=118.8) sim_rate=1356 (inst/sec) elapsed = 0:8:28:46 / Sat Apr 14 20:36:26 2018
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 41477427 (ipc=118.8) sim_rate=1354 (inst/sec) elapsed = 0:8:30:23 / Sat Apr 14 20:38:03 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 41538465 (ipc=118.9) sim_rate=1352 (inst/sec) elapsed = 0:8:32:01 / Sat Apr 14 20:39:41 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(6,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 41600256 (ipc=118.9) sim_rate=1349 (inst/sec) elapsed = 0:8:33:39 / Sat Apr 14 20:41:19 2018
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 41658543 (ipc=118.9) sim_rate=1347 (inst/sec) elapsed = 0:8:35:18 / Sat Apr 14 20:42:58 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(5,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 41711177 (ipc=118.8) sim_rate=1344 (inst/sec) elapsed = 0:8:36:56 / Sat Apr 14 20:44:36 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 41782046 (ipc=118.9) sim_rate=1342 (inst/sec) elapsed = 0:8:38:34 / Sat Apr 14 20:46:14 2018
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 41843245 (ipc=118.9) sim_rate=1340 (inst/sec) elapsed = 0:8:40:13 / Sat Apr 14 20:47:53 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 41898527 (ipc=118.9) sim_rate=1338 (inst/sec) elapsed = 0:8:41:52 / Sat Apr 14 20:49:32 2018
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 41963336 (ipc=118.9) sim_rate=1335 (inst/sec) elapsed = 0:8:43:30 / Sat Apr 14 20:51:10 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(4,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 353500  inst.: 42034997 (ipc=118.9) sim_rate=1334 (inst/sec) elapsed = 0:8:45:09 / Sat Apr 14 20:52:49 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(6,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42108646 (ipc=119.0) sim_rate=1332 (inst/sec) elapsed = 0:8:46:49 / Sat Apr 14 20:54:29 2018
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 42168489 (ipc=119.0) sim_rate=1329 (inst/sec) elapsed = 0:8:48:28 / Sat Apr 14 20:56:08 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(5,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 42214187 (ipc=118.9) sim_rate=1327 (inst/sec) elapsed = 0:8:50:08 / Sat Apr 14 20:57:48 2018
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 42266397 (ipc=118.9) sim_rate=1324 (inst/sec) elapsed = 0:8:51:48 / Sat Apr 14 20:59:28 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 42318119 (ipc=118.9) sim_rate=1322 (inst/sec) elapsed = 0:8:53:28 / Sat Apr 14 21:01:08 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 42373358 (ipc=118.9) sim_rate=1319 (inst/sec) elapsed = 0:8:55:07 / Sat Apr 14 21:02:47 2018
GPGPU-Sim uArch: cycles simulated: 357000  inst.: 42428377 (ipc=118.8) sim_rate=1317 (inst/sec) elapsed = 0:8:56:48 / Sat Apr 14 21:04:28 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 42490304 (ipc=118.9) sim_rate=1315 (inst/sec) elapsed = 0:8:58:28 / Sat Apr 14 21:06:08 2018
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 42546197 (ipc=118.8) sim_rate=1312 (inst/sec) elapsed = 0:9:00:08 / Sat Apr 14 21:07:48 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(6,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 42604694 (ipc=118.8) sim_rate=1310 (inst/sec) elapsed = 0:9:01:49 / Sat Apr 14 21:09:29 2018
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 42671038 (ipc=118.9) sim_rate=1308 (inst/sec) elapsed = 0:9:03:29 / Sat Apr 14 21:11:09 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 42735407 (ipc=118.9) sim_rate=1306 (inst/sec) elapsed = 0:9:05:10 / Sat Apr 14 21:12:50 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 42801957 (ipc=118.9) sim_rate=1304 (inst/sec) elapsed = 0:9:06:51 / Sat Apr 14 21:14:31 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(6,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 42873516 (ipc=118.9) sim_rate=1302 (inst/sec) elapsed = 0:9:08:32 / Sat Apr 14 21:16:12 2018
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 42939319 (ipc=118.9) sim_rate=1300 (inst/sec) elapsed = 0:9:10:13 / Sat Apr 14 21:17:53 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(1,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 43004045 (ipc=119.0) sim_rate=1298 (inst/sec) elapsed = 0:9:11:55 / Sat Apr 14 21:19:35 2018
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43058219 (ipc=118.9) sim_rate=1296 (inst/sec) elapsed = 0:9:13:37 / Sat Apr 14 21:21:17 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 43108441 (ipc=118.9) sim_rate=1293 (inst/sec) elapsed = 0:9:15:18 / Sat Apr 14 21:22:58 2018
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43162137 (ipc=118.9) sim_rate=1291 (inst/sec) elapsed = 0:9:17:01 / Sat Apr 14 21:24:41 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 363500  inst.: 43209058 (ipc=118.9) sim_rate=1288 (inst/sec) elapsed = 0:9:18:44 / Sat Apr 14 21:26:24 2018
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43248308 (ipc=118.8) sim_rate=1286 (inst/sec) elapsed = 0:9:20:26 / Sat Apr 14 21:28:06 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 43313471 (ipc=118.8) sim_rate=1284 (inst/sec) elapsed = 0:9:22:09 / Sat Apr 14 21:29:49 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(7,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 43387008 (ipc=118.9) sim_rate=1282 (inst/sec) elapsed = 0:9:23:53 / Sat Apr 14 21:31:33 2018
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 43447586 (ipc=118.9) sim_rate=1280 (inst/sec) elapsed = 0:9:25:37 / Sat Apr 14 21:33:17 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(7,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 43507349 (ipc=118.9) sim_rate=1278 (inst/sec) elapsed = 0:9:27:22 / Sat Apr 14 21:35:02 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(6,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 43578078 (ipc=118.9) sim_rate=1276 (inst/sec) elapsed = 0:9:29:07 / Sat Apr 14 21:36:47 2018
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 43648586 (ipc=118.9) sim_rate=1274 (inst/sec) elapsed = 0:9:30:51 / Sat Apr 14 21:38:31 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(8,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 43729951 (ipc=119.0) sim_rate=1272 (inst/sec) elapsed = 0:9:32:35 / Sat Apr 14 21:40:15 2018
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(1,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 43795320 (ipc=119.0) sim_rate=1270 (inst/sec) elapsed = 0:9:34:20 / Sat Apr 14 21:42:00 2018
GPGPU-Sim uArch: cycles simulated: 368500  inst.: 43847716 (ipc=119.0) sim_rate=1268 (inst/sec) elapsed = 0:9:36:06 / Sat Apr 14 21:43:46 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 43904064 (ipc=119.0) sim_rate=1266 (inst/sec) elapsed = 0:9:37:51 / Sat Apr 14 21:45:31 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(7,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 43964192 (ipc=119.0) sim_rate=1263 (inst/sec) elapsed = 0:9:39:44 / Sat Apr 14 21:47:24 2018
GPGPU-Sim uArch: cycles simulated: 370000  inst.: 44017219 (ipc=119.0) sim_rate=1260 (inst/sec) elapsed = 0:9:41:57 / Sat Apr 14 21:49:37 2018
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(1,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44078481 (ipc=119.0) sim_rate=1257 (inst/sec) elapsed = 0:9:44:16 / Sat Apr 14 21:51:56 2018
GPGPU-Sim uArch: cycles simulated: 371000  inst.: 44137478 (ipc=119.0) sim_rate=1254 (inst/sec) elapsed = 0:9:46:34 / Sat Apr 14 21:54:14 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(8,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44195968 (ipc=119.0) sim_rate=1250 (inst/sec) elapsed = 0:9:48:52 / Sat Apr 14 21:56:32 2018
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 44246322 (ipc=118.9) sim_rate=1247 (inst/sec) elapsed = 0:9:51:09 / Sat Apr 14 21:58:49 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(4,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 44296792 (ipc=118.9) sim_rate=1244 (inst/sec) elapsed = 0:9:53:25 / Sat Apr 14 22:01:05 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 44364850 (ipc=118.9) sim_rate=1241 (inst/sec) elapsed = 0:9:55:41 / Sat Apr 14 22:03:21 2018
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 44444399 (ipc=119.0) sim_rate=1238 (inst/sec) elapsed = 0:9:57:58 / Sat Apr 14 22:05:38 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 44518407 (ipc=119.0) sim_rate=1236 (inst/sec) elapsed = 0:9:59:52 / Sat Apr 14 22:07:32 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(6,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 44587145 (ipc=119.1) sim_rate=1235 (inst/sec) elapsed = 0:10:01:37 / Sat Apr 14 22:09:17 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(7,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 44658446 (ipc=119.1) sim_rate=1233 (inst/sec) elapsed = 0:10:03:22 / Sat Apr 14 22:11:02 2018
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 44724610 (ipc=119.1) sim_rate=1231 (inst/sec) elapsed = 0:10:05:08 / Sat Apr 14 22:12:48 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 44785479 (ipc=119.1) sim_rate=1229 (inst/sec) elapsed = 0:10:06:55 / Sat Apr 14 22:14:35 2018
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 44846487 (ipc=119.1) sim_rate=1227 (inst/sec) elapsed = 0:10:08:42 / Sat Apr 14 22:16:22 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 44895185 (ipc=119.1) sim_rate=1225 (inst/sec) elapsed = 0:10:10:29 / Sat Apr 14 22:18:09 2018
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 44944008 (ipc=119.1) sim_rate=1223 (inst/sec) elapsed = 0:10:12:15 / Sat Apr 14 22:19:55 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 44999722 (ipc=119.0) sim_rate=1221 (inst/sec) elapsed = 0:10:14:00 / Sat Apr 14 22:21:40 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(0,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 378500  inst.: 45063744 (ipc=119.1) sim_rate=1219 (inst/sec) elapsed = 0:10:15:47 / Sat Apr 14 22:23:27 2018
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45135021 (ipc=119.1) sim_rate=1218 (inst/sec) elapsed = 0:10:17:33 / Sat Apr 14 22:25:13 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 45204745 (ipc=119.1) sim_rate=1216 (inst/sec) elapsed = 0:10:19:20 / Sat Apr 14 22:27:00 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(0,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45278011 (ipc=119.2) sim_rate=1214 (inst/sec) elapsed = 0:10:21:07 / Sat Apr 14 22:28:47 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 380500  inst.: 45349356 (ipc=119.2) sim_rate=1213 (inst/sec) elapsed = 0:10:23:05 / Sat Apr 14 22:30:45 2018
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 45419660 (ipc=119.2) sim_rate=1210 (inst/sec) elapsed = 0:10:25:21 / Sat Apr 14 22:33:01 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(5,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 45483805 (ipc=119.2) sim_rate=1207 (inst/sec) elapsed = 0:10:27:35 / Sat Apr 14 22:35:15 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 45553375 (ipc=119.2) sim_rate=1205 (inst/sec) elapsed = 0:10:29:47 / Sat Apr 14 22:37:27 2018
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 45598933 (ipc=119.2) sim_rate=1203 (inst/sec) elapsed = 0:10:31:37 / Sat Apr 14 22:39:17 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(0,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 383000  inst.: 45659175 (ipc=119.2) sim_rate=1201 (inst/sec) elapsed = 0:10:33:28 / Sat Apr 14 22:41:08 2018
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 45712135 (ipc=119.2) sim_rate=1199 (inst/sec) elapsed = 0:10:35:19 / Sat Apr 14 22:42:59 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(3,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 384000  inst.: 45768033 (ipc=119.2) sim_rate=1197 (inst/sec) elapsed = 0:10:37:08 / Sat Apr 14 22:44:48 2018
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 45832253 (ipc=119.2) sim_rate=1195 (inst/sec) elapsed = 0:10:39:12 / Sat Apr 14 22:46:52 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(3,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 45893023 (ipc=119.2) sim_rate=1192 (inst/sec) elapsed = 0:10:41:26 / Sat Apr 14 22:49:06 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(3,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 45966551 (ipc=119.2) sim_rate=1190 (inst/sec) elapsed = 0:10:43:41 / Sat Apr 14 22:51:21 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(3,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 46048984 (ipc=119.3) sim_rate=1188 (inst/sec) elapsed = 0:10:45:54 / Sat Apr 14 22:53:34 2018
GPGPU-Sim uArch: cycles simulated: 386500  inst.: 46118141 (ipc=119.3) sim_rate=1185 (inst/sec) elapsed = 0:10:48:10 / Sat Apr 14 22:55:50 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46186396 (ipc=119.3) sim_rate=1183 (inst/sec) elapsed = 0:10:50:19 / Sat Apr 14 22:57:59 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 387500  inst.: 46255197 (ipc=119.4) sim_rate=1181 (inst/sec) elapsed = 0:10:52:36 / Sat Apr 14 23:00:16 2018
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46317732 (ipc=119.4) sim_rate=1178 (inst/sec) elapsed = 0:10:54:51 / Sat Apr 14 23:02:31 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 388500  inst.: 46378586 (ipc=119.4) sim_rate=1176 (inst/sec) elapsed = 0:10:57:07 / Sat Apr 14 23:04:47 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 46441602 (ipc=119.4) sim_rate=1174 (inst/sec) elapsed = 0:10:59:13 / Sat Apr 14 23:06:53 2018
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 46505826 (ipc=119.4) sim_rate=1172 (inst/sec) elapsed = 0:11:01:03 / Sat Apr 14 23:08:43 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(4,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 46570491 (ipc=119.4) sim_rate=1170 (inst/sec) elapsed = 0:11:02:54 / Sat Apr 14 23:10:34 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 46638743 (ipc=119.4) sim_rate=1169 (inst/sec) elapsed = 0:11:04:46 / Sat Apr 14 23:12:26 2018
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 46714719 (ipc=119.5) sim_rate=1167 (inst/sec) elapsed = 0:11:06:53 / Sat Apr 14 23:14:33 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 391500  inst.: 46773631 (ipc=119.5) sim_rate=1165 (inst/sec) elapsed = 0:11:08:43 / Sat Apr 14 23:16:23 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 46848909 (ipc=119.5) sim_rate=1164 (inst/sec) elapsed = 0:11:10:34 / Sat Apr 14 23:18:14 2018
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 46912394 (ipc=119.5) sim_rate=1162 (inst/sec) elapsed = 0:11:12:48 / Sat Apr 14 23:20:28 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 46976229 (ipc=119.5) sim_rate=1159 (inst/sec) elapsed = 0:11:15:05 / Sat Apr 14 23:22:45 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 393500  inst.: 47046484 (ipc=119.6) sim_rate=1157 (inst/sec) elapsed = 0:11:17:24 / Sat Apr 14 23:25:04 2018
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 47098819 (ipc=119.5) sim_rate=1155 (inst/sec) elapsed = 0:11:19:37 / Sat Apr 14 23:27:17 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(0,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 394500  inst.: 47154156 (ipc=119.5) sim_rate=1153 (inst/sec) elapsed = 0:11:21:27 / Sat Apr 14 23:29:07 2018
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 47208549 (ipc=119.5) sim_rate=1151 (inst/sec) elapsed = 0:11:23:23 / Sat Apr 14 23:31:03 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 47279298 (ipc=119.5) sim_rate=1149 (inst/sec) elapsed = 0:11:25:15 / Sat Apr 14 23:32:55 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(5,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 47356970 (ipc=119.6) sim_rate=1148 (inst/sec) elapsed = 0:11:27:07 / Sat Apr 14 23:34:47 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 47427125 (ipc=119.6) sim_rate=1147 (inst/sec) elapsed = 0:11:29:00 / Sat Apr 14 23:36:40 2018
GPGPU-Sim uArch: cycles simulated: 397000  inst.: 47491434 (ipc=119.6) sim_rate=1145 (inst/sec) elapsed = 0:11:31:03 / Sat Apr 14 23:38:43 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 47559723 (ipc=119.6) sim_rate=1143 (inst/sec) elapsed = 0:11:32:56 / Sat Apr 14 23:40:36 2018
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 47617358 (ipc=119.6) sim_rate=1142 (inst/sec) elapsed = 0:11:34:48 / Sat Apr 14 23:42:28 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 47683706 (ipc=119.7) sim_rate=1140 (inst/sec) elapsed = 0:11:36:40 / Sat Apr 14 23:44:20 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(4,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 47748447 (ipc=119.7) sim_rate=1139 (inst/sec) elapsed = 0:11:38:32 / Sat Apr 14 23:46:12 2018
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 47800951 (ipc=119.7) sim_rate=1137 (inst/sec) elapsed = 0:11:40:24 / Sat Apr 14 23:48:04 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(5,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 47858111 (ipc=119.6) sim_rate=1135 (inst/sec) elapsed = 0:11:42:33 / Sat Apr 14 23:50:13 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(2,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 47919585 (ipc=119.6) sim_rate=1133 (inst/sec) elapsed = 0:11:44:54 / Sat Apr 14 23:52:34 2018
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 47990816 (ipc=119.7) sim_rate=1131 (inst/sec) elapsed = 0:11:46:50 / Sat Apr 14 23:54:30 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 48066313 (ipc=119.7) sim_rate=1130 (inst/sec) elapsed = 0:11:48:42 / Sat Apr 14 23:56:22 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 48132741 (ipc=119.7) sim_rate=1128 (inst/sec) elapsed = 0:11:50:35 / Sat Apr 14 23:58:15 2018
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 48191706 (ipc=119.7) sim_rate=1127 (inst/sec) elapsed = 0:11:52:29 / Sun Apr 15 00:00:09 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(2,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 48246816 (ipc=119.7) sim_rate=1125 (inst/sec) elapsed = 0:11:54:40 / Sun Apr 15 00:02:20 2018
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48307215 (ipc=119.7) sim_rate=1122 (inst/sec) elapsed = 0:11:56:58 / Sun Apr 15 00:04:38 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 404000  inst.: 48363425 (ipc=119.7) sim_rate=1120 (inst/sec) elapsed = 0:11:59:16 / Sun Apr 15 00:06:56 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 48418085 (ipc=119.7) sim_rate=1118 (inst/sec) elapsed = 0:12:01:13 / Sun Apr 15 00:08:53 2018
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 48463063 (ipc=119.7) sim_rate=1116 (inst/sec) elapsed = 0:12:03:32 / Sun Apr 15 00:11:12 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(8,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 48514299 (ipc=119.6) sim_rate=1114 (inst/sec) elapsed = 0:12:05:27 / Sun Apr 15 00:13:07 2018
GPGPU-Sim uArch: cycles simulated: 406000  inst.: 48587071 (ipc=119.7) sim_rate=1113 (inst/sec) elapsed = 0:12:07:24 / Sun Apr 15 00:15:04 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 48654955 (ipc=119.7) sim_rate=1111 (inst/sec) elapsed = 0:12:09:20 / Sun Apr 15 00:17:00 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 407000  inst.: 48722479 (ipc=119.7) sim_rate=1110 (inst/sec) elapsed = 0:12:11:17 / Sun Apr 15 00:18:57 2018
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 48781343 (ipc=119.7) sim_rate=1108 (inst/sec) elapsed = 0:12:13:13 / Sun Apr 15 00:20:53 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 48828573 (ipc=119.7) sim_rate=1107 (inst/sec) elapsed = 0:12:15:08 / Sun Apr 15 00:22:48 2018
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 48873207 (ipc=119.6) sim_rate=1105 (inst/sec) elapsed = 0:12:17:04 / Sun Apr 15 00:24:44 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 48921269 (ipc=119.6) sim_rate=1103 (inst/sec) elapsed = 0:12:19:00 / Sun Apr 15 00:26:40 2018
GPGPU-Sim uArch: cycles simulated: 409500  inst.: 48970709 (ipc=119.6) sim_rate=1101 (inst/sec) elapsed = 0:12:20:57 / Sun Apr 15 00:28:37 2018
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 49002901 (ipc=119.5) sim_rate=1099 (inst/sec) elapsed = 0:12:22:54 / Sun Apr 15 00:30:34 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 49050931 (ipc=119.5) sim_rate=1097 (inst/sec) elapsed = 0:12:24:53 / Sun Apr 15 00:32:33 2018
GPGPU-Sim uArch: cycles simulated: 411000  inst.: 49090323 (ipc=119.4) sim_rate=1095 (inst/sec) elapsed = 0:12:26:51 / Sun Apr 15 00:34:31 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(6,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49142751 (ipc=119.4) sim_rate=1093 (inst/sec) elapsed = 0:12:28:49 / Sun Apr 15 00:36:29 2018
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 49196787 (ipc=119.4) sim_rate=1092 (inst/sec) elapsed = 0:12:30:46 / Sun Apr 15 00:38:26 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 49243329 (ipc=119.4) sim_rate=1090 (inst/sec) elapsed = 0:12:32:43 / Sun Apr 15 00:40:23 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 49307731 (ipc=119.4) sim_rate=1088 (inst/sec) elapsed = 0:12:34:40 / Sun Apr 15 00:42:20 2018
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 49361173 (ipc=119.4) sim_rate=1087 (inst/sec) elapsed = 0:12:36:36 / Sun Apr 15 00:44:16 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 414000  inst.: 49421289 (ipc=119.4) sim_rate=1085 (inst/sec) elapsed = 0:12:38:33 / Sun Apr 15 00:46:13 2018
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49460363 (ipc=119.3) sim_rate=1083 (inst/sec) elapsed = 0:12:40:30 / Sun Apr 15 00:48:10 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 415000  inst.: 49505427 (ipc=119.3) sim_rate=1081 (inst/sec) elapsed = 0:12:42:44 / Sun Apr 15 00:50:24 2018
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49546785 (ipc=119.2) sim_rate=1079 (inst/sec) elapsed = 0:12:44:40 / Sun Apr 15 00:52:20 2018
GPGPU-Sim uArch: cycles simulated: 416000  inst.: 49590141 (ipc=119.2) sim_rate=1078 (inst/sec) elapsed = 0:12:46:36 / Sun Apr 15 00:54:16 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 49639943 (ipc=119.2) sim_rate=1076 (inst/sec) elapsed = 0:12:48:32 / Sun Apr 15 00:56:12 2018
GPGPU-Sim uArch: cycles simulated: 417000  inst.: 49674585 (ipc=119.1) sim_rate=1074 (inst/sec) elapsed = 0:12:50:28 / Sun Apr 15 00:58:08 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(2,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 49721667 (ipc=119.1) sim_rate=1072 (inst/sec) elapsed = 0:12:52:49 / Sun Apr 15 01:00:29 2018
GPGPU-Sim uArch: cycles simulated: 418000  inst.: 49767551 (ipc=119.1) sim_rate=1070 (inst/sec) elapsed = 0:12:55:11 / Sun Apr 15 01:02:51 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(2,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 49809623 (ipc=119.0) sim_rate=1067 (inst/sec) elapsed = 0:12:57:37 / Sun Apr 15 01:05:17 2018
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 49853503 (ipc=119.0) sim_rate=1065 (inst/sec) elapsed = 0:13:00:02 / Sun Apr 15 01:07:42 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(8,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 49904573 (ipc=119.0) sim_rate=1063 (inst/sec) elapsed = 0:13:02:08 / Sun Apr 15 01:09:48 2018
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 49956199 (ipc=118.9) sim_rate=1061 (inst/sec) elapsed = 0:13:04:07 / Sun Apr 15 01:11:47 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 50016191 (ipc=118.9) sim_rate=1060 (inst/sec) elapsed = 0:13:06:06 / Sun Apr 15 01:13:46 2018
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 50062169 (ipc=118.9) sim_rate=1058 (inst/sec) elapsed = 0:13:08:04 / Sun Apr 15 01:15:44 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 421500  inst.: 50110459 (ipc=118.9) sim_rate=1057 (inst/sec) elapsed = 0:13:10:04 / Sun Apr 15 01:17:44 2018
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 50149075 (ipc=118.8) sim_rate=1055 (inst/sec) elapsed = 0:13:12:04 / Sun Apr 15 01:19:44 2018
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 50187977 (ipc=118.8) sim_rate=1053 (inst/sec) elapsed = 0:13:14:11 / Sun Apr 15 01:21:51 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(8,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 50227471 (ipc=118.7) sim_rate=1051 (inst/sec) elapsed = 0:13:16:10 / Sun Apr 15 01:23:50 2018
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 50261393 (ipc=118.7) sim_rate=1049 (inst/sec) elapsed = 0:13:18:08 / Sun Apr 15 01:25:48 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 50306119 (ipc=118.6) sim_rate=1047 (inst/sec) elapsed = 0:13:20:07 / Sun Apr 15 01:27:47 2018
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 50339201 (ipc=118.6) sim_rate=1045 (inst/sec) elapsed = 0:13:22:08 / Sun Apr 15 01:29:48 2018
GPGPU-Sim uArch: cycles simulated: 425000  inst.: 50374553 (ipc=118.5) sim_rate=1044 (inst/sec) elapsed = 0:13:24:08 / Sun Apr 15 01:31:48 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50415603 (ipc=118.5) sim_rate=1042 (inst/sec) elapsed = 0:13:26:08 / Sun Apr 15 01:33:48 2018
GPGPU-Sim uArch: cycles simulated: 426000  inst.: 50465825 (ipc=118.5) sim_rate=1040 (inst/sec) elapsed = 0:13:28:09 / Sun Apr 15 01:35:49 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 50507007 (ipc=118.4) sim_rate=1039 (inst/sec) elapsed = 0:13:30:09 / Sun Apr 15 01:37:49 2018
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 50556719 (ipc=118.4) sim_rate=1037 (inst/sec) elapsed = 0:13:32:10 / Sun Apr 15 01:39:50 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 427500  inst.: 50608261 (ipc=118.4) sim_rate=1036 (inst/sec) elapsed = 0:13:34:09 / Sun Apr 15 01:41:49 2018
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 50658071 (ipc=118.4) sim_rate=1034 (inst/sec) elapsed = 0:13:36:09 / Sun Apr 15 01:43:49 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 50708209 (ipc=118.3) sim_rate=1032 (inst/sec) elapsed = 0:13:38:09 / Sun Apr 15 01:45:49 2018
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 50758863 (ipc=118.3) sim_rate=1031 (inst/sec) elapsed = 0:13:40:09 / Sun Apr 15 01:47:49 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(7,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 429500  inst.: 50805243 (ipc=118.3) sim_rate=1029 (inst/sec) elapsed = 0:13:42:08 / Sun Apr 15 01:49:48 2018
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 50842207 (ipc=118.2) sim_rate=1028 (inst/sec) elapsed = 0:13:44:08 / Sun Apr 15 01:51:48 2018
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 50886591 (ipc=118.2) sim_rate=1026 (inst/sec) elapsed = 0:13:46:09 / Sun Apr 15 01:53:49 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(5,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 50923217 (ipc=118.2) sim_rate=1024 (inst/sec) elapsed = 0:13:48:09 / Sun Apr 15 01:55:49 2018
GPGPU-Sim uArch: cycles simulated: 431500  inst.: 50958455 (ipc=118.1) sim_rate=1023 (inst/sec) elapsed = 0:13:50:09 / Sun Apr 15 01:57:49 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 50998791 (ipc=118.1) sim_rate=1021 (inst/sec) elapsed = 0:13:52:09 / Sun Apr 15 01:59:49 2018
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 51036709 (ipc=118.0) sim_rate=1019 (inst/sec) elapsed = 0:13:54:10 / Sun Apr 15 02:01:50 2018
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 51076563 (ipc=118.0) sim_rate=1018 (inst/sec) elapsed = 0:13:56:12 / Sun Apr 15 02:03:52 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 433500  inst.: 51120445 (ipc=117.9) sim_rate=1016 (inst/sec) elapsed = 0:13:58:13 / Sun Apr 15 02:05:53 2018
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 51162939 (ipc=117.9) sim_rate=1014 (inst/sec) elapsed = 0:14:00:15 / Sun Apr 15 02:07:55 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 51211587 (ipc=117.9) sim_rate=1013 (inst/sec) elapsed = 0:14:02:17 / Sun Apr 15 02:09:57 2018
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 51262441 (ipc=117.8) sim_rate=1011 (inst/sec) elapsed = 0:14:04:19 / Sun Apr 15 02:11:59 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(8,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 51306717 (ipc=117.8) sim_rate=1010 (inst/sec) elapsed = 0:14:06:19 / Sun Apr 15 02:13:59 2018
GPGPU-Sim uArch: cycles simulated: 436000  inst.: 51343433 (ipc=117.8) sim_rate=1008 (inst/sec) elapsed = 0:14:08:20 / Sun Apr 15 02:16:00 2018
GPGPU-Sim uArch: cycles simulated: 436500  inst.: 51385267 (ipc=117.7) sim_rate=1007 (inst/sec) elapsed = 0:14:10:20 / Sun Apr 15 02:18:00 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(3,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 51422153 (ipc=117.7) sim_rate=1005 (inst/sec) elapsed = 0:14:12:22 / Sun Apr 15 02:20:02 2018
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 51469483 (ipc=117.6) sim_rate=1003 (inst/sec) elapsed = 0:14:14:25 / Sun Apr 15 02:22:05 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 438000  inst.: 51509901 (ipc=117.6) sim_rate=1002 (inst/sec) elapsed = 0:14:16:25 / Sun Apr 15 02:24:05 2018
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 51550091 (ipc=117.6) sim_rate=1000 (inst/sec) elapsed = 0:14:18:26 / Sun Apr 15 02:26:06 2018
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 51587551 (ipc=117.5) sim_rate=999 (inst/sec) elapsed = 0:14:20:37 / Sun Apr 15 02:28:17 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(5,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 51633413 (ipc=117.5) sim_rate=997 (inst/sec) elapsed = 0:14:23:06 / Sun Apr 15 02:30:46 2018
GPGPU-Sim uArch: cycles simulated: 440000  inst.: 51677109 (ipc=117.4) sim_rate=994 (inst/sec) elapsed = 0:14:25:37 / Sun Apr 15 02:33:17 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 51710491 (ipc=117.4) sim_rate=992 (inst/sec) elapsed = 0:14:28:07 / Sun Apr 15 02:35:47 2018
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 51749349 (ipc=117.3) sim_rate=990 (inst/sec) elapsed = 0:14:30:40 / Sun Apr 15 02:38:20 2018
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 51786299 (ipc=117.3) sim_rate=988 (inst/sec) elapsed = 0:14:33:11 / Sun Apr 15 02:40:51 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 51827063 (ipc=117.3) sim_rate=986 (inst/sec) elapsed = 0:14:35:43 / Sun Apr 15 02:43:23 2018
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 51869813 (ipc=117.2) sim_rate=984 (inst/sec) elapsed = 0:14:38:14 / Sun Apr 15 02:45:54 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 51913429 (ipc=117.2) sim_rate=982 (inst/sec) elapsed = 0:14:40:39 / Sun Apr 15 02:48:19 2018
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 51948611 (ipc=117.1) sim_rate=980 (inst/sec) elapsed = 0:14:43:05 / Sun Apr 15 02:50:45 2018
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 51987427 (ipc=117.1) sim_rate=978 (inst/sec) elapsed = 0:14:45:29 / Sun Apr 15 02:53:09 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(0,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 52030389 (ipc=117.1) sim_rate=976 (inst/sec) elapsed = 0:14:47:53 / Sun Apr 15 02:55:33 2018
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 52065767 (ipc=117.0) sim_rate=974 (inst/sec) elapsed = 0:14:50:18 / Sun Apr 15 02:57:58 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 52110023 (ipc=117.0) sim_rate=972 (inst/sec) elapsed = 0:14:52:42 / Sun Apr 15 03:00:22 2018
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 52149579 (ipc=116.9) sim_rate=970 (inst/sec) elapsed = 0:14:55:09 / Sun Apr 15 03:02:49 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 446500  inst.: 52190829 (ipc=116.9) sim_rate=969 (inst/sec) elapsed = 0:14:57:34 / Sun Apr 15 03:05:14 2018
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52235971 (ipc=116.9) sim_rate=967 (inst/sec) elapsed = 0:14:59:57 / Sun Apr 15 03:07:37 2018
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 52269481 (ipc=116.8) sim_rate=965 (inst/sec) elapsed = 0:15:02:22 / Sun Apr 15 03:10:02 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(5,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52304183 (ipc=116.8) sim_rate=963 (inst/sec) elapsed = 0:15:04:43 / Sun Apr 15 03:12:23 2018
GPGPU-Sim uArch: cycles simulated: 448500  inst.: 52341441 (ipc=116.7) sim_rate=962 (inst/sec) elapsed = 0:15:06:47 / Sun Apr 15 03:14:27 2018
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52376751 (ipc=116.7) sim_rate=960 (inst/sec) elapsed = 0:15:08:50 / Sun Apr 15 03:16:30 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 52409833 (ipc=116.6) sim_rate=958 (inst/sec) elapsed = 0:15:10:54 / Sun Apr 15 03:18:34 2018
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52451857 (ipc=116.6) sim_rate=957 (inst/sec) elapsed = 0:15:12:58 / Sun Apr 15 03:20:38 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 450500  inst.: 52490499 (ipc=116.5) sim_rate=956 (inst/sec) elapsed = 0:15:15:02 / Sun Apr 15 03:22:42 2018
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52521887 (ipc=116.5) sim_rate=954 (inst/sec) elapsed = 0:15:17:07 / Sun Apr 15 03:24:47 2018
GPGPU-Sim uArch: cycles simulated: 451500  inst.: 52563275 (ipc=116.4) sim_rate=953 (inst/sec) elapsed = 0:15:19:12 / Sun Apr 15 03:26:52 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(7,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 52603197 (ipc=116.4) sim_rate=951 (inst/sec) elapsed = 0:15:21:17 / Sun Apr 15 03:28:57 2018
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 52644125 (ipc=116.3) sim_rate=950 (inst/sec) elapsed = 0:15:23:21 / Sun Apr 15 03:31:01 2018
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 52680751 (ipc=116.3) sim_rate=948 (inst/sec) elapsed = 0:15:25:26 / Sun Apr 15 03:33:06 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 52719175 (ipc=116.2) sim_rate=947 (inst/sec) elapsed = 0:15:27:30 / Sun Apr 15 03:35:10 2018
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 52761509 (ipc=116.2) sim_rate=945 (inst/sec) elapsed = 0:15:29:35 / Sun Apr 15 03:37:15 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 454500  inst.: 52802493 (ipc=116.2) sim_rate=944 (inst/sec) elapsed = 0:15:31:40 / Sun Apr 15 03:39:20 2018
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 52846839 (ipc=116.1) sim_rate=943 (inst/sec) elapsed = 0:15:33:45 / Sun Apr 15 03:41:25 2018
GPGPU-Sim uArch: cycles simulated: 455500  inst.: 52885121 (ipc=116.1) sim_rate=941 (inst/sec) elapsed = 0:15:35:51 / Sun Apr 15 03:43:31 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 52918243 (ipc=116.0) sim_rate=940 (inst/sec) elapsed = 0:15:37:55 / Sun Apr 15 03:45:35 2018
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 52952667 (ipc=116.0) sim_rate=938 (inst/sec) elapsed = 0:15:40:00 / Sun Apr 15 03:47:40 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(0,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 52994145 (ipc=116.0) sim_rate=937 (inst/sec) elapsed = 0:15:42:05 / Sun Apr 15 03:49:45 2018
GPGPU-Sim uArch: cycles simulated: 457500  inst.: 53023423 (ipc=115.9) sim_rate=935 (inst/sec) elapsed = 0:15:44:10 / Sun Apr 15 03:51:50 2018
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 53063301 (ipc=115.9) sim_rate=934 (inst/sec) elapsed = 0:15:46:16 / Sun Apr 15 03:53:56 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 458500  inst.: 53103267 (ipc=115.8) sim_rate=933 (inst/sec) elapsed = 0:15:48:22 / Sun Apr 15 03:56:02 2018
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 53136211 (ipc=115.8) sim_rate=931 (inst/sec) elapsed = 0:15:50:28 / Sun Apr 15 03:58:08 2018
GPGPU-Sim uArch: cycles simulated: 459500  inst.: 53178797 (ipc=115.7) sim_rate=930 (inst/sec) elapsed = 0:15:52:34 / Sun Apr 15 04:00:14 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 53218177 (ipc=115.7) sim_rate=929 (inst/sec) elapsed = 0:15:54:40 / Sun Apr 15 04:02:20 2018
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 53250325 (ipc=115.6) sim_rate=927 (inst/sec) elapsed = 0:15:56:45 / Sun Apr 15 04:04:25 2018
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 53286647 (ipc=115.6) sim_rate=926 (inst/sec) elapsed = 0:15:58:51 / Sun Apr 15 04:06:31 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 461500  inst.: 53330001 (ipc=115.6) sim_rate=924 (inst/sec) elapsed = 0:16:00:57 / Sun Apr 15 04:08:37 2018
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 53371219 (ipc=115.5) sim_rate=923 (inst/sec) elapsed = 0:16:03:03 / Sun Apr 15 04:10:43 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 53413663 (ipc=115.5) sim_rate=922 (inst/sec) elapsed = 0:16:05:11 / Sun Apr 15 04:12:51 2018
GPGPU-Sim uArch: cycles simulated: 463000  inst.: 53446055 (ipc=115.4) sim_rate=920 (inst/sec) elapsed = 0:16:07:17 / Sun Apr 15 04:14:57 2018
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 53484967 (ipc=115.4) sim_rate=919 (inst/sec) elapsed = 0:16:09:24 / Sun Apr 15 04:17:04 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(2,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 53525913 (ipc=115.4) sim_rate=918 (inst/sec) elapsed = 0:16:11:30 / Sun Apr 15 04:19:10 2018
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 53570691 (ipc=115.3) sim_rate=917 (inst/sec) elapsed = 0:16:13:37 / Sun Apr 15 04:21:17 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 53606069 (ipc=115.3) sim_rate=915 (inst/sec) elapsed = 0:16:15:43 / Sun Apr 15 04:23:23 2018
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 53643813 (ipc=115.2) sim_rate=914 (inst/sec) elapsed = 0:16:17:49 / Sun Apr 15 04:25:29 2018
GPGPU-Sim uArch: cycles simulated: 466000  inst.: 53680321 (ipc=115.2) sim_rate=912 (inst/sec) elapsed = 0:16:19:56 / Sun Apr 15 04:27:36 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 53716389 (ipc=115.1) sim_rate=911 (inst/sec) elapsed = 0:16:22:02 / Sun Apr 15 04:29:42 2018
GPGPU-Sim uArch: cycles simulated: 467000  inst.: 53756757 (ipc=115.1) sim_rate=910 (inst/sec) elapsed = 0:16:24:09 / Sun Apr 15 04:31:49 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(3,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 53799941 (ipc=115.1) sim_rate=909 (inst/sec) elapsed = 0:16:26:15 / Sun Apr 15 04:33:55 2018
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 53840685 (ipc=115.0) sim_rate=907 (inst/sec) elapsed = 0:16:28:22 / Sun Apr 15 04:36:02 2018
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 53871755 (ipc=115.0) sim_rate=906 (inst/sec) elapsed = 0:16:30:29 / Sun Apr 15 04:38:09 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(3,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 53913377 (ipc=115.0) sim_rate=905 (inst/sec) elapsed = 0:16:32:37 / Sun Apr 15 04:40:17 2018
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 53959165 (ipc=114.9) sim_rate=904 (inst/sec) elapsed = 0:16:34:43 / Sun Apr 15 04:42:23 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 470000  inst.: 54001321 (ipc=114.9) sim_rate=902 (inst/sec) elapsed = 0:16:36:51 / Sun Apr 15 04:44:31 2018
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 54052541 (ipc=114.9) sim_rate=901 (inst/sec) elapsed = 0:16:38:58 / Sun Apr 15 04:46:38 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 471000  inst.: 54092649 (ipc=114.8) sim_rate=900 (inst/sec) elapsed = 0:16:41:07 / Sun Apr 15 04:48:47 2018
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54138293 (ipc=114.8) sim_rate=899 (inst/sec) elapsed = 0:16:43:15 / Sun Apr 15 04:50:55 2018
GPGPU-Sim uArch: cycles simulated: 472000  inst.: 54182949 (ipc=114.8) sim_rate=898 (inst/sec) elapsed = 0:16:45:24 / Sun Apr 15 04:53:04 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 54232417 (ipc=114.8) sim_rate=897 (inst/sec) elapsed = 0:16:47:31 / Sun Apr 15 04:55:11 2018
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 54277125 (ipc=114.8) sim_rate=895 (inst/sec) elapsed = 0:16:49:39 / Sun Apr 15 04:57:19 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 473500  inst.: 54325801 (ipc=114.7) sim_rate=894 (inst/sec) elapsed = 0:16:51:48 / Sun Apr 15 04:59:28 2018
GPGPU-Sim uArch: cycles simulated: 474000  inst.: 54375593 (ipc=114.7) sim_rate=893 (inst/sec) elapsed = 0:16:53:58 / Sun Apr 15 05:01:38 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(1,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 54419521 (ipc=114.7) sim_rate=892 (inst/sec) elapsed = 0:16:56:06 / Sun Apr 15 05:03:46 2018
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 54477581 (ipc=114.7) sim_rate=891 (inst/sec) elapsed = 0:16:58:16 / Sun Apr 15 05:05:56 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(5,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 475500  inst.: 54522143 (ipc=114.7) sim_rate=890 (inst/sec) elapsed = 0:17:00:26 / Sun Apr 15 05:08:06 2018
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 54574166 (ipc=114.7) sim_rate=889 (inst/sec) elapsed = 0:17:02:35 / Sun Apr 15 05:10:15 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 54618396 (ipc=114.6) sim_rate=888 (inst/sec) elapsed = 0:17:04:43 / Sun Apr 15 05:12:23 2018
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 54664770 (ipc=114.6) sim_rate=887 (inst/sec) elapsed = 0:17:06:53 / Sun Apr 15 05:14:33 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(7,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 54714473 (ipc=114.6) sim_rate=886 (inst/sec) elapsed = 0:17:09:02 / Sun Apr 15 05:16:42 2018
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 54759900 (ipc=114.6) sim_rate=885 (inst/sec) elapsed = 0:17:11:11 / Sun Apr 15 05:18:51 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(6,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 54811778 (ipc=114.5) sim_rate=884 (inst/sec) elapsed = 0:17:13:20 / Sun Apr 15 05:21:00 2018
GPGPU-Sim uArch: cycles simulated: 479000  inst.: 54862253 (ipc=114.5) sim_rate=883 (inst/sec) elapsed = 0:17:15:30 / Sun Apr 15 05:23:10 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(0,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 54907342 (ipc=114.5) sim_rate=881 (inst/sec) elapsed = 0:17:17:40 / Sun Apr 15 05:25:20 2018
GPGPU-Sim uArch: cycles simulated: 480000  inst.: 54952789 (ipc=114.5) sim_rate=880 (inst/sec) elapsed = 0:17:19:49 / Sun Apr 15 05:27:29 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(3,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 54999171 (ipc=114.5) sim_rate=879 (inst/sec) elapsed = 0:17:21:59 / Sun Apr 15 05:29:39 2018
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 55044606 (ipc=114.4) sim_rate=878 (inst/sec) elapsed = 0:17:24:08 / Sun Apr 15 05:31:48 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(1,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 55089259 (ipc=114.4) sim_rate=877 (inst/sec) elapsed = 0:17:26:18 / Sun Apr 15 05:33:58 2018
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 55135663 (ipc=114.4) sim_rate=876 (inst/sec) elapsed = 0:17:28:28 / Sun Apr 15 05:36:08 2018
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 55176427 (ipc=114.4) sim_rate=875 (inst/sec) elapsed = 0:17:30:37 / Sun Apr 15 05:38:17 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 55219343 (ipc=114.3) sim_rate=874 (inst/sec) elapsed = 0:17:32:46 / Sun Apr 15 05:40:26 2018
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 55263915 (ipc=114.3) sim_rate=873 (inst/sec) elapsed = 0:17:34:57 / Sun Apr 15 05:42:37 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(2,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 55306430 (ipc=114.3) sim_rate=871 (inst/sec) elapsed = 0:17:37:06 / Sun Apr 15 05:44:46 2018
GPGPU-Sim uArch: cycles simulated: 484500  inst.: 55346870 (ipc=114.2) sim_rate=870 (inst/sec) elapsed = 0:17:39:16 / Sun Apr 15 05:46:56 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(0,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 55390463 (ipc=114.2) sim_rate=869 (inst/sec) elapsed = 0:17:41:26 / Sun Apr 15 05:49:06 2018
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 55431095 (ipc=114.2) sim_rate=868 (inst/sec) elapsed = 0:17:43:38 / Sun Apr 15 05:51:18 2018
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 55476391 (ipc=114.1) sim_rate=867 (inst/sec) elapsed = 0:17:45:49 / Sun Apr 15 05:53:29 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 55522605 (ipc=114.1) sim_rate=866 (inst/sec) elapsed = 0:17:47:59 / Sun Apr 15 05:55:39 2018
GPGPU-Sim uArch: cycles simulated: 487000  inst.: 55567042 (ipc=114.1) sim_rate=865 (inst/sec) elapsed = 0:17:50:11 / Sun Apr 15 05:57:51 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(0,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 55611337 (ipc=114.1) sim_rate=864 (inst/sec) elapsed = 0:17:52:23 / Sun Apr 15 06:00:03 2018
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 55659735 (ipc=114.1) sim_rate=863 (inst/sec) elapsed = 0:17:54:34 / Sun Apr 15 06:02:14 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(4,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 55706066 (ipc=114.0) sim_rate=862 (inst/sec) elapsed = 0:17:56:45 / Sun Apr 15 06:04:25 2018
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 55755419 (ipc=114.0) sim_rate=861 (inst/sec) elapsed = 0:17:58:56 / Sun Apr 15 06:06:36 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(7,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 55806687 (ipc=114.0) sim_rate=860 (inst/sec) elapsed = 0:18:01:08 / Sun Apr 15 06:08:48 2018
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 55850165 (ipc=114.0) sim_rate=859 (inst/sec) elapsed = 0:18:03:19 / Sun Apr 15 06:10:59 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(4,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 55898802 (ipc=114.0) sim_rate=858 (inst/sec) elapsed = 0:18:05:30 / Sun Apr 15 06:13:10 2018
GPGPU-Sim uArch: cycles simulated: 491000  inst.: 55942186 (ipc=113.9) sim_rate=857 (inst/sec) elapsed = 0:18:07:42 / Sun Apr 15 06:15:22 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(8,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 55995489 (ipc=113.9) sim_rate=856 (inst/sec) elapsed = 0:18:09:54 / Sun Apr 15 06:17:34 2018
GPGPU-Sim uArch: cycles simulated: 492000  inst.: 56044914 (ipc=113.9) sim_rate=855 (inst/sec) elapsed = 0:18:12:06 / Sun Apr 15 06:19:46 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 56087967 (ipc=113.9) sim_rate=854 (inst/sec) elapsed = 0:18:14:18 / Sun Apr 15 06:21:58 2018
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 56130575 (ipc=113.9) sim_rate=853 (inst/sec) elapsed = 0:18:16:30 / Sun Apr 15 06:24:10 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 56177311 (ipc=113.8) sim_rate=852 (inst/sec) elapsed = 0:18:18:42 / Sun Apr 15 06:26:22 2018
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 56218602 (ipc=113.8) sim_rate=851 (inst/sec) elapsed = 0:18:20:54 / Sun Apr 15 06:28:34 2018
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 56260074 (ipc=113.8) sim_rate=850 (inst/sec) elapsed = 0:18:23:07 / Sun Apr 15 06:30:47 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(0,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 56296053 (ipc=113.7) sim_rate=848 (inst/sec) elapsed = 0:18:25:21 / Sun Apr 15 06:33:01 2018
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 56339051 (ipc=113.7) sim_rate=847 (inst/sec) elapsed = 0:18:27:33 / Sun Apr 15 06:35:13 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(2,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 496000  inst.: 56373499 (ipc=113.7) sim_rate=846 (inst/sec) elapsed = 0:18:29:46 / Sun Apr 15 06:37:26 2018
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 56416571 (ipc=113.6) sim_rate=845 (inst/sec) elapsed = 0:18:31:59 / Sun Apr 15 06:39:39 2018
GPGPU-Sim uArch: cycles simulated: 497000  inst.: 56449752 (ipc=113.6) sim_rate=844 (inst/sec) elapsed = 0:18:34:13 / Sun Apr 15 06:41:53 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(5,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56488525 (ipc=113.5) sim_rate=843 (inst/sec) elapsed = 0:18:36:26 / Sun Apr 15 06:44:06 2018
GPGPU-Sim uArch: cycles simulated: 498000  inst.: 56529869 (ipc=113.5) sim_rate=842 (inst/sec) elapsed = 0:18:38:38 / Sun Apr 15 06:46:18 2018
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 56566221 (ipc=113.5) sim_rate=841 (inst/sec) elapsed = 0:18:40:51 / Sun Apr 15 06:48:31 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 499000  inst.: 56605812 (ipc=113.4) sim_rate=840 (inst/sec) elapsed = 0:18:43:05 / Sun Apr 15 06:50:45 2018
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 56646798 (ipc=113.4) sim_rate=839 (inst/sec) elapsed = 0:18:45:16 / Sun Apr 15 06:52:56 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 56681432 (ipc=113.4) sim_rate=837 (inst/sec) elapsed = 0:18:47:30 / Sun Apr 15 06:55:10 2018
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 56717176 (ipc=113.3) sim_rate=836 (inst/sec) elapsed = 0:18:49:43 / Sun Apr 15 06:57:23 2018
GPGPU-Sim uArch: cycles simulated: 501000  inst.: 56752785 (ipc=113.3) sim_rate=835 (inst/sec) elapsed = 0:18:51:55 / Sun Apr 15 06:59:35 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(3,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 501500  inst.: 56794433 (ipc=113.2) sim_rate=834 (inst/sec) elapsed = 0:18:54:33 / Sun Apr 15 07:02:13 2018
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 56836243 (ipc=113.2) sim_rate=832 (inst/sec) elapsed = 0:18:57:13 / Sun Apr 15 07:04:53 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(0,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 502500  inst.: 56873586 (ipc=113.2) sim_rate=831 (inst/sec) elapsed = 0:18:59:57 / Sun Apr 15 07:07:37 2018
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 56907544 (ipc=113.1) sim_rate=830 (inst/sec) elapsed = 0:19:02:41 / Sun Apr 15 07:10:21 2018
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 56947032 (ipc=113.1) sim_rate=828 (inst/sec) elapsed = 0:19:05:29 / Sun Apr 15 07:13:09 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 56983662 (ipc=113.1) sim_rate=827 (inst/sec) elapsed = 0:19:08:23 / Sun Apr 15 07:16:03 2018
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 57021906 (ipc=113.0) sim_rate=825 (inst/sec) elapsed = 0:19:11:18 / Sun Apr 15 07:18:58 2018
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 57057092 (ipc=113.0) sim_rate=823 (inst/sec) elapsed = 0:19:14:10 / Sun Apr 15 07:21:50 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(5,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 57090312 (ipc=112.9) sim_rate=822 (inst/sec) elapsed = 0:19:17:04 / Sun Apr 15 07:24:44 2018
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 57124213 (ipc=112.9) sim_rate=820 (inst/sec) elapsed = 0:19:19:58 / Sun Apr 15 07:27:38 2018
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 57162453 (ipc=112.9) sim_rate=819 (inst/sec) elapsed = 0:19:22:53 / Sun Apr 15 07:30:33 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(6,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 507000  inst.: 57202356 (ipc=112.8) sim_rate=817 (inst/sec) elapsed = 0:19:25:48 / Sun Apr 15 07:33:28 2018
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 57240896 (ipc=112.8) sim_rate=816 (inst/sec) elapsed = 0:19:28:43 / Sun Apr 15 07:36:23 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(2,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 57277448 (ipc=112.8) sim_rate=814 (inst/sec) elapsed = 0:19:31:37 / Sun Apr 15 07:39:17 2018
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 57316743 (ipc=112.7) sim_rate=813 (inst/sec) elapsed = 0:19:34:32 / Sun Apr 15 07:42:12 2018
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 57350415 (ipc=112.7) sim_rate=811 (inst/sec) elapsed = 0:19:37:27 / Sun Apr 15 07:45:07 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(5,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 509500  inst.: 57386026 (ipc=112.6) sim_rate=810 (inst/sec) elapsed = 0:19:40:21 / Sun Apr 15 07:48:01 2018
GPGPU-Sim uArch: cycles simulated: 510000  inst.: 57418736 (ipc=112.6) sim_rate=808 (inst/sec) elapsed = 0:19:43:16 / Sun Apr 15 07:50:56 2018
GPGPU-Sim uArch: cycles simulated: 510500  inst.: 57454180 (ipc=112.5) sim_rate=807 (inst/sec) elapsed = 0:19:46:11 / Sun Apr 15 07:53:51 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(8,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 57492243 (ipc=112.5) sim_rate=805 (inst/sec) elapsed = 0:19:49:05 / Sun Apr 15 07:56:45 2018
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 57530014 (ipc=112.5) sim_rate=804 (inst/sec) elapsed = 0:19:52:00 / Sun Apr 15 07:59:40 2018
GPGPU-Sim uArch: cycles simulated: 512000  inst.: 57559634 (ipc=112.4) sim_rate=802 (inst/sec) elapsed = 0:19:54:55 / Sun Apr 15 08:02:35 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(7,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 57587757 (ipc=112.4) sim_rate=801 (inst/sec) elapsed = 0:19:57:51 / Sun Apr 15 08:05:31 2018
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 57627036 (ipc=112.3) sim_rate=799 (inst/sec) elapsed = 0:20:00:47 / Sun Apr 15 08:08:27 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 513500  inst.: 57659695 (ipc=112.3) sim_rate=798 (inst/sec) elapsed = 0:20:03:44 / Sun Apr 15 08:11:24 2018
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 57688855 (ipc=112.2) sim_rate=796 (inst/sec) elapsed = 0:20:06:41 / Sun Apr 15 08:14:21 2018
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 57719685 (ipc=112.2) sim_rate=795 (inst/sec) elapsed = 0:20:09:39 / Sun Apr 15 08:17:19 2018
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 57754536 (ipc=112.1) sim_rate=793 (inst/sec) elapsed = 0:20:12:36 / Sun Apr 15 08:20:16 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 515500  inst.: 57785918 (ipc=112.1) sim_rate=792 (inst/sec) elapsed = 0:20:15:34 / Sun Apr 15 08:23:14 2018
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 57815195 (ipc=112.0) sim_rate=790 (inst/sec) elapsed = 0:20:18:32 / Sun Apr 15 08:26:12 2018
GPGPU-Sim uArch: cycles simulated: 516500  inst.: 57841477 (ipc=112.0) sim_rate=789 (inst/sec) elapsed = 0:20:21:30 / Sun Apr 15 08:29:10 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 57875872 (ipc=111.9) sim_rate=787 (inst/sec) elapsed = 0:20:24:27 / Sun Apr 15 08:32:07 2018
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 57906900 (ipc=111.9) sim_rate=786 (inst/sec) elapsed = 0:20:27:24 / Sun Apr 15 08:35:04 2018
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 57937357 (ipc=111.8) sim_rate=784 (inst/sec) elapsed = 0:20:30:23 / Sun Apr 15 08:38:03 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(6,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 518500  inst.: 57968657 (ipc=111.8) sim_rate=783 (inst/sec) elapsed = 0:20:33:21 / Sun Apr 15 08:41:01 2018
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 58006496 (ipc=111.8) sim_rate=781 (inst/sec) elapsed = 0:20:36:19 / Sun Apr 15 08:43:59 2018
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 58036303 (ipc=111.7) sim_rate=780 (inst/sec) elapsed = 0:20:39:18 / Sun Apr 15 08:46:58 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(4,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 58065725 (ipc=111.7) sim_rate=779 (inst/sec) elapsed = 0:20:42:18 / Sun Apr 15 08:49:58 2018
GPGPU-Sim uArch: cycles simulated: 520500  inst.: 58101387 (ipc=111.6) sim_rate=777 (inst/sec) elapsed = 0:20:45:17 / Sun Apr 15 08:52:57 2018
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 58136066 (ipc=111.6) sim_rate=776 (inst/sec) elapsed = 0:20:48:15 / Sun Apr 15 08:55:55 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(8,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 58169154 (ipc=111.5) sim_rate=774 (inst/sec) elapsed = 0:20:51:13 / Sun Apr 15 08:58:53 2018
GPGPU-Sim uArch: cycles simulated: 522000  inst.: 58197395 (ipc=111.5) sim_rate=773 (inst/sec) elapsed = 0:20:54:08 / Sun Apr 15 09:01:48 2018
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 58224857 (ipc=111.4) sim_rate=772 (inst/sec) elapsed = 0:20:56:40 / Sun Apr 15 09:04:20 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 523000  inst.: 58256999 (ipc=111.4) sim_rate=771 (inst/sec) elapsed = 0:20:59:00 / Sun Apr 15 09:06:40 2018
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 58285890 (ipc=111.3) sim_rate=770 (inst/sec) elapsed = 0:21:01:32 / Sun Apr 15 09:09:12 2018
GPGPU-Sim uArch: cycles simulated: 524000  inst.: 58315992 (ipc=111.3) sim_rate=769 (inst/sec) elapsed = 0:21:03:50 / Sun Apr 15 09:11:30 2018
GPGPU-Sim uArch: cycles simulated: 524500  inst.: 58344131 (ipc=111.2) sim_rate=767 (inst/sec) elapsed = 0:21:06:10 / Sun Apr 15 09:13:50 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 525000  inst.: 58377713 (ipc=111.2) sim_rate=767 (inst/sec) elapsed = 0:21:08:30 / Sun Apr 15 09:16:10 2018
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 58406264 (ipc=111.1) sim_rate=765 (inst/sec) elapsed = 0:21:10:51 / Sun Apr 15 09:18:31 2018
GPGPU-Sim uArch: cycles simulated: 526000  inst.: 58430597 (ipc=111.1) sim_rate=764 (inst/sec) elapsed = 0:21:13:12 / Sun Apr 15 09:20:52 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 526500  inst.: 58458815 (ipc=111.0) sim_rate=763 (inst/sec) elapsed = 0:21:15:33 / Sun Apr 15 09:23:13 2018
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 58492377 (ipc=111.0) sim_rate=762 (inst/sec) elapsed = 0:21:17:55 / Sun Apr 15 09:25:35 2018
GPGPU-Sim uArch: cycles simulated: 527500  inst.: 58523615 (ipc=110.9) sim_rate=761 (inst/sec) elapsed = 0:21:20:17 / Sun Apr 15 09:27:57 2018
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 58547342 (ipc=110.9) sim_rate=760 (inst/sec) elapsed = 0:21:22:37 / Sun Apr 15 09:30:17 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 528500  inst.: 58583314 (ipc=110.8) sim_rate=759 (inst/sec) elapsed = 0:21:25:00 / Sun Apr 15 09:32:40 2018
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 58616356 (ipc=110.8) sim_rate=758 (inst/sec) elapsed = 0:21:27:24 / Sun Apr 15 09:35:04 2018
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 58645011 (ipc=110.8) sim_rate=757 (inst/sec) elapsed = 0:21:29:47 / Sun Apr 15 09:37:27 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 530000  inst.: 58672929 (ipc=110.7) sim_rate=756 (inst/sec) elapsed = 0:21:32:11 / Sun Apr 15 09:39:51 2018
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 58705520 (ipc=110.7) sim_rate=755 (inst/sec) elapsed = 0:21:34:33 / Sun Apr 15 09:42:13 2018
GPGPU-Sim uArch: cycles simulated: 531000  inst.: 58736133 (ipc=110.6) sim_rate=754 (inst/sec) elapsed = 0:21:36:55 / Sun Apr 15 09:44:35 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(6,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 531500  inst.: 58762105 (ipc=110.6) sim_rate=753 (inst/sec) elapsed = 0:21:39:19 / Sun Apr 15 09:46:59 2018
GPGPU-Sim uArch: cycles simulated: 532000  inst.: 58784265 (ipc=110.5) sim_rate=752 (inst/sec) elapsed = 0:21:41:40 / Sun Apr 15 09:49:20 2018
GPGPU-Sim uArch: cycles simulated: 532500  inst.: 58817104 (ipc=110.5) sim_rate=751 (inst/sec) elapsed = 0:21:44:02 / Sun Apr 15 09:51:42 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(3,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 58848396 (ipc=110.4) sim_rate=750 (inst/sec) elapsed = 0:21:46:50 / Sun Apr 15 09:54:30 2018
GPGPU-Sim uArch: cycles simulated: 533500  inst.: 58875156 (ipc=110.4) sim_rate=749 (inst/sec) elapsed = 0:21:49:50 / Sun Apr 15 09:57:30 2018
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 58898823 (ipc=110.3) sim_rate=747 (inst/sec) elapsed = 0:21:52:51 / Sun Apr 15 10:00:31 2018
GPGPU-Sim uArch: cycles simulated: 534500  inst.: 58931626 (ipc=110.3) sim_rate=746 (inst/sec) elapsed = 0:21:55:52 / Sun Apr 15 10:03:32 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(1,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 535000  inst.: 58964850 (ipc=110.2) sim_rate=745 (inst/sec) elapsed = 0:21:58:54 / Sun Apr 15 10:06:34 2018
GPGPU-Sim uArch: cycles simulated: 535500  inst.: 58988411 (ipc=110.2) sim_rate=743 (inst/sec) elapsed = 0:22:01:56 / Sun Apr 15 10:09:36 2018
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 59012768 (ipc=110.1) sim_rate=742 (inst/sec) elapsed = 0:22:04:59 / Sun Apr 15 10:12:39 2018
GPGPU-Sim uArch: cycles simulated: 536500  inst.: 59041996 (ipc=110.1) sim_rate=740 (inst/sec) elapsed = 0:22:08:01 / Sun Apr 15 10:15:41 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 537000  inst.: 59079049 (ipc=110.0) sim_rate=739 (inst/sec) elapsed = 0:22:11:02 / Sun Apr 15 10:18:42 2018
GPGPU-Sim uArch: cycles simulated: 537500  inst.: 59108038 (ipc=110.0) sim_rate=738 (inst/sec) elapsed = 0:22:14:04 / Sun Apr 15 10:21:44 2018
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 59133766 (ipc=109.9) sim_rate=737 (inst/sec) elapsed = 0:22:17:05 / Sun Apr 15 10:24:45 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 538500  inst.: 59171389 (ipc=109.9) sim_rate=735 (inst/sec) elapsed = 0:22:20:08 / Sun Apr 15 10:27:48 2018
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 59209323 (ipc=109.9) sim_rate=734 (inst/sec) elapsed = 0:22:23:11 / Sun Apr 15 10:30:51 2018
GPGPU-Sim uArch: cycles simulated: 539500  inst.: 59231250 (ipc=109.8) sim_rate=733 (inst/sec) elapsed = 0:22:26:15 / Sun Apr 15 10:33:55 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(7,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 540000  inst.: 59255219 (ipc=109.7) sim_rate=731 (inst/sec) elapsed = 0:22:29:18 / Sun Apr 15 10:36:58 2018
GPGPU-Sim uArch: cycles simulated: 540500  inst.: 59292465 (ipc=109.7) sim_rate=730 (inst/sec) elapsed = 0:22:32:20 / Sun Apr 15 10:40:00 2018
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 59325223 (ipc=109.7) sim_rate=729 (inst/sec) elapsed = 0:22:35:24 / Sun Apr 15 10:43:04 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 541500  inst.: 59347778 (ipc=109.6) sim_rate=728 (inst/sec) elapsed = 0:22:38:28 / Sun Apr 15 10:46:08 2018
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 59366577 (ipc=109.5) sim_rate=726 (inst/sec) elapsed = 0:22:41:29 / Sun Apr 15 10:49:09 2018
GPGPU-Sim uArch: cycles simulated: 542500  inst.: 59391909 (ipc=109.5) sim_rate=725 (inst/sec) elapsed = 0:22:44:35 / Sun Apr 15 10:52:15 2018
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 59432076 (ipc=109.5) sim_rate=724 (inst/sec) elapsed = 0:22:47:40 / Sun Apr 15 10:55:20 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 543500  inst.: 59459597 (ipc=109.4) sim_rate=723 (inst/sec) elapsed = 0:22:50:32 / Sun Apr 15 10:58:12 2018
GPGPU-Sim uArch: cycles simulated: 544000  inst.: 59485254 (ipc=109.3) sim_rate=722 (inst/sec) elapsed = 0:22:52:55 / Sun Apr 15 11:00:35 2018
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 59512822 (ipc=109.3) sim_rate=721 (inst/sec) elapsed = 0:22:55:16 / Sun Apr 15 11:02:56 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(4,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 545000  inst.: 59543599 (ipc=109.3) sim_rate=720 (inst/sec) elapsed = 0:22:57:37 / Sun Apr 15 11:05:17 2018
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 59573884 (ipc=109.2) sim_rate=719 (inst/sec) elapsed = 0:22:59:58 / Sun Apr 15 11:07:38 2018
GPGPU-Sim uArch: cycles simulated: 546000  inst.: 59601846 (ipc=109.2) sim_rate=718 (inst/sec) elapsed = 0:23:02:19 / Sun Apr 15 11:09:59 2018
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 59633577 (ipc=109.1) sim_rate=717 (inst/sec) elapsed = 0:23:04:39 / Sun Apr 15 11:12:19 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(0,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 547000  inst.: 59664535 (ipc=109.1) sim_rate=716 (inst/sec) elapsed = 0:23:06:59 / Sun Apr 15 11:14:39 2018
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 59692765 (ipc=109.0) sim_rate=716 (inst/sec) elapsed = 0:23:09:21 / Sun Apr 15 11:17:01 2018
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 59732369 (ipc=109.0) sim_rate=715 (inst/sec) elapsed = 0:23:11:42 / Sun Apr 15 11:19:22 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 548500  inst.: 59765330 (ipc=109.0) sim_rate=714 (inst/sec) elapsed = 0:23:14:03 / Sun Apr 15 11:21:43 2018
GPGPU-Sim uArch: cycles simulated: 549000  inst.: 59791729 (ipc=108.9) sim_rate=713 (inst/sec) elapsed = 0:23:16:24 / Sun Apr 15 11:24:04 2018
GPGPU-Sim uArch: cycles simulated: 549500  inst.: 59816386 (ipc=108.9) sim_rate=712 (inst/sec) elapsed = 0:23:18:44 / Sun Apr 15 11:26:24 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 59844423 (ipc=108.8) sim_rate=711 (inst/sec) elapsed = 0:23:21:06 / Sun Apr 15 11:28:46 2018
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 59879234 (ipc=108.8) sim_rate=711 (inst/sec) elapsed = 0:23:23:28 / Sun Apr 15 11:31:08 2018
GPGPU-Sim uArch: cycles simulated: 551000  inst.: 59909424 (ipc=108.7) sim_rate=710 (inst/sec) elapsed = 0:23:25:50 / Sun Apr 15 11:33:30 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(2,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 59936699 (ipc=108.7) sim_rate=709 (inst/sec) elapsed = 0:23:28:11 / Sun Apr 15 11:35:51 2018
GPGPU-Sim uArch: cycles simulated: 552000  inst.: 59960885 (ipc=108.6) sim_rate=708 (inst/sec) elapsed = 0:23:30:33 / Sun Apr 15 11:38:13 2018
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 59988703 (ipc=108.6) sim_rate=707 (inst/sec) elapsed = 0:23:32:54 / Sun Apr 15 11:40:34 2018
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 60021807 (ipc=108.5) sim_rate=706 (inst/sec) elapsed = 0:23:35:15 / Sun Apr 15 11:42:55 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(8,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 60060001 (ipc=108.5) sim_rate=706 (inst/sec) elapsed = 0:23:37:36 / Sun Apr 15 11:45:16 2018
GPGPU-Sim uArch: cycles simulated: 554000  inst.: 60088786 (ipc=108.5) sim_rate=705 (inst/sec) elapsed = 0:23:39:59 / Sun Apr 15 11:47:39 2018
GPGPU-Sim uArch: cycles simulated: 554500  inst.: 60119241 (ipc=108.4) sim_rate=704 (inst/sec) elapsed = 0:23:42:21 / Sun Apr 15 11:50:01 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(5,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 555000  inst.: 60153418 (ipc=108.4) sim_rate=703 (inst/sec) elapsed = 0:23:44:42 / Sun Apr 15 11:52:22 2018
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 60183182 (ipc=108.3) sim_rate=702 (inst/sec) elapsed = 0:23:47:03 / Sun Apr 15 11:54:43 2018
GPGPU-Sim uArch: cycles simulated: 556000  inst.: 60210197 (ipc=108.3) sim_rate=702 (inst/sec) elapsed = 0:23:49:25 / Sun Apr 15 11:57:05 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(5,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 556500  inst.: 60244959 (ipc=108.3) sim_rate=701 (inst/sec) elapsed = 0:23:51:48 / Sun Apr 15 11:59:28 2018
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 60280394 (ipc=108.2) sim_rate=700 (inst/sec) elapsed = 0:23:54:11 / Sun Apr 15 12:01:51 2018
GPGPU-Sim uArch: cycles simulated: 557500  inst.: 60314680 (ipc=108.2) sim_rate=699 (inst/sec) elapsed = 0:23:56:37 / Sun Apr 15 12:04:17 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(0,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 60343708 (ipc=108.1) sim_rate=698 (inst/sec) elapsed = 0:23:59:02 / Sun Apr 15 12:06:42 2018
GPGPU-Sim uArch: cycles simulated: 558500  inst.: 60374547 (ipc=108.1) sim_rate=698 (inst/sec) elapsed = 1:0:01:27 / Sun Apr 15 12:09:07 2018
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60406363 (ipc=108.1) sim_rate=697 (inst/sec) elapsed = 1:0:03:53 / Sun Apr 15 12:11:33 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(2,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 559500  inst.: 60431721 (ipc=108.0) sim_rate=696 (inst/sec) elapsed = 1:0:06:18 / Sun Apr 15 12:13:58 2018
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 60460394 (ipc=108.0) sim_rate=695 (inst/sec) elapsed = 1:0:08:43 / Sun Apr 15 12:16:23 2018
GPGPU-Sim uArch: cycles simulated: 560500  inst.: 60485161 (ipc=107.9) sim_rate=694 (inst/sec) elapsed = 1:0:11:10 / Sun Apr 15 12:18:50 2018
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 60524227 (ipc=107.9) sim_rate=693 (inst/sec) elapsed = 1:0:13:37 / Sun Apr 15 12:21:17 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(8,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 561500  inst.: 60554728 (ipc=107.8) sim_rate=693 (inst/sec) elapsed = 1:0:16:05 / Sun Apr 15 12:23:45 2018
GPGPU-Sim uArch: cycles simulated: 562000  inst.: 60581650 (ipc=107.8) sim_rate=692 (inst/sec) elapsed = 1:0:18:31 / Sun Apr 15 12:26:11 2018
GPGPU-Sim uArch: cycles simulated: 562500  inst.: 60613372 (ipc=107.8) sim_rate=691 (inst/sec) elapsed = 1:0:20:57 / Sun Apr 15 12:28:37 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 60647639 (ipc=107.7) sim_rate=690 (inst/sec) elapsed = 1:0:23:24 / Sun Apr 15 12:31:04 2018
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 60683446 (ipc=107.7) sim_rate=689 (inst/sec) elapsed = 1:0:25:51 / Sun Apr 15 12:33:31 2018
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 60717518 (ipc=107.7) sim_rate=689 (inst/sec) elapsed = 1:0:28:17 / Sun Apr 15 12:35:57 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 564500  inst.: 60750672 (ipc=107.6) sim_rate=688 (inst/sec) elapsed = 1:0:30:45 / Sun Apr 15 12:38:25 2018
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 60778602 (ipc=107.6) sim_rate=687 (inst/sec) elapsed = 1:0:33:13 / Sun Apr 15 12:40:53 2018
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 60809956 (ipc=107.5) sim_rate=686 (inst/sec) elapsed = 1:0:35:40 / Sun Apr 15 12:43:20 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(6,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 566000  inst.: 60843155 (ipc=107.5) sim_rate=686 (inst/sec) elapsed = 1:0:38:07 / Sun Apr 15 12:45:47 2018
GPGPU-Sim uArch: cycles simulated: 566500  inst.: 60880251 (ipc=107.5) sim_rate=685 (inst/sec) elapsed = 1:0:40:35 / Sun Apr 15 12:48:15 2018
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 60913357 (ipc=107.4) sim_rate=684 (inst/sec) elapsed = 1:0:43:02 / Sun Apr 15 12:50:42 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(5,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 567500  inst.: 60942889 (ipc=107.4) sim_rate=683 (inst/sec) elapsed = 1:0:45:29 / Sun Apr 15 12:53:09 2018
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 60979312 (ipc=107.4) sim_rate=683 (inst/sec) elapsed = 1:0:47:56 / Sun Apr 15 12:55:36 2018
GPGPU-Sim uArch: cycles simulated: 568500  inst.: 61010855 (ipc=107.3) sim_rate=682 (inst/sec) elapsed = 1:0:50:25 / Sun Apr 15 12:58:05 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(4,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 61041023 (ipc=107.3) sim_rate=681 (inst/sec) elapsed = 1:0:52:52 / Sun Apr 15 13:00:32 2018
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 61074345 (ipc=107.2) sim_rate=680 (inst/sec) elapsed = 1:0:55:20 / Sun Apr 15 13:03:00 2018
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 61105773 (ipc=107.2) sim_rate=679 (inst/sec) elapsed = 1:0:57:48 / Sun Apr 15 13:05:28 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(0,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 570500  inst.: 61142118 (ipc=107.2) sim_rate=679 (inst/sec) elapsed = 1:1:00:16 / Sun Apr 15 13:07:56 2018
GPGPU-Sim uArch: cycles simulated: 571000  inst.: 61176448 (ipc=107.1) sim_rate=678 (inst/sec) elapsed = 1:1:02:43 / Sun Apr 15 13:10:23 2018
GPGPU-Sim uArch: cycles simulated: 571500  inst.: 61211410 (ipc=107.1) sim_rate=677 (inst/sec) elapsed = 1:1:05:12 / Sun Apr 15 13:12:52 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61243685 (ipc=107.1) sim_rate=677 (inst/sec) elapsed = 1:1:07:41 / Sun Apr 15 13:15:21 2018
GPGPU-Sim uArch: cycles simulated: 572500  inst.: 61277270 (ipc=107.0) sim_rate=676 (inst/sec) elapsed = 1:1:10:10 / Sun Apr 15 13:17:50 2018
GPGPU-Sim uArch: cycles simulated: 573000  inst.: 61315143 (ipc=107.0) sim_rate=675 (inst/sec) elapsed = 1:1:12:40 / Sun Apr 15 13:20:20 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 573500  inst.: 61346008 (ipc=107.0) sim_rate=674 (inst/sec) elapsed = 1:1:15:10 / Sun Apr 15 13:22:50 2018
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 61385343 (ipc=106.9) sim_rate=674 (inst/sec) elapsed = 1:1:17:41 / Sun Apr 15 13:25:21 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(7,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 574500  inst.: 61420379 (ipc=106.9) sim_rate=673 (inst/sec) elapsed = 1:1:20:11 / Sun Apr 15 13:27:51 2018
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 61448719 (ipc=106.9) sim_rate=672 (inst/sec) elapsed = 1:1:22:41 / Sun Apr 15 13:30:21 2018
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 61480847 (ipc=106.8) sim_rate=671 (inst/sec) elapsed = 1:1:25:10 / Sun Apr 15 13:32:50 2018
GPGPU-Sim uArch: cycles simulated: 576000  inst.: 61513009 (ipc=106.8) sim_rate=671 (inst/sec) elapsed = 1:1:27:40 / Sun Apr 15 13:35:20 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(8,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 61548852 (ipc=106.8) sim_rate=670 (inst/sec) elapsed = 1:1:30:11 / Sun Apr 15 13:37:51 2018
GPGPU-Sim uArch: cycles simulated: 577000  inst.: 61580722 (ipc=106.7) sim_rate=669 (inst/sec) elapsed = 1:1:32:41 / Sun Apr 15 13:40:21 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 577500  inst.: 61615784 (ipc=106.7) sim_rate=668 (inst/sec) elapsed = 1:1:35:11 / Sun Apr 15 13:42:51 2018
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 61651283 (ipc=106.7) sim_rate=668 (inst/sec) elapsed = 1:1:37:40 / Sun Apr 15 13:45:20 2018
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 61687999 (ipc=106.6) sim_rate=667 (inst/sec) elapsed = 1:1:40:11 / Sun Apr 15 13:47:51 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 61724557 (ipc=106.6) sim_rate=666 (inst/sec) elapsed = 1:1:42:42 / Sun Apr 15 13:50:22 2018
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 61762432 (ipc=106.6) sim_rate=666 (inst/sec) elapsed = 1:1:45:13 / Sun Apr 15 13:52:53 2018
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 61797499 (ipc=106.5) sim_rate=665 (inst/sec) elapsed = 1:1:47:43 / Sun Apr 15 13:55:23 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(6,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 580500  inst.: 61833262 (ipc=106.5) sim_rate=664 (inst/sec) elapsed = 1:1:50:14 / Sun Apr 15 13:57:54 2018
GPGPU-Sim uArch: cycles simulated: 581000  inst.: 61864926 (ipc=106.5) sim_rate=664 (inst/sec) elapsed = 1:1:52:46 / Sun Apr 15 14:00:26 2018
GPGPU-Sim uArch: cycles simulated: 581500  inst.: 61899741 (ipc=106.4) sim_rate=663 (inst/sec) elapsed = 1:1:55:19 / Sun Apr 15 14:02:59 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 61931717 (ipc=106.4) sim_rate=662 (inst/sec) elapsed = 1:1:57:50 / Sun Apr 15 14:05:30 2018
GPGPU-Sim uArch: cycles simulated: 582500  inst.: 61969483 (ipc=106.4) sim_rate=661 (inst/sec) elapsed = 1:2:00:22 / Sun Apr 15 14:08:02 2018
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 62001957 (ipc=106.3) sim_rate=661 (inst/sec) elapsed = 1:2:02:53 / Sun Apr 15 14:10:33 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(4,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 62038476 (ipc=106.3) sim_rate=660 (inst/sec) elapsed = 1:2:05:25 / Sun Apr 15 14:13:05 2018
GPGPU-Sim uArch: cycles simulated: 584000  inst.: 62076400 (ipc=106.3) sim_rate=659 (inst/sec) elapsed = 1:2:07:58 / Sun Apr 15 14:15:38 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(7,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 62112257 (ipc=106.3) sim_rate=659 (inst/sec) elapsed = 1:2:10:30 / Sun Apr 15 14:18:10 2018
GPGPU-Sim uArch: cycles simulated: 585000  inst.: 62140107 (ipc=106.2) sim_rate=658 (inst/sec) elapsed = 1:2:13:01 / Sun Apr 15 14:20:41 2018
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62173797 (ipc=106.2) sim_rate=657 (inst/sec) elapsed = 1:2:15:33 / Sun Apr 15 14:23:13 2018
GPGPU-Sim uArch: cycles simulated: 586000  inst.: 62209626 (ipc=106.2) sim_rate=657 (inst/sec) elapsed = 1:2:18:05 / Sun Apr 15 14:25:45 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(7,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62241450 (ipc=106.1) sim_rate=656 (inst/sec) elapsed = 1:2:20:38 / Sun Apr 15 14:28:18 2018
GPGPU-Sim uArch: cycles simulated: 587000  inst.: 62281447 (ipc=106.1) sim_rate=655 (inst/sec) elapsed = 1:2:23:10 / Sun Apr 15 14:30:50 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(0,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62313986 (ipc=106.1) sim_rate=654 (inst/sec) elapsed = 1:2:25:44 / Sun Apr 15 14:33:24 2018
GPGPU-Sim uArch: cycles simulated: 588000  inst.: 62349202 (ipc=106.0) sim_rate=654 (inst/sec) elapsed = 1:2:28:18 / Sun Apr 15 14:35:58 2018
GPGPU-Sim uArch: cycles simulated: 588500  inst.: 62382562 (ipc=106.0) sim_rate=653 (inst/sec) elapsed = 1:2:30:50 / Sun Apr 15 14:38:30 2018
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 62408309 (ipc=106.0) sim_rate=652 (inst/sec) elapsed = 1:2:33:23 / Sun Apr 15 14:41:03 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(0,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 62448377 (ipc=105.9) sim_rate=652 (inst/sec) elapsed = 1:2:35:55 / Sun Apr 15 14:43:35 2018
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 62482217 (ipc=105.9) sim_rate=651 (inst/sec) elapsed = 1:2:38:28 / Sun Apr 15 14:46:08 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(7,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 590500  inst.: 62520765 (ipc=105.9) sim_rate=650 (inst/sec) elapsed = 1:2:41:01 / Sun Apr 15 14:48:41 2018
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 62555406 (ipc=105.8) sim_rate=650 (inst/sec) elapsed = 1:2:43:34 / Sun Apr 15 14:51:14 2018
GPGPU-Sim uArch: cycles simulated: 591500  inst.: 62591916 (ipc=105.8) sim_rate=649 (inst/sec) elapsed = 1:2:46:09 / Sun Apr 15 14:53:49 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 62630674 (ipc=105.8) sim_rate=648 (inst/sec) elapsed = 1:2:48:44 / Sun Apr 15 14:56:24 2018
GPGPU-Sim uArch: cycles simulated: 592500  inst.: 62669903 (ipc=105.8) sim_rate=648 (inst/sec) elapsed = 1:2:51:19 / Sun Apr 15 14:58:59 2018
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 62703878 (ipc=105.7) sim_rate=647 (inst/sec) elapsed = 1:2:53:53 / Sun Apr 15 15:01:33 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 593500  inst.: 62740703 (ipc=105.7) sim_rate=646 (inst/sec) elapsed = 1:2:56:27 / Sun Apr 15 15:04:07 2018
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 62777972 (ipc=105.7) sim_rate=646 (inst/sec) elapsed = 1:2:59:00 / Sun Apr 15 15:06:40 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 594500  inst.: 62812159 (ipc=105.7) sim_rate=645 (inst/sec) elapsed = 1:3:01:35 / Sun Apr 15 15:09:15 2018
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 62852074 (ipc=105.6) sim_rate=644 (inst/sec) elapsed = 1:3:04:10 / Sun Apr 15 15:11:50 2018
GPGPU-Sim uArch: cycles simulated: 595500  inst.: 62880766 (ipc=105.6) sim_rate=644 (inst/sec) elapsed = 1:3:06:45 / Sun Apr 15 15:14:25 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(3,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 62916786 (ipc=105.6) sim_rate=643 (inst/sec) elapsed = 1:3:09:19 / Sun Apr 15 15:16:59 2018
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 62956027 (ipc=105.5) sim_rate=642 (inst/sec) elapsed = 1:3:11:54 / Sun Apr 15 15:19:34 2018
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 62992650 (ipc=105.5) sim_rate=642 (inst/sec) elapsed = 1:3:14:29 / Sun Apr 15 15:22:09 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(7,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 597500  inst.: 63020148 (ipc=105.5) sim_rate=641 (inst/sec) elapsed = 1:3:17:05 / Sun Apr 15 15:24:45 2018
GPGPU-Sim uArch: cycles simulated: 598000  inst.: 63057318 (ipc=105.4) sim_rate=640 (inst/sec) elapsed = 1:3:19:39 / Sun Apr 15 15:27:19 2018
GPGPU-Sim uArch: cycles simulated: 598500  inst.: 63093541 (ipc=105.4) sim_rate=640 (inst/sec) elapsed = 1:3:22:14 / Sun Apr 15 15:29:54 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 599000  inst.: 63121972 (ipc=105.4) sim_rate=639 (inst/sec) elapsed = 1:3:24:50 / Sun Apr 15 15:32:30 2018
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 63161237 (ipc=105.4) sim_rate=638 (inst/sec) elapsed = 1:3:27:25 / Sun Apr 15 15:35:05 2018
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 63193888 (ipc=105.3) sim_rate=638 (inst/sec) elapsed = 1:3:30:01 / Sun Apr 15 15:37:41 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(5,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 600500  inst.: 63222584 (ipc=105.3) sim_rate=637 (inst/sec) elapsed = 1:3:32:37 / Sun Apr 15 15:40:17 2018
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63260850 (ipc=105.3) sim_rate=636 (inst/sec) elapsed = 1:3:35:13 / Sun Apr 15 15:42:53 2018
GPGPU-Sim uArch: cycles simulated: 601500  inst.: 63292869 (ipc=105.2) sim_rate=636 (inst/sec) elapsed = 1:3:37:50 / Sun Apr 15 15:45:30 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63321263 (ipc=105.2) sim_rate=635 (inst/sec) elapsed = 1:3:40:26 / Sun Apr 15 15:48:06 2018
GPGPU-Sim uArch: cycles simulated: 602500  inst.: 63360430 (ipc=105.2) sim_rate=634 (inst/sec) elapsed = 1:3:43:03 / Sun Apr 15 15:50:43 2018
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63396739 (ipc=105.1) sim_rate=634 (inst/sec) elapsed = 1:3:45:41 / Sun Apr 15 15:53:21 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 603500  inst.: 63431667 (ipc=105.1) sim_rate=633 (inst/sec) elapsed = 1:3:48:18 / Sun Apr 15 15:55:58 2018
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63461330 (ipc=105.1) sim_rate=632 (inst/sec) elapsed = 1:3:50:55 / Sun Apr 15 15:58:35 2018
GPGPU-Sim uArch: cycles simulated: 604500  inst.: 63494787 (ipc=105.0) sim_rate=632 (inst/sec) elapsed = 1:3:53:32 / Sun Apr 15 16:01:12 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(2,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 605000  inst.: 63530368 (ipc=105.0) sim_rate=631 (inst/sec) elapsed = 1:3:56:09 / Sun Apr 15 16:03:49 2018
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 63569743 (ipc=105.0) sim_rate=631 (inst/sec) elapsed = 1:3:58:45 / Sun Apr 15 16:06:25 2018
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 63601473 (ipc=105.0) sim_rate=630 (inst/sec) elapsed = 1:4:01:23 / Sun Apr 15 16:09:03 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(3,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 606500  inst.: 63631310 (ipc=104.9) sim_rate=629 (inst/sec) elapsed = 1:4:04:00 / Sun Apr 15 16:11:40 2018
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 63667663 (ipc=104.9) sim_rate=629 (inst/sec) elapsed = 1:4:06:37 / Sun Apr 15 16:14:17 2018
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 63700423 (ipc=104.9) sim_rate=628 (inst/sec) elapsed = 1:4:09:15 / Sun Apr 15 16:16:55 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 608000  inst.: 63723555 (ipc=104.8) sim_rate=627 (inst/sec) elapsed = 1:4:11:53 / Sun Apr 15 16:19:33 2018
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 63760504 (ipc=104.8) sim_rate=627 (inst/sec) elapsed = 1:4:14:30 / Sun Apr 15 16:22:10 2018
GPGPU-Sim uArch: cycles simulated: 609000  inst.: 63795674 (ipc=104.8) sim_rate=626 (inst/sec) elapsed = 1:4:17:08 / Sun Apr 15 16:24:48 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 63827121 (ipc=104.7) sim_rate=625 (inst/sec) elapsed = 1:4:19:47 / Sun Apr 15 16:27:27 2018
GPGPU-Sim uArch: cycles simulated: 610000  inst.: 63861101 (ipc=104.7) sim_rate=625 (inst/sec) elapsed = 1:4:22:25 / Sun Apr 15 16:30:05 2018
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 63889353 (ipc=104.7) sim_rate=624 (inst/sec) elapsed = 1:4:25:01 / Sun Apr 15 16:32:41 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 611000  inst.: 63917157 (ipc=104.6) sim_rate=623 (inst/sec) elapsed = 1:4:27:36 / Sun Apr 15 16:35:16 2018
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 63956877 (ipc=104.6) sim_rate=623 (inst/sec) elapsed = 1:4:30:14 / Sun Apr 15 16:37:54 2018
GPGPU-Sim uArch: cycles simulated: 612000  inst.: 63983314 (ipc=104.5) sim_rate=622 (inst/sec) elapsed = 1:4:32:55 / Sun Apr 15 16:40:35 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 64009992 (ipc=104.5) sim_rate=621 (inst/sec) elapsed = 1:4:35:33 / Sun Apr 15 16:43:13 2018
GPGPU-Sim uArch: cycles simulated: 613000  inst.: 64045453 (ipc=104.5) sim_rate=621 (inst/sec) elapsed = 1:4:38:12 / Sun Apr 15 16:45:52 2018
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 64071675 (ipc=104.4) sim_rate=620 (inst/sec) elapsed = 1:4:40:53 / Sun Apr 15 16:48:33 2018
GPGPU-Sim uArch: cycles simulated: 614000  inst.: 64098817 (ipc=104.4) sim_rate=619 (inst/sec) elapsed = 1:4:43:32 / Sun Apr 15 16:51:12 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(5,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64132178 (ipc=104.4) sim_rate=618 (inst/sec) elapsed = 1:4:46:47 / Sun Apr 15 16:54:27 2018
GPGPU-Sim uArch: cycles simulated: 615000  inst.: 64166943 (ipc=104.3) sim_rate=618 (inst/sec) elapsed = 1:4:50:16 / Sun Apr 15 16:57:56 2018
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64193745 (ipc=104.3) sim_rate=617 (inst/sec) elapsed = 1:4:53:45 / Sun Apr 15 17:01:25 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 616000  inst.: 64223460 (ipc=104.3) sim_rate=616 (inst/sec) elapsed = 1:4:57:15 / Sun Apr 15 17:04:55 2018
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64253540 (ipc=104.2) sim_rate=615 (inst/sec) elapsed = 1:5:00:44 / Sun Apr 15 17:08:24 2018
GPGPU-Sim uArch: cycles simulated: 617000  inst.: 64285907 (ipc=104.2) sim_rate=614 (inst/sec) elapsed = 1:5:04:14 / Sun Apr 15 17:11:54 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 64313401 (ipc=104.2) sim_rate=613 (inst/sec) elapsed = 1:5:07:43 / Sun Apr 15 17:15:23 2018
GPGPU-Sim uArch: cycles simulated: 618000  inst.: 64342517 (ipc=104.1) sim_rate=612 (inst/sec) elapsed = 1:5:11:11 / Sun Apr 15 17:18:51 2018
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 64376521 (ipc=104.1) sim_rate=611 (inst/sec) elapsed = 1:5:14:41 / Sun Apr 15 17:22:21 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 64413433 (ipc=104.1) sim_rate=610 (inst/sec) elapsed = 1:5:18:10 / Sun Apr 15 17:25:50 2018
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 64440828 (ipc=104.0) sim_rate=609 (inst/sec) elapsed = 1:5:21:39 / Sun Apr 15 17:29:19 2018
GPGPU-Sim uArch: cycles simulated: 620000  inst.: 64472206 (ipc=104.0) sim_rate=608 (inst/sec) elapsed = 1:5:25:05 / Sun Apr 15 17:32:45 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(6,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 620500  inst.: 64500389 (ipc=103.9) sim_rate=607 (inst/sec) elapsed = 1:5:28:23 / Sun Apr 15 17:36:03 2018
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 64531551 (ipc=103.9) sim_rate=607 (inst/sec) elapsed = 1:5:31:42 / Sun Apr 15 17:39:22 2018
GPGPU-Sim uArch: cycles simulated: 621500  inst.: 64561527 (ipc=103.9) sim_rate=606 (inst/sec) elapsed = 1:5:35:00 / Sun Apr 15 17:42:40 2018
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 64589400 (ipc=103.8) sim_rate=605 (inst/sec) elapsed = 1:5:37:50 / Sun Apr 15 17:45:30 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 622500  inst.: 64619696 (ipc=103.8) sim_rate=604 (inst/sec) elapsed = 1:5:40:33 / Sun Apr 15 17:48:13 2018
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 64650753 (ipc=103.8) sim_rate=604 (inst/sec) elapsed = 1:5:43:18 / Sun Apr 15 17:50:58 2018
GPGPU-Sim uArch: cycles simulated: 623500  inst.: 64687748 (ipc=103.7) sim_rate=603 (inst/sec) elapsed = 1:5:46:01 / Sun Apr 15 17:53:41 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(8,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 624000  inst.: 64720521 (ipc=103.7) sim_rate=603 (inst/sec) elapsed = 1:5:48:44 / Sun Apr 15 17:56:24 2018
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 64749169 (ipc=103.7) sim_rate=602 (inst/sec) elapsed = 1:5:51:27 / Sun Apr 15 17:59:07 2018
GPGPU-Sim uArch: cycles simulated: 625000  inst.: 64775623 (ipc=103.6) sim_rate=601 (inst/sec) elapsed = 1:5:54:10 / Sun Apr 15 18:01:50 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 625500  inst.: 64804252 (ipc=103.6) sim_rate=601 (inst/sec) elapsed = 1:5:56:52 / Sun Apr 15 18:04:32 2018
GPGPU-Sim uArch: cycles simulated: 626000  inst.: 64837089 (ipc=103.6) sim_rate=600 (inst/sec) elapsed = 1:5:59:36 / Sun Apr 15 18:07:16 2018
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 64868597 (ipc=103.5) sim_rate=599 (inst/sec) elapsed = 1:6:02:19 / Sun Apr 15 18:09:59 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 627000  inst.: 64900628 (ipc=103.5) sim_rate=599 (inst/sec) elapsed = 1:6:05:02 / Sun Apr 15 18:12:42 2018
GPGPU-Sim uArch: cycles simulated: 627500  inst.: 64931292 (ipc=103.5) sim_rate=598 (inst/sec) elapsed = 1:6:07:45 / Sun Apr 15 18:15:25 2018
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 64961244 (ipc=103.4) sim_rate=598 (inst/sec) elapsed = 1:6:10:30 / Sun Apr 15 18:18:10 2018
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 64988107 (ipc=103.4) sim_rate=597 (inst/sec) elapsed = 1:6:13:16 / Sun Apr 15 18:20:56 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 629000  inst.: 65021294 (ipc=103.4) sim_rate=596 (inst/sec) elapsed = 1:6:15:58 / Sun Apr 15 18:23:38 2018
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 65052741 (ipc=103.3) sim_rate=596 (inst/sec) elapsed = 1:6:18:41 / Sun Apr 15 18:26:21 2018
GPGPU-Sim uArch: cycles simulated: 630000  inst.: 65083782 (ipc=103.3) sim_rate=595 (inst/sec) elapsed = 1:6:21:37 / Sun Apr 15 18:29:17 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 65112430 (ipc=103.3) sim_rate=594 (inst/sec) elapsed = 1:6:24:59 / Sun Apr 15 18:32:39 2018
GPGPU-Sim uArch: cycles simulated: 631000  inst.: 65139681 (ipc=103.2) sim_rate=593 (inst/sec) elapsed = 1:6:28:18 / Sun Apr 15 18:35:58 2018
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 65171887 (ipc=103.2) sim_rate=593 (inst/sec) elapsed = 1:6:31:38 / Sun Apr 15 18:39:18 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 632000  inst.: 65199878 (ipc=103.2) sim_rate=592 (inst/sec) elapsed = 1:6:35:13 / Sun Apr 15 18:42:53 2018
GPGPU-Sim uArch: cycles simulated: 632500  inst.: 65224460 (ipc=103.1) sim_rate=591 (inst/sec) elapsed = 1:6:38:48 / Sun Apr 15 18:46:28 2018
GPGPU-Sim uArch: cycles simulated: 633000  inst.: 65254916 (ipc=103.1) sim_rate=590 (inst/sec) elapsed = 1:6:42:22 / Sun Apr 15 18:50:02 2018
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 65280564 (ipc=103.0) sim_rate=589 (inst/sec) elapsed = 1:6:45:58 / Sun Apr 15 18:53:38 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(1,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 634000  inst.: 65307120 (ipc=103.0) sim_rate=588 (inst/sec) elapsed = 1:6:49:33 / Sun Apr 15 18:57:13 2018
GPGPU-Sim uArch: cycles simulated: 634500  inst.: 65336526 (ipc=103.0) sim_rate=587 (inst/sec) elapsed = 1:6:53:08 / Sun Apr 15 19:00:48 2018
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 65364056 (ipc=102.9) sim_rate=586 (inst/sec) elapsed = 1:6:56:42 / Sun Apr 15 19:04:22 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(2,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 65393972 (ipc=102.9) sim_rate=585 (inst/sec) elapsed = 1:7:00:08 / Sun Apr 15 19:07:48 2018
GPGPU-Sim uArch: cycles simulated: 636000  inst.: 65423470 (ipc=102.9) sim_rate=585 (inst/sec) elapsed = 1:7:02:54 / Sun Apr 15 19:10:34 2018
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 65454455 (ipc=102.8) sim_rate=584 (inst/sec) elapsed = 1:7:05:56 / Sun Apr 15 19:13:36 2018
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 65481956 (ipc=102.8) sim_rate=583 (inst/sec) elapsed = 1:7:09:21 / Sun Apr 15 19:17:01 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(5,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 637500  inst.: 65508493 (ipc=102.8) sim_rate=582 (inst/sec) elapsed = 1:7:12:56 / Sun Apr 15 19:20:36 2018
GPGPU-Sim uArch: cycles simulated: 638000  inst.: 65538504 (ipc=102.7) sim_rate=582 (inst/sec) elapsed = 1:7:16:30 / Sun Apr 15 19:24:10 2018
GPGPU-Sim uArch: cycles simulated: 638500  inst.: 65569379 (ipc=102.7) sim_rate=581 (inst/sec) elapsed = 1:7:20:05 / Sun Apr 15 19:27:45 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 639000  inst.: 65597719 (ipc=102.7) sim_rate=580 (inst/sec) elapsed = 1:7:23:40 / Sun Apr 15 19:31:20 2018
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 65625378 (ipc=102.6) sim_rate=579 (inst/sec) elapsed = 1:7:27:15 / Sun Apr 15 19:34:55 2018
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 65653662 (ipc=102.6) sim_rate=578 (inst/sec) elapsed = 1:7:30:49 / Sun Apr 15 19:38:29 2018
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 65681031 (ipc=102.5) sim_rate=577 (inst/sec) elapsed = 1:7:34:24 / Sun Apr 15 19:42:04 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 641000  inst.: 65706827 (ipc=102.5) sim_rate=577 (inst/sec) elapsed = 1:7:37:48 / Sun Apr 15 19:45:28 2018
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 65732109 (ipc=102.5) sim_rate=576 (inst/sec) elapsed = 1:7:40:41 / Sun Apr 15 19:48:21 2018
GPGPU-Sim uArch: cycles simulated: 642000  inst.: 65764714 (ipc=102.4) sim_rate=575 (inst/sec) elapsed = 1:7:43:28 / Sun Apr 15 19:51:08 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(8,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 65792991 (ipc=102.4) sim_rate=575 (inst/sec) elapsed = 1:7:46:14 / Sun Apr 15 19:53:54 2018
GPGPU-Sim uArch: cycles simulated: 643000  inst.: 65818249 (ipc=102.4) sim_rate=574 (inst/sec) elapsed = 1:7:48:59 / Sun Apr 15 19:56:39 2018
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 65849616 (ipc=102.3) sim_rate=574 (inst/sec) elapsed = 1:7:51:45 / Sun Apr 15 19:59:25 2018
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 65872755 (ipc=102.3) sim_rate=573 (inst/sec) elapsed = 1:7:54:31 / Sun Apr 15 20:02:11 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(6,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 644500  inst.: 65898380 (ipc=102.2) sim_rate=572 (inst/sec) elapsed = 1:7:57:15 / Sun Apr 15 20:04:55 2018
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 65928381 (ipc=102.2) sim_rate=572 (inst/sec) elapsed = 1:7:59:59 / Sun Apr 15 20:07:39 2018
GPGPU-Sim uArch: cycles simulated: 645500  inst.: 65953325 (ipc=102.2) sim_rate=571 (inst/sec) elapsed = 1:8:02:43 / Sun Apr 15 20:10:23 2018
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 65980250 (ipc=102.1) sim_rate=571 (inst/sec) elapsed = 1:8:05:28 / Sun Apr 15 20:13:08 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(5,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 646500  inst.: 66007276 (ipc=102.1) sim_rate=570 (inst/sec) elapsed = 1:8:08:14 / Sun Apr 15 20:15:54 2018
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 66030850 (ipc=102.1) sim_rate=569 (inst/sec) elapsed = 1:8:11:01 / Sun Apr 15 20:18:41 2018
GPGPU-Sim uArch: cycles simulated: 647500  inst.: 66061075 (ipc=102.0) sim_rate=569 (inst/sec) elapsed = 1:8:13:49 / Sun Apr 15 20:21:29 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(0,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 66090527 (ipc=102.0) sim_rate=568 (inst/sec) elapsed = 1:8:16:37 / Sun Apr 15 20:24:17 2018
GPGPU-Sim uArch: cycles simulated: 648500  inst.: 66122335 (ipc=102.0) sim_rate=568 (inst/sec) elapsed = 1:8:19:25 / Sun Apr 15 20:27:05 2018
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 66149824 (ipc=101.9) sim_rate=567 (inst/sec) elapsed = 1:8:22:18 / Sun Apr 15 20:29:58 2018
GPGPU-Sim uArch: cycles simulated: 649500  inst.: 66176673 (ipc=101.9) sim_rate=567 (inst/sec) elapsed = 1:8:25:08 / Sun Apr 15 20:32:48 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(6,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 66207612 (ipc=101.9) sim_rate=566 (inst/sec) elapsed = 1:8:27:57 / Sun Apr 15 20:35:37 2018
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 66237118 (ipc=101.8) sim_rate=565 (inst/sec) elapsed = 1:8:30:45 / Sun Apr 15 20:38:25 2018
GPGPU-Sim uArch: cycles simulated: 651000  inst.: 66263010 (ipc=101.8) sim_rate=565 (inst/sec) elapsed = 1:8:33:33 / Sun Apr 15 20:41:13 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66295104 (ipc=101.8) sim_rate=564 (inst/sec) elapsed = 1:8:36:21 / Sun Apr 15 20:44:01 2018
GPGPU-Sim uArch: cycles simulated: 652000  inst.: 66316788 (ipc=101.7) sim_rate=564 (inst/sec) elapsed = 1:8:39:09 / Sun Apr 15 20:46:49 2018
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 66344954 (ipc=101.7) sim_rate=563 (inst/sec) elapsed = 1:8:41:56 / Sun Apr 15 20:49:36 2018
GPGPU-Sim uArch: cycles simulated: 653000  inst.: 66371019 (ipc=101.6) sim_rate=563 (inst/sec) elapsed = 1:8:44:44 / Sun Apr 15 20:52:24 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 653500  inst.: 66395256 (ipc=101.6) sim_rate=562 (inst/sec) elapsed = 1:8:47:31 / Sun Apr 15 20:55:11 2018
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 66421883 (ipc=101.6) sim_rate=561 (inst/sec) elapsed = 1:8:50:19 / Sun Apr 15 20:57:59 2018
GPGPU-Sim uArch: cycles simulated: 654500  inst.: 66452007 (ipc=101.5) sim_rate=561 (inst/sec) elapsed = 1:8:53:09 / Sun Apr 15 21:00:49 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 66488251 (ipc=101.5) sim_rate=560 (inst/sec) elapsed = 1:8:56:00 / Sun Apr 15 21:03:40 2018
GPGPU-Sim uArch: cycles simulated: 655500  inst.: 66518727 (ipc=101.5) sim_rate=560 (inst/sec) elapsed = 1:8:58:48 / Sun Apr 15 21:06:28 2018
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 66549656 (ipc=101.4) sim_rate=559 (inst/sec) elapsed = 1:9:01:37 / Sun Apr 15 21:09:17 2018
GPGPU-Sim uArch: cycles simulated: 656500  inst.: 66577579 (ipc=101.4) sim_rate=559 (inst/sec) elapsed = 1:9:04:24 / Sun Apr 15 21:12:04 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(5,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 657000  inst.: 66605175 (ipc=101.4) sim_rate=558 (inst/sec) elapsed = 1:9:07:12 / Sun Apr 15 21:14:52 2018
GPGPU-Sim uArch: cycles simulated: 657500  inst.: 66633538 (ipc=101.3) sim_rate=558 (inst/sec) elapsed = 1:9:09:59 / Sun Apr 15 21:17:39 2018
GPGPU-Sim uArch: cycles simulated: 658000  inst.: 66659595 (ipc=101.3) sim_rate=557 (inst/sec) elapsed = 1:9:13:03 / Sun Apr 15 21:20:43 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(4,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 66683745 (ipc=101.3) sim_rate=556 (inst/sec) elapsed = 1:9:16:24 / Sun Apr 15 21:24:04 2018
GPGPU-Sim uArch: cycles simulated: 659000  inst.: 66710812 (ipc=101.2) sim_rate=555 (inst/sec) elapsed = 1:9:19:46 / Sun Apr 15 21:27:26 2018
GPGPU-Sim uArch: cycles simulated: 659500  inst.: 66733370 (ipc=101.2) sim_rate=555 (inst/sec) elapsed = 1:9:23:12 / Sun Apr 15 21:30:52 2018
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 66759799 (ipc=101.2) sim_rate=554 (inst/sec) elapsed = 1:9:26:35 / Sun Apr 15 21:34:15 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(7,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 660500  inst.: 66786802 (ipc=101.1) sim_rate=553 (inst/sec) elapsed = 1:9:29:58 / Sun Apr 15 21:37:38 2018
GPGPU-Sim uArch: cycles simulated: 661000  inst.: 66817142 (ipc=101.1) sim_rate=553 (inst/sec) elapsed = 1:9:33:20 / Sun Apr 15 21:41:00 2018
GPGPU-Sim uArch: cycles simulated: 661500  inst.: 66849339 (ipc=101.1) sim_rate=552 (inst/sec) elapsed = 1:9:36:45 / Sun Apr 15 21:44:25 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(8,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 66878734 (ipc=101.0) sim_rate=551 (inst/sec) elapsed = 1:9:40:06 / Sun Apr 15 21:47:46 2018
GPGPU-Sim uArch: cycles simulated: 662500  inst.: 66904356 (ipc=101.0) sim_rate=551 (inst/sec) elapsed = 1:9:43:30 / Sun Apr 15 21:51:10 2018
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 66934941 (ipc=101.0) sim_rate=550 (inst/sec) elapsed = 1:9:46:53 / Sun Apr 15 21:54:33 2018
GPGPU-Sim uArch: cycles simulated: 663500  inst.: 66963442 (ipc=100.9) sim_rate=549 (inst/sec) elapsed = 1:9:50:14 / Sun Apr 15 21:57:54 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 66992411 (ipc=100.9) sim_rate=549 (inst/sec) elapsed = 1:9:53:34 / Sun Apr 15 22:01:14 2018
GPGPU-Sim uArch: cycles simulated: 664500  inst.: 67023026 (ipc=100.9) sim_rate=548 (inst/sec) elapsed = 1:9:56:38 / Sun Apr 15 22:04:18 2018
GPGPU-Sim uArch: cycles simulated: 665000  inst.: 67047556 (ipc=100.8) sim_rate=547 (inst/sec) elapsed = 1:9:59:28 / Sun Apr 15 22:07:08 2018
GPGPU-Sim uArch: cycles simulated: 665500  inst.: 67071860 (ipc=100.8) sim_rate=547 (inst/sec) elapsed = 1:10:02:18 / Sun Apr 15 22:09:58 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(7,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 67098154 (ipc=100.7) sim_rate=546 (inst/sec) elapsed = 1:10:05:09 / Sun Apr 15 22:12:49 2018
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 67127652 (ipc=100.7) sim_rate=546 (inst/sec) elapsed = 1:10:08:00 / Sun Apr 15 22:15:40 2018
GPGPU-Sim uArch: cycles simulated: 667000  inst.: 67160772 (ipc=100.7) sim_rate=545 (inst/sec) elapsed = 1:10:10:54 / Sun Apr 15 22:18:34 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(7,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 667500  inst.: 67188116 (ipc=100.7) sim_rate=545 (inst/sec) elapsed = 1:10:13:48 / Sun Apr 15 22:21:28 2018
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67216342 (ipc=100.6) sim_rate=544 (inst/sec) elapsed = 1:10:16:41 / Sun Apr 15 22:24:21 2018
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 67247469 (ipc=100.6) sim_rate=544 (inst/sec) elapsed = 1:10:19:32 / Sun Apr 15 22:27:12 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(0,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 67274966 (ipc=100.6) sim_rate=543 (inst/sec) elapsed = 1:10:22:23 / Sun Apr 15 22:30:03 2018
GPGPU-Sim uArch: cycles simulated: 669500  inst.: 67304596 (ipc=100.5) sim_rate=543 (inst/sec) elapsed = 1:10:25:15 / Sun Apr 15 22:32:55 2018
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 67337140 (ipc=100.5) sim_rate=542 (inst/sec) elapsed = 1:10:28:09 / Sun Apr 15 22:35:49 2018
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 67370205 (ipc=100.5) sim_rate=542 (inst/sec) elapsed = 1:10:31:02 / Sun Apr 15 22:38:42 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 671000  inst.: 67400876 (ipc=100.4) sim_rate=541 (inst/sec) elapsed = 1:10:33:54 / Sun Apr 15 22:41:34 2018
GPGPU-Sim uArch: cycles simulated: 671500  inst.: 67428223 (ipc=100.4) sim_rate=541 (inst/sec) elapsed = 1:10:36:48 / Sun Apr 15 22:44:28 2018
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67457476 (ipc=100.4) sim_rate=540 (inst/sec) elapsed = 1:10:39:41 / Sun Apr 15 22:47:21 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(7,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 672500  inst.: 67491341 (ipc=100.4) sim_rate=540 (inst/sec) elapsed = 1:10:42:36 / Sun Apr 15 22:50:16 2018
GPGPU-Sim uArch: cycles simulated: 673000  inst.: 67520611 (ipc=100.3) sim_rate=539 (inst/sec) elapsed = 1:10:45:31 / Sun Apr 15 22:53:11 2018
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 67546174 (ipc=100.3) sim_rate=539 (inst/sec) elapsed = 1:10:48:25 / Sun Apr 15 22:56:05 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(8,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 674000  inst.: 67577780 (ipc=100.3) sim_rate=538 (inst/sec) elapsed = 1:10:51:19 / Sun Apr 15 22:58:59 2018
GPGPU-Sim uArch: cycles simulated: 674500  inst.: 67608021 (ipc=100.2) sim_rate=538 (inst/sec) elapsed = 1:10:54:15 / Sun Apr 15 23:01:55 2018
GPGPU-Sim uArch: cycles simulated: 675000  inst.: 67640422 (ipc=100.2) sim_rate=537 (inst/sec) elapsed = 1:10:57:10 / Sun Apr 15 23:04:50 2018
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 67663070 (ipc=100.2) sim_rate=536 (inst/sec) elapsed = 1:11:00:06 / Sun Apr 15 23:07:46 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(0,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 676000  inst.: 67695345 (ipc=100.1) sim_rate=536 (inst/sec) elapsed = 1:11:03:04 / Sun Apr 15 23:10:44 2018
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 67727515 (ipc=100.1) sim_rate=535 (inst/sec) elapsed = 1:11:06:01 / Sun Apr 15 23:13:41 2018
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 67757534 (ipc=100.1) sim_rate=535 (inst/sec) elapsed = 1:11:08:58 / Sun Apr 15 23:16:38 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(5,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 67785015 (ipc=100.1) sim_rate=534 (inst/sec) elapsed = 1:11:11:55 / Sun Apr 15 23:19:35 2018
GPGPU-Sim uArch: cycles simulated: 678000  inst.: 67811410 (ipc=100.0) sim_rate=534 (inst/sec) elapsed = 1:11:14:51 / Sun Apr 15 23:22:31 2018
GPGPU-Sim uArch: cycles simulated: 678500  inst.: 67839927 (ipc=100.0) sim_rate=533 (inst/sec) elapsed = 1:11:17:48 / Sun Apr 15 23:25:28 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(2,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 67873620 (ipc=100.0) sim_rate=533 (inst/sec) elapsed = 1:11:20:45 / Sun Apr 15 23:28:25 2018
GPGPU-Sim uArch: cycles simulated: 679500  inst.: 67901896 (ipc=99.9) sim_rate=532 (inst/sec) elapsed = 1:11:23:41 / Sun Apr 15 23:31:21 2018
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 67931012 (ipc=99.9) sim_rate=532 (inst/sec) elapsed = 1:11:26:38 / Sun Apr 15 23:34:18 2018
GPGPU-Sim uArch: cycles simulated: 680500  inst.: 67957180 (ipc=99.9) sim_rate=531 (inst/sec) elapsed = 1:11:29:34 / Sun Apr 15 23:37:14 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 67984108 (ipc=99.8) sim_rate=531 (inst/sec) elapsed = 1:11:32:29 / Sun Apr 15 23:40:09 2018
GPGPU-Sim uArch: cycles simulated: 681500  inst.: 68010677 (ipc=99.8) sim_rate=530 (inst/sec) elapsed = 1:11:35:25 / Sun Apr 15 23:43:05 2018
GPGPU-Sim uArch: cycles simulated: 682000  inst.: 68043527 (ipc=99.8) sim_rate=530 (inst/sec) elapsed = 1:11:38:21 / Sun Apr 15 23:46:01 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(0,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 682500  inst.: 68074743 (ipc=99.7) sim_rate=529 (inst/sec) elapsed = 1:11:41:16 / Sun Apr 15 23:48:56 2018
GPGPU-Sim uArch: cycles simulated: 683000  inst.: 68101107 (ipc=99.7) sim_rate=529 (inst/sec) elapsed = 1:11:44:09 / Sun Apr 15 23:51:49 2018
GPGPU-Sim uArch: cycles simulated: 683500  inst.: 68127050 (ipc=99.7) sim_rate=528 (inst/sec) elapsed = 1:11:47:03 / Sun Apr 15 23:54:43 2018
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68154416 (ipc=99.6) sim_rate=528 (inst/sec) elapsed = 1:11:49:56 / Sun Apr 15 23:57:36 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 684500  inst.: 68184945 (ipc=99.6) sim_rate=527 (inst/sec) elapsed = 1:11:52:50 / Mon Apr 16 00:00:30 2018
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68212599 (ipc=99.6) sim_rate=527 (inst/sec) elapsed = 1:11:55:44 / Mon Apr 16 00:03:24 2018
GPGPU-Sim uArch: cycles simulated: 685500  inst.: 68234392 (ipc=99.5) sim_rate=526 (inst/sec) elapsed = 1:11:58:39 / Mon Apr 16 00:06:19 2018
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 68259503 (ipc=99.5) sim_rate=526 (inst/sec) elapsed = 1:12:01:34 / Mon Apr 16 00:09:14 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 686500  inst.: 68286153 (ipc=99.5) sim_rate=525 (inst/sec) elapsed = 1:12:04:29 / Mon Apr 16 00:12:09 2018
GPGPU-Sim uArch: cycles simulated: 687000  inst.: 68319137 (ipc=99.4) sim_rate=525 (inst/sec) elapsed = 1:12:07:27 / Mon Apr 16 00:15:07 2018
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 68344488 (ipc=99.4) sim_rate=524 (inst/sec) elapsed = 1:12:10:24 / Mon Apr 16 00:18:04 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 688000  inst.: 68371592 (ipc=99.4) sim_rate=524 (inst/sec) elapsed = 1:12:13:19 / Mon Apr 16 00:20:59 2018
GPGPU-Sim uArch: cycles simulated: 688500  inst.: 68398807 (ipc=99.3) sim_rate=523 (inst/sec) elapsed = 1:12:16:13 / Mon Apr 16 00:23:53 2018
GPGPU-Sim uArch: cycles simulated: 689000  inst.: 68430502 (ipc=99.3) sim_rate=523 (inst/sec) elapsed = 1:12:19:08 / Mon Apr 16 00:26:48 2018
GPGPU-Sim uArch: cycles simulated: 689500  inst.: 68456072 (ipc=99.3) sim_rate=522 (inst/sec) elapsed = 1:12:22:11 / Mon Apr 16 00:29:51 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68483992 (ipc=99.3) sim_rate=522 (inst/sec) elapsed = 1:12:25:53 / Mon Apr 16 00:33:33 2018
GPGPU-Sim uArch: cycles simulated: 690500  inst.: 68511337 (ipc=99.2) sim_rate=521 (inst/sec) elapsed = 1:12:29:13 / Mon Apr 16 00:36:53 2018
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 68538121 (ipc=99.2) sim_rate=521 (inst/sec) elapsed = 1:12:32:06 / Mon Apr 16 00:39:46 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 68564663 (ipc=99.2) sim_rate=520 (inst/sec) elapsed = 1:12:35:00 / Mon Apr 16 00:42:40 2018
GPGPU-Sim uArch: cycles simulated: 692000  inst.: 68592097 (ipc=99.1) sim_rate=520 (inst/sec) elapsed = 1:12:37:53 / Mon Apr 16 00:45:33 2018
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 68617601 (ipc=99.1) sim_rate=519 (inst/sec) elapsed = 1:12:40:47 / Mon Apr 16 00:48:27 2018
GPGPU-Sim uArch: cycles simulated: 693000  inst.: 68641769 (ipc=99.1) sim_rate=518 (inst/sec) elapsed = 1:12:44:21 / Mon Apr 16 00:52:01 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(4,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 68670236 (ipc=99.0) sim_rate=518 (inst/sec) elapsed = 1:12:47:40 / Mon Apr 16 00:55:20 2018
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 68698623 (ipc=99.0) sim_rate=517 (inst/sec) elapsed = 1:12:50:40 / Mon Apr 16 00:58:20 2018
GPGPU-Sim uArch: cycles simulated: 694500  inst.: 68727287 (ipc=99.0) sim_rate=517 (inst/sec) elapsed = 1:12:53:42 / Mon Apr 16 01:01:22 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(0,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 68756763 (ipc=98.9) sim_rate=516 (inst/sec) elapsed = 1:12:56:44 / Mon Apr 16 01:04:24 2018
GPGPU-Sim uArch: cycles simulated: 695500  inst.: 68782233 (ipc=98.9) sim_rate=516 (inst/sec) elapsed = 1:12:59:50 / Mon Apr 16 01:07:30 2018
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 68808073 (ipc=98.9) sim_rate=515 (inst/sec) elapsed = 1:13:02:58 / Mon Apr 16 01:10:38 2018
GPGPU-Sim uArch: cycles simulated: 696500  inst.: 68835660 (ipc=98.8) sim_rate=515 (inst/sec) elapsed = 1:13:06:05 / Mon Apr 16 01:13:45 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 697000  inst.: 68864836 (ipc=98.8) sim_rate=514 (inst/sec) elapsed = 1:13:09:01 / Mon Apr 16 01:16:41 2018
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 68891208 (ipc=98.8) sim_rate=514 (inst/sec) elapsed = 1:13:11:57 / Mon Apr 16 01:19:37 2018
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 68914639 (ipc=98.7) sim_rate=513 (inst/sec) elapsed = 1:13:14:53 / Mon Apr 16 01:22:33 2018
GPGPU-Sim uArch: cycles simulated: 698500  inst.: 68941025 (ipc=98.7) sim_rate=513 (inst/sec) elapsed = 1:13:17:50 / Mon Apr 16 01:25:30 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(8,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 699000  inst.: 68967467 (ipc=98.7) sim_rate=512 (inst/sec) elapsed = 1:13:20:48 / Mon Apr 16 01:28:28 2018
GPGPU-Sim uArch: cycles simulated: 699500  inst.: 68995698 (ipc=98.6) sim_rate=512 (inst/sec) elapsed = 1:13:23:46 / Mon Apr 16 01:31:26 2018
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 69020140 (ipc=98.6) sim_rate=512 (inst/sec) elapsed = 1:13:26:43 / Mon Apr 16 01:34:23 2018
GPGPU-Sim uArch: cycles simulated: 700500  inst.: 69047772 (ipc=98.6) sim_rate=511 (inst/sec) elapsed = 1:13:29:40 / Mon Apr 16 01:37:20 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(7,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 701000  inst.: 69076640 (ipc=98.5) sim_rate=511 (inst/sec) elapsed = 1:13:32:36 / Mon Apr 16 01:40:16 2018
GPGPU-Sim uArch: cycles simulated: 701500  inst.: 69106296 (ipc=98.5) sim_rate=510 (inst/sec) elapsed = 1:13:35:33 / Mon Apr 16 01:43:13 2018
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 69134568 (ipc=98.5) sim_rate=510 (inst/sec) elapsed = 1:13:38:30 / Mon Apr 16 01:46:10 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(1,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 702500  inst.: 69163730 (ipc=98.5) sim_rate=509 (inst/sec) elapsed = 1:13:41:28 / Mon Apr 16 01:49:08 2018
GPGPU-Sim uArch: cycles simulated: 703000  inst.: 69191948 (ipc=98.4) sim_rate=509 (inst/sec) elapsed = 1:13:44:26 / Mon Apr 16 01:52:06 2018
GPGPU-Sim uArch: cycles simulated: 703500  inst.: 69219071 (ipc=98.4) sim_rate=508 (inst/sec) elapsed = 1:13:47:24 / Mon Apr 16 01:55:04 2018
GPGPU-Sim uArch: cycles simulated: 704000  inst.: 69246568 (ipc=98.4) sim_rate=508 (inst/sec) elapsed = 1:13:50:22 / Mon Apr 16 01:58:02 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 69276670 (ipc=98.3) sim_rate=507 (inst/sec) elapsed = 1:13:53:20 / Mon Apr 16 02:01:00 2018
GPGPU-Sim uArch: cycles simulated: 705000  inst.: 69304683 (ipc=98.3) sim_rate=507 (inst/sec) elapsed = 1:13:56:19 / Mon Apr 16 02:03:59 2018
GPGPU-Sim uArch: cycles simulated: 705500  inst.: 69335028 (ipc=98.3) sim_rate=506 (inst/sec) elapsed = 1:13:59:17 / Mon Apr 16 02:06:57 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 706000  inst.: 69361670 (ipc=98.2) sim_rate=506 (inst/sec) elapsed = 1:14:02:16 / Mon Apr 16 02:09:56 2018
GPGPU-Sim uArch: cycles simulated: 706500  inst.: 69388606 (ipc=98.2) sim_rate=506 (inst/sec) elapsed = 1:14:05:15 / Mon Apr 16 02:12:55 2018
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 69419150 (ipc=98.2) sim_rate=505 (inst/sec) elapsed = 1:14:08:14 / Mon Apr 16 02:15:54 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(0,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 707500  inst.: 69446451 (ipc=98.2) sim_rate=505 (inst/sec) elapsed = 1:14:11:13 / Mon Apr 16 02:18:53 2018
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 69475508 (ipc=98.1) sim_rate=504 (inst/sec) elapsed = 1:14:14:11 / Mon Apr 16 02:21:51 2018
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 69505845 (ipc=98.1) sim_rate=504 (inst/sec) elapsed = 1:14:17:17 / Mon Apr 16 02:24:57 2018
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 69529163 (ipc=98.1) sim_rate=503 (inst/sec) elapsed = 1:14:20:28 / Mon Apr 16 02:28:08 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(1,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 709500  inst.: 69560434 (ipc=98.0) sim_rate=503 (inst/sec) elapsed = 1:14:23:35 / Mon Apr 16 02:31:15 2018
GPGPU-Sim uArch: cycles simulated: 710000  inst.: 69586046 (ipc=98.0) sim_rate=502 (inst/sec) elapsed = 1:14:26:33 / Mon Apr 16 02:34:13 2018
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69612870 (ipc=98.0) sim_rate=502 (inst/sec) elapsed = 1:14:29:32 / Mon Apr 16 02:37:12 2018
GPGPU-Sim uArch: cycles simulated: 711000  inst.: 69641929 (ipc=97.9) sim_rate=501 (inst/sec) elapsed = 1:14:32:31 / Mon Apr 16 02:40:11 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 69670097 (ipc=97.9) sim_rate=501 (inst/sec) elapsed = 1:14:35:29 / Mon Apr 16 02:43:09 2018
GPGPU-Sim uArch: cycles simulated: 712000  inst.: 69696754 (ipc=97.9) sim_rate=501 (inst/sec) elapsed = 1:14:38:28 / Mon Apr 16 02:46:08 2018
GPGPU-Sim uArch: cycles simulated: 712500  inst.: 69722659 (ipc=97.9) sim_rate=500 (inst/sec) elapsed = 1:14:41:25 / Mon Apr 16 02:49:05 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 713000  inst.: 69753126 (ipc=97.8) sim_rate=500 (inst/sec) elapsed = 1:14:44:23 / Mon Apr 16 02:52:03 2018
GPGPU-Sim uArch: cycles simulated: 713500  inst.: 69780042 (ipc=97.8) sim_rate=499 (inst/sec) elapsed = 1:14:47:20 / Mon Apr 16 02:55:00 2018
GPGPU-Sim uArch: cycles simulated: 714000  inst.: 69805587 (ipc=97.8) sim_rate=499 (inst/sec) elapsed = 1:14:50:17 / Mon Apr 16 02:57:57 2018
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 69836182 (ipc=97.7) sim_rate=498 (inst/sec) elapsed = 1:14:53:13 / Mon Apr 16 03:00:53 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 715000  inst.: 69862256 (ipc=97.7) sim_rate=498 (inst/sec) elapsed = 1:14:56:11 / Mon Apr 16 03:03:51 2018
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 69888354 (ipc=97.7) sim_rate=497 (inst/sec) elapsed = 1:14:59:08 / Mon Apr 16 03:06:48 2018
GPGPU-Sim uArch: cycles simulated: 716000  inst.: 69917632 (ipc=97.7) sim_rate=497 (inst/sec) elapsed = 1:15:02:04 / Mon Apr 16 03:09:44 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 716500  inst.: 69946353 (ipc=97.6) sim_rate=497 (inst/sec) elapsed = 1:15:05:02 / Mon Apr 16 03:12:42 2018
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 69975028 (ipc=97.6) sim_rate=496 (inst/sec) elapsed = 1:15:07:59 / Mon Apr 16 03:15:39 2018
GPGPU-Sim uArch: cycles simulated: 717500  inst.: 70008381 (ipc=97.6) sim_rate=496 (inst/sec) elapsed = 1:15:10:57 / Mon Apr 16 03:18:37 2018
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 70035832 (ipc=97.5) sim_rate=495 (inst/sec) elapsed = 1:15:13:54 / Mon Apr 16 03:21:34 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(4,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 718500  inst.: 70068727 (ipc=97.5) sim_rate=495 (inst/sec) elapsed = 1:15:16:52 / Mon Apr 16 03:24:32 2018
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 70095871 (ipc=97.5) sim_rate=495 (inst/sec) elapsed = 1:15:19:51 / Mon Apr 16 03:27:31 2018
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 70123004 (ipc=97.5) sim_rate=494 (inst/sec) elapsed = 1:15:22:48 / Mon Apr 16 03:30:28 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 720000  inst.: 70151909 (ipc=97.4) sim_rate=494 (inst/sec) elapsed = 1:15:25:46 / Mon Apr 16 03:33:26 2018
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 70181347 (ipc=97.4) sim_rate=493 (inst/sec) elapsed = 1:15:28:47 / Mon Apr 16 03:36:27 2018
GPGPU-Sim uArch: cycles simulated: 721000  inst.: 70209509 (ipc=97.4) sim_rate=493 (inst/sec) elapsed = 1:15:31:48 / Mon Apr 16 03:39:28 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 721500  inst.: 70236009 (ipc=97.3) sim_rate=492 (inst/sec) elapsed = 1:15:34:47 / Mon Apr 16 03:42:27 2018
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 70261766 (ipc=97.3) sim_rate=492 (inst/sec) elapsed = 1:15:37:45 / Mon Apr 16 03:45:25 2018
GPGPU-Sim uArch: cycles simulated: 722500  inst.: 70286003 (ipc=97.3) sim_rate=492 (inst/sec) elapsed = 1:15:40:43 / Mon Apr 16 03:48:23 2018
GPGPU-Sim uArch: cycles simulated: 723000  inst.: 70310395 (ipc=97.2) sim_rate=491 (inst/sec) elapsed = 1:15:43:42 / Mon Apr 16 03:51:22 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(0,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 723500  inst.: 70339215 (ipc=97.2) sim_rate=491 (inst/sec) elapsed = 1:15:46:40 / Mon Apr 16 03:54:20 2018
GPGPU-Sim uArch: cycles simulated: 724000  inst.: 70369318 (ipc=97.2) sim_rate=490 (inst/sec) elapsed = 1:15:49:39 / Mon Apr 16 03:57:19 2018
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 70400585 (ipc=97.2) sim_rate=490 (inst/sec) elapsed = 1:15:52:38 / Mon Apr 16 04:00:18 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 725000  inst.: 70432156 (ipc=97.1) sim_rate=490 (inst/sec) elapsed = 1:15:55:37 / Mon Apr 16 04:03:17 2018
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 70466845 (ipc=97.1) sim_rate=489 (inst/sec) elapsed = 1:15:58:36 / Mon Apr 16 04:06:16 2018
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 70493048 (ipc=97.1) sim_rate=489 (inst/sec) elapsed = 1:16:01:36 / Mon Apr 16 04:09:16 2018
GPGPU-Sim uArch: cycles simulated: 726500  inst.: 70520027 (ipc=97.1) sim_rate=488 (inst/sec) elapsed = 1:16:04:36 / Mon Apr 16 04:12:16 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 70546701 (ipc=97.0) sim_rate=488 (inst/sec) elapsed = 1:16:07:36 / Mon Apr 16 04:15:16 2018
GPGPU-Sim uArch: cycles simulated: 727500  inst.: 70577647 (ipc=97.0) sim_rate=487 (inst/sec) elapsed = 1:16:10:37 / Mon Apr 16 04:18:17 2018
GPGPU-Sim uArch: cycles simulated: 728000  inst.: 70603047 (ipc=97.0) sim_rate=487 (inst/sec) elapsed = 1:16:13:38 / Mon Apr 16 04:21:18 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(1,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 70629395 (ipc=97.0) sim_rate=487 (inst/sec) elapsed = 1:16:16:38 / Mon Apr 16 04:24:18 2018
GPGPU-Sim uArch: cycles simulated: 729000  inst.: 70655608 (ipc=96.9) sim_rate=486 (inst/sec) elapsed = 1:16:19:38 / Mon Apr 16 04:27:18 2018
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 70686559 (ipc=96.9) sim_rate=486 (inst/sec) elapsed = 1:16:22:38 / Mon Apr 16 04:30:18 2018
GPGPU-Sim uArch: cycles simulated: 730000  inst.: 70715804 (ipc=96.9) sim_rate=485 (inst/sec) elapsed = 1:16:25:38 / Mon Apr 16 04:33:18 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(5,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 730500  inst.: 70744759 (ipc=96.8) sim_rate=485 (inst/sec) elapsed = 1:16:28:38 / Mon Apr 16 04:36:18 2018
GPGPU-Sim uArch: cycles simulated: 731000  inst.: 70771396 (ipc=96.8) sim_rate=485 (inst/sec) elapsed = 1:16:31:38 / Mon Apr 16 04:39:18 2018
GPGPU-Sim uArch: cycles simulated: 731500  inst.: 70795625 (ipc=96.8) sim_rate=484 (inst/sec) elapsed = 1:16:34:39 / Mon Apr 16 04:42:19 2018
GPGPU-Sim uArch: cycles simulated: 732000  inst.: 70823463 (ipc=96.8) sim_rate=484 (inst/sec) elapsed = 1:16:37:43 / Mon Apr 16 04:45:23 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(7,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 732500  inst.: 70848219 (ipc=96.7) sim_rate=483 (inst/sec) elapsed = 1:16:40:47 / Mon Apr 16 04:48:27 2018
GPGPU-Sim uArch: cycles simulated: 733000  inst.: 70875505 (ipc=96.7) sim_rate=483 (inst/sec) elapsed = 1:16:43:51 / Mon Apr 16 04:51:31 2018
GPGPU-Sim uArch: cycles simulated: 733500  inst.: 70900659 (ipc=96.7) sim_rate=482 (inst/sec) elapsed = 1:16:46:55 / Mon Apr 16 04:54:35 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(8,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 734000  inst.: 70929951 (ipc=96.6) sim_rate=482 (inst/sec) elapsed = 1:16:50:00 / Mon Apr 16 04:57:40 2018
GPGPU-Sim uArch: cycles simulated: 734500  inst.: 70959135 (ipc=96.6) sim_rate=482 (inst/sec) elapsed = 1:16:53:04 / Mon Apr 16 05:00:44 2018
GPGPU-Sim uArch: cycles simulated: 735000  inst.: 70983397 (ipc=96.6) sim_rate=481 (inst/sec) elapsed = 1:16:56:09 / Mon Apr 16 05:03:49 2018
GPGPU-Sim uArch: cycles simulated: 735500  inst.: 71011029 (ipc=96.5) sim_rate=481 (inst/sec) elapsed = 1:16:59:14 / Mon Apr 16 05:06:54 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 736000  inst.: 71040507 (ipc=96.5) sim_rate=480 (inst/sec) elapsed = 1:17:02:19 / Mon Apr 16 05:09:59 2018
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 71069530 (ipc=96.5) sim_rate=480 (inst/sec) elapsed = 1:17:05:23 / Mon Apr 16 05:13:03 2018
GPGPU-Sim uArch: cycles simulated: 737000  inst.: 71096895 (ipc=96.5) sim_rate=480 (inst/sec) elapsed = 1:17:08:27 / Mon Apr 16 05:16:07 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(1,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 737500  inst.: 71127955 (ipc=96.4) sim_rate=479 (inst/sec) elapsed = 1:17:11:32 / Mon Apr 16 05:19:12 2018
GPGPU-Sim uArch: cycles simulated: 738000  inst.: 71154173 (ipc=96.4) sim_rate=479 (inst/sec) elapsed = 1:17:14:38 / Mon Apr 16 05:22:18 2018
GPGPU-Sim uArch: cycles simulated: 738500  inst.: 71181728 (ipc=96.4) sim_rate=478 (inst/sec) elapsed = 1:17:17:43 / Mon Apr 16 05:25:23 2018
GPGPU-Sim uArch: cycles simulated: 739000  inst.: 71210021 (ipc=96.4) sim_rate=478 (inst/sec) elapsed = 1:17:20:50 / Mon Apr 16 05:28:30 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(7,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 739500  inst.: 71233484 (ipc=96.3) sim_rate=477 (inst/sec) elapsed = 1:17:23:56 / Mon Apr 16 05:31:36 2018
GPGPU-Sim uArch: cycles simulated: 740000  inst.: 71262928 (ipc=96.3) sim_rate=477 (inst/sec) elapsed = 1:17:27:01 / Mon Apr 16 05:34:41 2018
GPGPU-Sim uArch: cycles simulated: 740500  inst.: 71289293 (ipc=96.3) sim_rate=477 (inst/sec) elapsed = 1:17:30:04 / Mon Apr 16 05:37:44 2018
GPGPU-Sim uArch: cycles simulated: 741000  inst.: 71314967 (ipc=96.2) sim_rate=476 (inst/sec) elapsed = 1:17:33:08 / Mon Apr 16 05:40:48 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 741500  inst.: 71339161 (ipc=96.2) sim_rate=476 (inst/sec) elapsed = 1:17:36:14 / Mon Apr 16 05:43:54 2018
GPGPU-Sim uArch: cycles simulated: 742000  inst.: 71366815 (ipc=96.2) sim_rate=475 (inst/sec) elapsed = 1:17:39:21 / Mon Apr 16 05:47:01 2018
GPGPU-Sim uArch: cycles simulated: 742500  inst.: 71396356 (ipc=96.2) sim_rate=475 (inst/sec) elapsed = 1:17:42:26 / Mon Apr 16 05:50:06 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(8,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 743000  inst.: 71421527 (ipc=96.1) sim_rate=475 (inst/sec) elapsed = 1:17:45:31 / Mon Apr 16 05:53:11 2018
GPGPU-Sim uArch: cycles simulated: 743500  inst.: 71449517 (ipc=96.1) sim_rate=474 (inst/sec) elapsed = 1:17:48:36 / Mon Apr 16 05:56:16 2018
GPGPU-Sim uArch: cycles simulated: 744000  inst.: 71479170 (ipc=96.1) sim_rate=474 (inst/sec) elapsed = 1:17:51:42 / Mon Apr 16 05:59:22 2018
GPGPU-Sim uArch: cycles simulated: 744500  inst.: 71505871 (ipc=96.0) sim_rate=473 (inst/sec) elapsed = 1:17:54:48 / Mon Apr 16 06:02:28 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(8,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 745000  inst.: 71533441 (ipc=96.0) sim_rate=473 (inst/sec) elapsed = 1:17:57:55 / Mon Apr 16 06:05:35 2018
GPGPU-Sim uArch: cycles simulated: 745500  inst.: 71562758 (ipc=96.0) sim_rate=473 (inst/sec) elapsed = 1:18:01:01 / Mon Apr 16 06:08:41 2018
GPGPU-Sim uArch: cycles simulated: 746000  inst.: 71593327 (ipc=96.0) sim_rate=472 (inst/sec) elapsed = 1:18:04:08 / Mon Apr 16 06:11:48 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(0,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 746500  inst.: 71621247 (ipc=95.9) sim_rate=472 (inst/sec) elapsed = 1:18:07:13 / Mon Apr 16 06:14:53 2018
GPGPU-Sim uArch: cycles simulated: 747000  inst.: 71651816 (ipc=95.9) sim_rate=471 (inst/sec) elapsed = 1:18:10:19 / Mon Apr 16 06:17:59 2018
GPGPU-Sim uArch: cycles simulated: 747500  inst.: 71683617 (ipc=95.9) sim_rate=471 (inst/sec) elapsed = 1:18:13:25 / Mon Apr 16 06:21:05 2018
GPGPU-Sim uArch: cycles simulated: 748000  inst.: 71710056 (ipc=95.9) sim_rate=471 (inst/sec) elapsed = 1:18:16:32 / Mon Apr 16 06:24:12 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 748500  inst.: 71741243 (ipc=95.8) sim_rate=470 (inst/sec) elapsed = 1:18:19:38 / Mon Apr 16 06:27:18 2018
GPGPU-Sim uArch: cycles simulated: 749000  inst.: 71769892 (ipc=95.8) sim_rate=470 (inst/sec) elapsed = 1:18:22:44 / Mon Apr 16 06:30:24 2018
GPGPU-Sim uArch: cycles simulated: 749500  inst.: 71795710 (ipc=95.8) sim_rate=470 (inst/sec) elapsed = 1:18:25:50 / Mon Apr 16 06:33:30 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(1,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 750000  inst.: 71822383 (ipc=95.8) sim_rate=469 (inst/sec) elapsed = 1:18:28:56 / Mon Apr 16 06:36:36 2018
GPGPU-Sim uArch: cycles simulated: 750500  inst.: 71854000 (ipc=95.7) sim_rate=469 (inst/sec) elapsed = 1:18:32:01 / Mon Apr 16 06:39:41 2018
GPGPU-Sim uArch: cycles simulated: 751000  inst.: 71882391 (ipc=95.7) sim_rate=468 (inst/sec) elapsed = 1:18:35:08 / Mon Apr 16 06:42:48 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(7,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 751500  inst.: 71910451 (ipc=95.7) sim_rate=468 (inst/sec) elapsed = 1:18:38:14 / Mon Apr 16 06:45:54 2018
GPGPU-Sim uArch: cycles simulated: 752000  inst.: 71933765 (ipc=95.7) sim_rate=468 (inst/sec) elapsed = 1:18:41:21 / Mon Apr 16 06:49:01 2018
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 71963530 (ipc=95.6) sim_rate=467 (inst/sec) elapsed = 1:18:44:29 / Mon Apr 16 06:52:09 2018
GPGPU-Sim uArch: cycles simulated: 753000  inst.: 71999148 (ipc=95.6) sim_rate=467 (inst/sec) elapsed = 1:18:47:37 / Mon Apr 16 06:55:17 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 753500  inst.: 72023498 (ipc=95.6) sim_rate=466 (inst/sec) elapsed = 1:18:50:45 / Mon Apr 16 06:58:25 2018
GPGPU-Sim uArch: cycles simulated: 754000  inst.: 72053485 (ipc=95.6) sim_rate=466 (inst/sec) elapsed = 1:18:53:53 / Mon Apr 16 07:01:33 2018
GPGPU-Sim uArch: cycles simulated: 754500  inst.: 72083835 (ipc=95.5) sim_rate=466 (inst/sec) elapsed = 1:18:57:00 / Mon Apr 16 07:04:40 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 72109146 (ipc=95.5) sim_rate=465 (inst/sec) elapsed = 1:19:00:08 / Mon Apr 16 07:07:48 2018
GPGPU-Sim uArch: cycles simulated: 755500  inst.: 72139829 (ipc=95.5) sim_rate=465 (inst/sec) elapsed = 1:19:03:14 / Mon Apr 16 07:10:54 2018
GPGPU-Sim uArch: cycles simulated: 756000  inst.: 72171300 (ipc=95.5) sim_rate=465 (inst/sec) elapsed = 1:19:06:22 / Mon Apr 16 07:14:02 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 756500  inst.: 72204441 (ipc=95.4) sim_rate=464 (inst/sec) elapsed = 1:19:09:29 / Mon Apr 16 07:17:09 2018
GPGPU-Sim uArch: cycles simulated: 757000  inst.: 72235952 (ipc=95.4) sim_rate=464 (inst/sec) elapsed = 1:19:12:36 / Mon Apr 16 07:20:16 2018
GPGPU-Sim uArch: cycles simulated: 757500  inst.: 72265214 (ipc=95.4) sim_rate=463 (inst/sec) elapsed = 1:19:15:44 / Mon Apr 16 07:23:24 2018
GPGPU-Sim uArch: cycles simulated: 758000  inst.: 72294978 (ipc=95.4) sim_rate=463 (inst/sec) elapsed = 1:19:18:52 / Mon Apr 16 07:26:32 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(1,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 758500  inst.: 72322874 (ipc=95.3) sim_rate=463 (inst/sec) elapsed = 1:19:22:00 / Mon Apr 16 07:29:40 2018
GPGPU-Sim uArch: cycles simulated: 759000  inst.: 72351275 (ipc=95.3) sim_rate=462 (inst/sec) elapsed = 1:19:25:08 / Mon Apr 16 07:32:48 2018
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 72376465 (ipc=95.3) sim_rate=462 (inst/sec) elapsed = 1:19:28:17 / Mon Apr 16 07:35:57 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 760000  inst.: 72406681 (ipc=95.3) sim_rate=462 (inst/sec) elapsed = 1:19:31:26 / Mon Apr 16 07:39:06 2018
GPGPU-Sim uArch: cycles simulated: 760500  inst.: 72433145 (ipc=95.2) sim_rate=461 (inst/sec) elapsed = 1:19:34:35 / Mon Apr 16 07:42:15 2018
GPGPU-Sim uArch: cycles simulated: 761000  inst.: 72456608 (ipc=95.2) sim_rate=461 (inst/sec) elapsed = 1:19:37:43 / Mon Apr 16 07:45:23 2018
GPGPU-Sim uArch: cycles simulated: 761500  inst.: 72489391 (ipc=95.2) sim_rate=460 (inst/sec) elapsed = 1:19:40:51 / Mon Apr 16 07:48:31 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(4,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 762000  inst.: 72518337 (ipc=95.2) sim_rate=460 (inst/sec) elapsed = 1:19:44:00 / Mon Apr 16 07:51:40 2018
GPGPU-Sim uArch: cycles simulated: 762500  inst.: 72548537 (ipc=95.1) sim_rate=460 (inst/sec) elapsed = 1:19:47:08 / Mon Apr 16 07:54:48 2018
GPGPU-Sim uArch: cycles simulated: 763000  inst.: 72577681 (ipc=95.1) sim_rate=459 (inst/sec) elapsed = 1:19:50:16 / Mon Apr 16 07:57:56 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(6,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 72610673 (ipc=95.1) sim_rate=459 (inst/sec) elapsed = 1:19:53:24 / Mon Apr 16 08:01:04 2018
GPGPU-Sim uArch: cycles simulated: 764000  inst.: 72637649 (ipc=95.1) sim_rate=459 (inst/sec) elapsed = 1:19:56:31 / Mon Apr 16 08:04:11 2018
GPGPU-Sim uArch: cycles simulated: 764500  inst.: 72664806 (ipc=95.0) sim_rate=458 (inst/sec) elapsed = 1:19:59:39 / Mon Apr 16 08:07:19 2018
GPGPU-Sim uArch: cycles simulated: 765000  inst.: 72693129 (ipc=95.0) sim_rate=458 (inst/sec) elapsed = 1:20:02:47 / Mon Apr 16 08:10:27 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 765500  inst.: 72721131 (ipc=95.0) sim_rate=458 (inst/sec) elapsed = 1:20:05:56 / Mon Apr 16 08:13:36 2018
GPGPU-Sim uArch: cycles simulated: 766000  inst.: 72748883 (ipc=95.0) sim_rate=457 (inst/sec) elapsed = 1:20:09:05 / Mon Apr 16 08:16:45 2018
GPGPU-Sim uArch: cycles simulated: 766500  inst.: 72777538 (ipc=94.9) sim_rate=457 (inst/sec) elapsed = 1:20:12:12 / Mon Apr 16 08:19:52 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(5,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 72807031 (ipc=94.9) sim_rate=456 (inst/sec) elapsed = 1:20:15:22 / Mon Apr 16 08:23:02 2018
GPGPU-Sim uArch: cycles simulated: 767500  inst.: 72832837 (ipc=94.9) sim_rate=456 (inst/sec) elapsed = 1:20:18:31 / Mon Apr 16 08:26:11 2018
GPGPU-Sim uArch: cycles simulated: 768000  inst.: 72863393 (ipc=94.9) sim_rate=456 (inst/sec) elapsed = 1:20:21:41 / Mon Apr 16 08:29:21 2018
GPGPU-Sim uArch: cycles simulated: 768500  inst.: 72889822 (ipc=94.8) sim_rate=455 (inst/sec) elapsed = 1:20:24:52 / Mon Apr 16 08:32:32 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(5,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 769000  inst.: 72920061 (ipc=94.8) sim_rate=455 (inst/sec) elapsed = 1:20:28:02 / Mon Apr 16 08:35:42 2018
GPGPU-Sim uArch: cycles simulated: 769500  inst.: 72946491 (ipc=94.8) sim_rate=455 (inst/sec) elapsed = 1:20:31:12 / Mon Apr 16 08:38:52 2018
GPGPU-Sim uArch: cycles simulated: 770000  inst.: 72970676 (ipc=94.8) sim_rate=454 (inst/sec) elapsed = 1:20:34:23 / Mon Apr 16 08:42:03 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 770500  inst.: 72999576 (ipc=94.7) sim_rate=454 (inst/sec) elapsed = 1:20:37:34 / Mon Apr 16 08:45:14 2018
GPGPU-Sim uArch: cycles simulated: 771000  inst.: 73026721 (ipc=94.7) sim_rate=454 (inst/sec) elapsed = 1:20:40:43 / Mon Apr 16 08:48:23 2018
GPGPU-Sim uArch: cycles simulated: 771500  inst.: 73050354 (ipc=94.7) sim_rate=453 (inst/sec) elapsed = 1:20:43:53 / Mon Apr 16 08:51:33 2018
GPGPU-Sim uArch: cycles simulated: 772000  inst.: 73077753 (ipc=94.7) sim_rate=453 (inst/sec) elapsed = 1:20:47:05 / Mon Apr 16 08:54:45 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(3,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 772500  inst.: 73104967 (ipc=94.6) sim_rate=452 (inst/sec) elapsed = 1:20:50:16 / Mon Apr 16 08:57:56 2018
GPGPU-Sim uArch: cycles simulated: 773000  inst.: 73135489 (ipc=94.6) sim_rate=452 (inst/sec) elapsed = 1:20:53:28 / Mon Apr 16 09:01:08 2018
GPGPU-Sim uArch: cycles simulated: 773500  inst.: 73165496 (ipc=94.6) sim_rate=452 (inst/sec) elapsed = 1:20:56:40 / Mon Apr 16 09:04:20 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(5,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 774000  inst.: 73200585 (ipc=94.6) sim_rate=451 (inst/sec) elapsed = 1:20:59:53 / Mon Apr 16 09:07:33 2018
GPGPU-Sim uArch: cycles simulated: 774500  inst.: 73229679 (ipc=94.6) sim_rate=451 (inst/sec) elapsed = 1:21:03:06 / Mon Apr 16 09:10:46 2018
GPGPU-Sim uArch: cycles simulated: 775000  inst.: 73258042 (ipc=94.5) sim_rate=451 (inst/sec) elapsed = 1:21:06:18 / Mon Apr 16 09:13:58 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(3,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 775500  inst.: 73291880 (ipc=94.5) sim_rate=450 (inst/sec) elapsed = 1:21:09:30 / Mon Apr 16 09:17:10 2018
GPGPU-Sim uArch: cycles simulated: 776000  inst.: 73316411 (ipc=94.5) sim_rate=450 (inst/sec) elapsed = 1:21:12:42 / Mon Apr 16 09:20:22 2018
GPGPU-Sim uArch: cycles simulated: 776500  inst.: 73341256 (ipc=94.5) sim_rate=450 (inst/sec) elapsed = 1:21:15:54 / Mon Apr 16 09:23:34 2018
GPGPU-Sim uArch: cycles simulated: 777000  inst.: 73367928 (ipc=94.4) sim_rate=449 (inst/sec) elapsed = 1:21:19:06 / Mon Apr 16 09:26:46 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(2,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 777500  inst.: 73398149 (ipc=94.4) sim_rate=449 (inst/sec) elapsed = 1:21:22:18 / Mon Apr 16 09:29:58 2018
GPGPU-Sim uArch: cycles simulated: 778000  inst.: 73428720 (ipc=94.4) sim_rate=449 (inst/sec) elapsed = 1:21:25:30 / Mon Apr 16 09:33:10 2018
GPGPU-Sim uArch: cycles simulated: 778500  inst.: 73458890 (ipc=94.4) sim_rate=448 (inst/sec) elapsed = 1:21:28:42 / Mon Apr 16 09:36:22 2018
GPGPU-Sim uArch: cycles simulated: 779000  inst.: 73484457 (ipc=94.3) sim_rate=448 (inst/sec) elapsed = 1:21:31:55 / Mon Apr 16 09:39:35 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(6,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 779500  inst.: 73517540 (ipc=94.3) sim_rate=447 (inst/sec) elapsed = 1:21:35:08 / Mon Apr 16 09:42:48 2018
GPGPU-Sim uArch: cycles simulated: 780000  inst.: 73545316 (ipc=94.3) sim_rate=447 (inst/sec) elapsed = 1:21:38:21 / Mon Apr 16 09:46:01 2018
GPGPU-Sim uArch: cycles simulated: 780500  inst.: 73579694 (ipc=94.3) sim_rate=447 (inst/sec) elapsed = 1:21:41:34 / Mon Apr 16 09:49:14 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(1,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 73609162 (ipc=94.2) sim_rate=446 (inst/sec) elapsed = 1:21:44:48 / Mon Apr 16 09:52:28 2018
GPGPU-Sim uArch: cycles simulated: 781500  inst.: 73639647 (ipc=94.2) sim_rate=446 (inst/sec) elapsed = 1:21:48:01 / Mon Apr 16 09:55:41 2018
GPGPU-Sim uArch: cycles simulated: 782000  inst.: 73665667 (ipc=94.2) sim_rate=446 (inst/sec) elapsed = 1:21:51:14 / Mon Apr 16 09:58:54 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(0,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 782500  inst.: 73697976 (ipc=94.2) sim_rate=445 (inst/sec) elapsed = 1:21:54:27 / Mon Apr 16 10:02:07 2018
GPGPU-Sim uArch: cycles simulated: 783000  inst.: 73729866 (ipc=94.2) sim_rate=445 (inst/sec) elapsed = 1:21:57:41 / Mon Apr 16 10:05:21 2018
GPGPU-Sim uArch: cycles simulated: 783500  inst.: 73757995 (ipc=94.1) sim_rate=445 (inst/sec) elapsed = 1:22:00:53 / Mon Apr 16 10:08:33 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(4,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 784000  inst.: 73787007 (ipc=94.1) sim_rate=444 (inst/sec) elapsed = 1:22:04:07 / Mon Apr 16 10:11:47 2018
GPGPU-Sim uArch: cycles simulated: 784500  inst.: 73814290 (ipc=94.1) sim_rate=444 (inst/sec) elapsed = 1:22:07:22 / Mon Apr 16 10:15:02 2018
GPGPU-Sim uArch: cycles simulated: 785000  inst.: 73841587 (ipc=94.1) sim_rate=444 (inst/sec) elapsed = 1:22:10:38 / Mon Apr 16 10:18:18 2018
GPGPU-Sim uArch: cycles simulated: 785500  inst.: 73867436 (ipc=94.0) sim_rate=443 (inst/sec) elapsed = 1:22:13:53 / Mon Apr 16 10:21:33 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(8,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 786000  inst.: 73893598 (ipc=94.0) sim_rate=443 (inst/sec) elapsed = 1:22:17:06 / Mon Apr 16 10:24:46 2018
GPGPU-Sim uArch: cycles simulated: 786500  inst.: 73922409 (ipc=94.0) sim_rate=443 (inst/sec) elapsed = 1:22:20:20 / Mon Apr 16 10:28:00 2018
GPGPU-Sim uArch: cycles simulated: 787000  inst.: 73953251 (ipc=94.0) sim_rate=442 (inst/sec) elapsed = 1:22:23:34 / Mon Apr 16 10:31:14 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(6,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 787500  inst.: 73980465 (ipc=93.9) sim_rate=442 (inst/sec) elapsed = 1:22:26:46 / Mon Apr 16 10:34:26 2018
GPGPU-Sim uArch: cycles simulated: 788000  inst.: 74009521 (ipc=93.9) sim_rate=442 (inst/sec) elapsed = 1:22:29:59 / Mon Apr 16 10:37:39 2018
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 74041803 (ipc=93.9) sim_rate=441 (inst/sec) elapsed = 1:22:33:13 / Mon Apr 16 10:40:53 2018
GPGPU-Sim uArch: cycles simulated: 789000  inst.: 74068287 (ipc=93.9) sim_rate=441 (inst/sec) elapsed = 1:22:36:26 / Mon Apr 16 10:44:06 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 789500  inst.: 74098085 (ipc=93.9) sim_rate=441 (inst/sec) elapsed = 1:22:39:39 / Mon Apr 16 10:47:19 2018
GPGPU-Sim uArch: cycles simulated: 790000  inst.: 74132365 (ipc=93.8) sim_rate=440 (inst/sec) elapsed = 1:22:42:52 / Mon Apr 16 10:50:32 2018
GPGPU-Sim uArch: cycles simulated: 790500  inst.: 74159150 (ipc=93.8) sim_rate=440 (inst/sec) elapsed = 1:22:46:05 / Mon Apr 16 10:53:45 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(2,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 791000  inst.: 74189776 (ipc=93.8) sim_rate=440 (inst/sec) elapsed = 1:22:49:18 / Mon Apr 16 10:56:58 2018
GPGPU-Sim uArch: cycles simulated: 791500  inst.: 74223889 (ipc=93.8) sim_rate=439 (inst/sec) elapsed = 1:22:52:31 / Mon Apr 16 11:00:11 2018
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 74254320 (ipc=93.8) sim_rate=439 (inst/sec) elapsed = 1:22:55:45 / Mon Apr 16 11:03:25 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(2,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 792500  inst.: 74291368 (ipc=93.7) sim_rate=439 (inst/sec) elapsed = 1:22:58:58 / Mon Apr 16 11:06:38 2018
GPGPU-Sim uArch: cycles simulated: 793000  inst.: 74329241 (ipc=93.7) sim_rate=438 (inst/sec) elapsed = 1:23:02:10 / Mon Apr 16 11:09:50 2018
GPGPU-Sim uArch: cycles simulated: 793500  inst.: 74356532 (ipc=93.7) sim_rate=438 (inst/sec) elapsed = 1:23:05:24 / Mon Apr 16 11:13:04 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 794000  inst.: 74385486 (ipc=93.7) sim_rate=438 (inst/sec) elapsed = 1:23:08:37 / Mon Apr 16 11:16:17 2018
GPGPU-Sim uArch: cycles simulated: 794500  inst.: 74417942 (ipc=93.7) sim_rate=437 (inst/sec) elapsed = 1:23:11:50 / Mon Apr 16 11:19:30 2018
GPGPU-Sim uArch: cycles simulated: 795000  inst.: 74447980 (ipc=93.6) sim_rate=437 (inst/sec) elapsed = 1:23:15:03 / Mon Apr 16 11:22:43 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 74477769 (ipc=93.6) sim_rate=437 (inst/sec) elapsed = 1:23:18:17 / Mon Apr 16 11:25:57 2018
GPGPU-Sim uArch: cycles simulated: 796000  inst.: 74506559 (ipc=93.6) sim_rate=437 (inst/sec) elapsed = 1:23:21:30 / Mon Apr 16 11:29:10 2018
GPGPU-Sim uArch: cycles simulated: 796500  inst.: 74536541 (ipc=93.6) sim_rate=436 (inst/sec) elapsed = 1:23:24:45 / Mon Apr 16 11:32:25 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 74567989 (ipc=93.6) sim_rate=436 (inst/sec) elapsed = 1:23:27:59 / Mon Apr 16 11:35:39 2018
GPGPU-Sim uArch: cycles simulated: 797500  inst.: 74597143 (ipc=93.5) sim_rate=436 (inst/sec) elapsed = 1:23:31:13 / Mon Apr 16 11:38:53 2018
GPGPU-Sim uArch: cycles simulated: 798000  inst.: 74624979 (ipc=93.5) sim_rate=435 (inst/sec) elapsed = 1:23:34:28 / Mon Apr 16 11:42:08 2018
GPGPU-Sim uArch: cycles simulated: 798500  inst.: 74660335 (ipc=93.5) sim_rate=435 (inst/sec) elapsed = 1:23:37:44 / Mon Apr 16 11:45:24 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 799000  inst.: 74688832 (ipc=93.5) sim_rate=435 (inst/sec) elapsed = 1:23:40:59 / Mon Apr 16 11:48:39 2018
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 74719954 (ipc=93.5) sim_rate=434 (inst/sec) elapsed = 1:23:44:13 / Mon Apr 16 11:51:53 2018
GPGPU-Sim uArch: cycles simulated: 800000  inst.: 74746681 (ipc=93.4) sim_rate=434 (inst/sec) elapsed = 1:23:47:28 / Mon Apr 16 11:55:08 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(7,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 800500  inst.: 74771236 (ipc=93.4) sim_rate=434 (inst/sec) elapsed = 1:23:50:43 / Mon Apr 16 11:58:23 2018
GPGPU-Sim uArch: cycles simulated: 801000  inst.: 74802323 (ipc=93.4) sim_rate=433 (inst/sec) elapsed = 1:23:53:58 / Mon Apr 16 12:01:38 2018
GPGPU-Sim uArch: cycles simulated: 801500  inst.: 74836251 (ipc=93.4) sim_rate=433 (inst/sec) elapsed = 1:23:57:14 / Mon Apr 16 12:04:54 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(7,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 802000  inst.: 74863363 (ipc=93.3) sim_rate=433 (inst/sec) elapsed = 2:0:00:29 / Mon Apr 16 12:08:09 2018
GPGPU-Sim uArch: cycles simulated: 802500  inst.: 74890263 (ipc=93.3) sim_rate=432 (inst/sec) elapsed = 2:0:03:45 / Mon Apr 16 12:11:25 2018
GPGPU-Sim uArch: cycles simulated: 803000  inst.: 74922398 (ipc=93.3) sim_rate=432 (inst/sec) elapsed = 2:0:07:00 / Mon Apr 16 12:14:40 2018
GPGPU-Sim uArch: cycles simulated: 803500  inst.: 74956397 (ipc=93.3) sim_rate=432 (inst/sec) elapsed = 2:0:10:16 / Mon Apr 16 12:17:56 2018
