<div id="pf55" class="pf w0 h0" data-page-no="55"><div class="pc pc55 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg55.png"/><div class="c x2b y3a6 w16 h20"><div class="t m2 x77 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 x18 h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 x8 h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 x8 h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xd7 h19 y665 ff2 fsa fc0 sc0 ls0">TPM</div><div class="t m0 xd3 h1a y37e ff2 fsb fc0 sc0 ls0 ws0">Peripheral bus</div><div class="t m0 xd4 h1a y37f ff2 fsb fc0 sc0 ls0 ws0">controller 0</div><div class="t m0 x35 h1a y5c5 ff2 fsb fc0 sc0 ls0 ws0">Other peripherals</div></div><div class="t m0 x18 h9 y3b4 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-24. TPM configuration</div><div class="t m0 x8 h9 y3b5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-36.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y3b6 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y3b7 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _2d"> </span>Timer/PWM Module<span class="_ _f9"> </span><span class="fc1">Timer/PWM Module</span></div><div class="t m0 x4b h7 y3b8 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y3b9 ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y3ba ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y5c6 ff2 fs4 fc0 sc0 ls0 ws0">Signal multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal multiplexing</span></div><div class="t m0 x9 h1b y5c7 ff1 fsc fc0 sc0 ls0 ws0">3.8.1.1<span class="_ _b"> </span>TPM Instantiation Information</div><div class="t m0 x9 hf y5c8 ff3 fs5 fc0 sc0 ls0 ws0">This device contains three Low Power TPM modules (TPM). All TPM modules in the</div><div class="t m0 x9 hf y666 ff3 fs5 fc0 sc0 ls0 ws0">device only are configured as basic TPM function, and no quadrature decoder function</div><div class="t m0 x9 hf y667 ff3 fs5 fc0 sc0 ls0 ws0">and all can be functional in Stop/VLPS mode. The clock source is either external or</div><div class="t m0 x9 hf y668 ff3 fs5 fc0 sc0 ls0 ws0">internal in Stop/VLPS mode.</div><div class="t m0 x9 hf y669 ff3 fs5 fc0 sc0 ls0 ws0">The following table shows how these modules are configured.</div><div class="t m0 x86 h9 y66a ff1 fs2 fc0 sc0 ls0 ws0">Table 3-37.<span class="_ _1a"> </span>TPM configuration</div><div class="t m0 x97 h10 y66b ff1 fs4 fc0 sc0 ls0 ws0">TPM instance<span class="_ _27"> </span>Number of channels<span class="_ _fa"> </span>Features/usage</div><div class="t m0 x7b h7 y66c ff2 fs4 fc0 sc0 ls0 ws0">TPM0<span class="_ _a9"> </span>6<span class="_ _f1"> </span>Basic TPM,functional in Stop/VLPS mode</div><div class="t m0 x7b h7 y66d ff2 fs4 fc0 sc0 ls0 ws0">TPM1<span class="_ _a9"> </span>2<span class="_ _f1"> </span>Basic TPM,functional in Stop/VLPS mode</div><div class="t m0 x7b h7 y66e ff2 fs4 fc0 sc0 ls0 ws0">TPM2<span class="_ _a9"> </span>2<span class="_ _f1"> </span>Basic TPM,functional in Stop/VLPS mode</div><div class="t m0 x9 hf y66f ff3 fs5 fc0 sc0 ls0 ws0">There are several connections to and from the TPMs in order to facilitate customer use</div><div class="t m0 x9 hf y670 ff3 fs5 fc0 sc0 ls0 ws0">cases. For complete details on the TPM module interconnects please refer to the <span class="fc1">Module-</span></div><div class="t m0 x9 hf y671 ff3 fs5 fc1 sc0 ls0 ws0">to-Module section.</div><div class="t m0 x79 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>85</div><a class="l" href="#pf223" data-dest-detail='[547,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:367.047000px;bottom:514.739000px;width:79.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:499.239000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:483.739000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:468.239000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:452.739000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d" data-dest-detail='[45,"XYZ",null,353.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:505.808000px;bottom:132.539000px;width:48.216000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d" data-dest-detail='[45,"XYZ",null,353.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:54.000000px;bottom:116.539000px;width:105.770000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
