
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Thu Mar  6 23:18:20 2025
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/sram_w16.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell sram_w16
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Mar  6 23:18:45 2025
viaInitial ends at Thu Mar  6 23:18:45 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.45min, fe_mem=470.0M) ***
*** Begin netlist parsing (mem=470.0M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/sram_w16.out.v'

*** Memory Usage v#1 (Current mem = 469.980M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=470.0M) ***
Set top cell to sram_w16.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sram_w16 ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 1865 stdCell insts.

*** Memory Usage v#1 (Current mem = 525.312M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/sram_w16.sdc' ...
Current (total cpu=0:00:13.1, real=0:00:28.0, peak res=272.4M, current mem=644.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/sram_w16.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ./constraints/sram_w16.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=287.6M, current mem=660.3M)
Current (total cpu=0:00:13.2, real=0:00:28.0, peak res=287.6M, current mem=660.3M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 1.0 1.0 1.0 1.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
1865 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
1865 new gnd-pin connections were made to global net 'VSS'.
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 4 -spacing 1 -layer M4 -width 1 -nets { VSS VDD } -start 20 -stop 140

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 825.6M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Thu Mar  6 23:18:52 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/PnR_Synthesis/Part3_Hier_Syn/pnr_SRAM
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1524.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 13 used
Read in 13 components
  13 core components: 13 unplaced, 0 placed, 0 fixed
Read in 262 logical pins
Read in 262 nets
Read in 2 special nets, 2 routed
Read in 26 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0  open: 16
  Number of Core ports routed: 0  open: 176
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 88
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1542.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 101 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Mar  6 23:18:52 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Thu Mar  6 23:18:52 2025

sroute post-processing starts at Thu Mar  6 23:18:52 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Thu Mar  6 23:18:52 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 15.61 megs
sroute: Total Peak Memory used = 845.25 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 1.0 -start 15.5 158.6 -pin {{Q[0]} {Q[1]} {Q[2]} {Q[3]} {Q[4]} {Q[5]} {Q[6]} {Q[7]} {Q[8]} {Q[9]} {Q[10]} {Q[11]} {Q[12]} {Q[13]} {Q[14]} {Q[15]} {Q[16]} {Q[17]} {Q[18]} {Q[19]} {Q[20]} {Q[21]} {Q[22]} {Q[23]} {Q[24]} {Q[25]} {Q[26]} {Q[27]} {Q[28]} {Q[29]} {Q[30]} {Q[31]} {Q[32]} {Q[33]} {Q[34]} {Q[35]} {Q[36]} {Q[37]} {Q[38]} {Q[39]} {Q[40]} {Q[41]} {Q[42]} {Q[43]} {Q[44]} {Q[45]} {Q[46]} {Q[47]} {Q[48]} {Q[49]} {Q[50]} {Q[51]} {Q[52]} {Q[53]} {Q[54]} {Q[55]} {Q[56]} {Q[57]} {Q[58]} {Q[59]} {Q[60]} {Q[61]} {Q[62]} {Q[63]} {Q[64]} {Q[65]} {Q[66]} {Q[67]} {Q[68]} {Q[69]} {Q[70]} {Q[71]} {Q[72]} {Q[73]} {Q[74]} {Q[75]} {Q[76]} {Q[77]} {Q[78]} {Q[79]} {Q[80]} {Q[81]} {Q[82]} {Q[83]} {Q[84]} {Q[85]} {Q[86]} {Q[87]} {Q[88]} {Q[89]} {Q[90]} {Q[91]} {Q[92]} {Q[93]} {Q[94]} {Q[95]} {Q[96]} {Q[97]} {Q[98]} {Q[99]} {Q[100]} {Q[101]} {Q[102]} {Q[103]} {Q[104]} {Q[105]} {Q[106]} {Q[107]} {Q[108]} {Q[109]} {Q[110]} {Q[111]} {Q[112]} {Q[113]} {Q[114]} {Q[115]} {Q[116]} {Q[117]} {Q[118]} {Q[119]} {Q[120]} {Q[121]} {Q[122]} {Q[123]} {Q[124]} {Q[125]} {Q[126]} {Q[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 845.3M).
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType start -spacing 1 -start 15.5 0.0 -fixedPin 1 -pin {{D[0]} {D[1]} {D[2]} {D[3]} {D[4]} {D[5]} {D[6]} {D[7]} {D[8]} {D[9]} {D[10]} {D[11]} {D[12]} {D[13]} {D[14]} {D[15]} {D[16]} {D[17]} {D[18]} {D[19]} {D[20]} {D[21]} {D[22]} {D[23]} {D[24]} {D[25]} {D[26]} {D[27]} {D[28]} {D[29]} {D[30]} {D[31]} {D[32]} {D[33]} {D[34]} {D[35]} {D[36]} {D[37]} {D[38]} {D[39]} {D[40]} {D[41]} {D[42]} {D[43]} {D[44]} {D[45]} {D[46]} {D[47]} {D[48]} {D[49]} {D[50]} {D[51]} {D[52]} {D[53]} {D[54]} {D[55]} {D[56]} {D[57]} {D[58]} {D[59]} {D[60]} {D[61]} {D[62]} {D[63]} {D[64]} {D[65]} {D[66]} {D[67]} {D[68]} {D[69]} {D[70]} {D[71]} {D[72]} {D[73]} {D[74]} {D[75]} {D[76]} {D[77]} {D[78]} {D[79]} {D[80]} {D[81]} {D[82]} {D[83]} {D[84]} {D[85]} {D[86]} {D[87]} {D[88]} {D[89]} {D[90]} {D[91]} {D[92]} {D[93]} {D[94]} {D[95]} {D[96]} {D[97]} {D[98]} {D[99]} {D[100]} {D[101]} {D[102]} {D[103]} {D[104]} {D[105]} {D[106]} {D[107]} {D[108]} {D[109]} {D[110]} {D[111]} {D[112]} {D[113]} {D[114]} {D[115]} {D[116]} {D[117]} {D[118]} {D[119]} {D[120]} {D[121]} {D[122]} {D[123]} {D[124]} {D[125]} {D[126]} {D[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 845.3M).
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {{A[0]} {A[1]} {A[2]} CEN CLK WEN}
Successfully spread [6] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 845.3M).
<CMD> setMaxRouteLayer 4
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/sram_w16.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 192 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=845.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.29226 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1014.39 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1014.4M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:01.2) (Real : 0:00:01.0) (mem : 1017.4M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 44 instances (buffers/inverters) removed
*       :     29 instances of type 'BUFFD1' removed
*       :     15 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1821 (0 fixed + 1821 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1955 #term=8151 #term/net=4.17, #fixedIo=0, #floatIo=0, #fixedPin=262, #floatPin=0
stdCell: 1821 single + 0 double + 0 multi
Total standard cell length = 6.9144 (mm), area = 0.0124 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.527.
Density for the design = 0.527.
       = stdcell_area 34572 sites (12446 um^2) / alloc_area 65600 sites (23616 um^2).
Pin Density = 0.1173.
            = total # of pins 8151 / total area 69513.
=== lastAutoLevel = 8 
End delay calculation. (MEM=1078.64 CPU=0:00:00.2 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.978e+04 (1.02e+04 2.96e+04)
              Est.  stn bbox = 4.535e+04 (1.22e+04 3.31e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1078.6M
Iteration  2: Total net bbox = 3.978e+04 (1.02e+04 2.96e+04)
              Est.  stn bbox = 4.535e+04 (1.22e+04 3.31e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1078.6M
Iteration  3: Total net bbox = 3.068e+04 (4.86e+03 2.58e+04)
              Est.  stn bbox = 3.819e+04 (8.82e+03 2.94e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1078.6M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1168 CPU=0:00:00.2 REAL=0:00:00.0)
Iteration  4: Total net bbox = 2.904e+04 (4.53e+03 2.45e+04)
              Est.  stn bbox = 3.975e+04 (9.64e+03 3.01e+04)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 1168.0M
Iteration  5: Total net bbox = 2.904e+04 (4.53e+03 2.45e+04)
              Est.  stn bbox = 3.975e+04 (9.64e+03 3.01e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1168.0M
Iteration  6: Total net bbox = 3.021e+04 (5.57e+03 2.46e+04)
              Est.  stn bbox = 4.277e+04 (1.09e+04 3.19e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1152.0M
Iteration  7: Total net bbox = 3.278e+04 (7.96e+03 2.48e+04)
              Est.  stn bbox = 4.562e+04 (1.34e+04 3.22e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1160.0M
Iteration  8: Total net bbox = 3.278e+04 (7.96e+03 2.48e+04)
              Est.  stn bbox = 4.562e+04 (1.34e+04 3.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.0M
Iteration  9: Total net bbox = 3.514e+04 (8.47e+03 2.67e+04)
              Est.  stn bbox = 4.786e+04 (1.39e+04 3.40e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1160.0M
Iteration 10: Total net bbox = 3.535e+04 (8.65e+03 2.67e+04)
              Est.  stn bbox = 4.810e+04 (1.41e+04 3.40e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1160.0M
Iteration 11: Total net bbox = 3.663e+04 (1.01e+04 2.66e+04)
              Est.  stn bbox = 4.936e+04 (1.55e+04 3.39e+04)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 1160.0M
Iteration 12: Total net bbox = 3.663e+04 (1.01e+04 2.66e+04)
              Est.  stn bbox = 4.936e+04 (1.55e+04 3.39e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.0M
Iteration 13: Total net bbox = 3.663e+04 (1.01e+04 2.66e+04)
              Est.  stn bbox = 4.936e+04 (1.55e+04 3.39e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.0M
Finished Global Placement (cpu=0:00:09.1, real=0:00:10.0, mem=1160.0M)
Info: 6 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:03:12 mem=1067.1M) ***
Total net bbox length = 3.663e+04 (1.006e+04 2.657e+04) (ext = 1.170e+04)
Move report: Detail placement moves 1821 insts, mean move: 1.74 um, max move: 14.08 um
	Max move on inst (memory0_reg_69_): (84.76, 29.48) --> (74.60, 33.40)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1067.1MB
Summary Report:
Instances move: 1821 (out of 1821 movable)
Mean displacement: 1.74 um
Max displacement: 14.08 um (Instance: memory0_reg_69_) (84.756, 29.481) -> (74.6, 33.4)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 3.541e+04 (8.725e+03 2.668e+04) (ext = 1.175e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1067.1MB
*** Finished refinePlace (0:03:13 mem=1067.1M) ***
*** Finished Initial Placement (cpu=0:00:10.3, real=0:00:11.0, mem=1067.1M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1064 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1955  numIgnoredNets=0
[NR-eagl] There are 7 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1955 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1955 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.418720e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7889
[NR-eagl] Layer2(M2)(V) length: 2.646534e+04um, number of vias: 12389
[NR-eagl] Layer3(M3)(H) length: 1.715860e+04um, number of vias: 508
[NR-eagl] Layer4(M4)(V) length: 1.187400e+04um, number of vias: 0
[NR-eagl] Total length: 5.549793e+04um, number of vias: 20786
[NR-eagl] End Peak syMemory usage = 1068.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.07 seconds
**placeDesign ... cpu = 0: 0:12, real = 0: 0:12, mem = 1068.1M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1091.1M, totSessionCpu=0:03:14 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1093.1M)
Extraction called for design 'sram_w16' of instances=1821 and nets=1957 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1093.133M)
** Profile ** Start :  cpu=0:00:00.0, mem=1093.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1093.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1183.33 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1183.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:15 mem=1183.3M)
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1183.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1183.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.470  |
|           TNS (ns):| -9398.2 |
|    Violating Paths:|  1280   |
|          All Paths:|  2432   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     34 (34)      |   -0.376   |     40 (40)      |
|   max_tran     |    45 (2257)     |   -8.654   |    45 (2257)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.735%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1183.3M
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1128.1M, totSessionCpu=0:03:15 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1120.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1120.1M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1821

Instance distribution across the VT partitions:

 LVT : inst = 6 (0.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 6 (0.3%)

 HVT : inst = 1815 (99.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1815 (99.7%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 7 clock nets excluded from IPO operation.
Design State:
    #signal nets       :  1955
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=842.23MB/842.23MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=842.37MB/842.37MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=842.41MB/842.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 10%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 20%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 30%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 40%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 50%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 60%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 70%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 80%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 90%

Finished Levelizing
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)

Starting Activity Propagation
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=842.76MB/842.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
 ... Calculating leakage power
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 10%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 20%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 30%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 40%

Finished Calculating power
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=842.92MB/842.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=842.92MB/842.92MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=842.95MB/842.95MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.07171200
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.06625       92.23
Macro                                  0           0
IO                                     0           0
Combinational                   0.005346       7.443
Clock (Combinational)          0.0001183      0.1647
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.07171         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9    0.07171         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            0.0001183       0.165
-----------------------------------------------------------------------------------------
Total                          0.0001183       0.165
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:            memory4_reg_0_ (EDFQD1): 	 5.752e-05
* 		Highest Leakage Power:            memory4_reg_0_ (EDFQD1): 	 5.752e-05
* 		Total Cap: 	1.02505e-11 F
* 		Total instances in design:  1821
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.071712 mW
Cell usage statistics:  
Library tcbn65gpluswc , 1821 cells ( 100.000000%) , 0.071712 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=842.97MB/842.97MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -9.570 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.070 mW
Resizable instances =   1815 (99.7%), leakage = 0.070 mW (99.8%)
Leakage power distribution among resizable instances:
 Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   1815 (99.7%), lkg = 0.070 mW (99.8%)
   -ve slk =   1815 (99.7%), lkg = 0.070 mW (99.8%)

OptMgr: Begin forced downsizing
OptMgr: 12 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -14.354 ns
OptMgr: 3 (25%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -14.104 ns

Design leakage power (state independent) = 0.070 mW
Resizable instances =   1815 (99.7%), leakage = 0.070 mW (99.8%)
Leakage power distribution among resizable instances:
 Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   1815 (99.7%), lkg = 0.070 mW (99.8%)
   -ve slk =   1815 (99.7%), lkg = 0.070 mW (99.8%)


Summary: cell sizing

 9 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0          9          9

    6 instances changed cell type from      INR2XD0   to     INR2D0
    3 instances changed cell type from       NR2XD0   to      NR2D0
  checkSum: 9



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.81MB/849.81MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.81MB/849.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.81MB/849.81MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 10%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 20%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 30%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 40%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 50%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 60%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 70%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 80%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 90%

Finished Levelizing
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)

Starting Activity Propagation
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.81MB/849.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
 ... Calculating leakage power
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 10%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 20%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 30%
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT): 40%

Finished Calculating power
2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.81MB/849.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.81MB/849.81MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.81MB/849.81MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:37:53 (2025-Mar-07 07:37:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.07168243
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.06625       92.27
Macro                                  0           0
IO                                     0           0
Combinational                   0.005317       7.405
Clock (Combinational)          0.0001183      0.1648
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.07168         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9    0.07168         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            0.0001183       0.165
-----------------------------------------------------------------------------------------
Total                          0.0001183       0.165
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:            memory4_reg_0_ (EDFQD1): 	 5.752e-05
* 		Highest Leakage Power:            memory4_reg_0_ (EDFQD1): 	 5.752e-05
* 		Total Cap: 	1.0248e-11 F
* 		Total instances in design:  1821
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.0716824 mW
Cell usage statistics:  
Library tcbn65gpluswc , 1821 cells ( 100.000000%) , 0.0716824 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=849.81MB/849.81MB)

OptMgr: Leakage power optimization took: 1 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 7 clock nets excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1248.9M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1248.9M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1248.9M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1248.9M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1248.9M)
CPU of: netlist preparation :0:00:00.0 (mem :1248.9M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1248.9M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 0 out of 1821 instances
     #inst not ok to resize: 6
     #inst with no smaller cells: 1812
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 7 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -14.004  TNS Slack -13729.067 Density 49.73
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.73%|        -| -14.004|-13729.067|   0:00:00.0| 1330.0M|
|    49.73%|        0| -14.004|-13729.067|   0:00:00.0| 1330.0M|
|    49.73%|        0| -14.004|-13729.067|   0:00:00.0| 1330.0M|
|    49.73%|        0| -14.004|-13729.067|   0:00:00.0| 1330.0M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -14.004  TNS Slack -13729.067 Density 49.73
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1164.43M, totSessionCpu=0:03:19).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt high fanout net optimization
Info: 7 clock nets excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.73%|        -| -14.004|-13729.067|   0:00:00.0| 1299.0M|
|    49.73%|        -| -14.004|-13729.067|   0:00:00.0| 1299.0M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1299.0M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 7 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    69   |  2305   |    60   |     60  |     0   |     0   |     0   |     0   | -14.00 |          0|          0|          0|  49.73  |            |           |
|     8   |   439   |     0   |      0  |     0   |     0   |     0   |     0   | -0.87 |         34|          0|         66|  50.09  |   0:00:02.0|    1310.0M|
|     1   |    26   |     0   |      0  |     0   |     0   |     0   |     0   | -0.82 |          0|          0|          8|  50.11  |   0:00:00.0|    1310.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1310.0M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1176.4M, totSessionCpu=0:03:24 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 7 clock nets excluded from IPO operation.
*info: 7 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.822  TNS Slack -539.176 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.822|-539.176|    50.11%|   0:00:00.0| 1323.1M|   WC_VIEW|  default| memory2_reg_70_/E   |
|  -0.660|-177.127|    50.06%|   0:00:02.0| 1355.9M|   WC_VIEW|  default| Q_reg_98_/D         |
|  -0.475| -61.186|    50.18%|   0:00:02.0| 1355.9M|   WC_VIEW|  default| Q_reg_98_/D         |
|  -0.475| -61.186|    50.18%|   0:00:00.0| 1355.9M|   WC_VIEW|  default| Q_reg_98_/D         |
|  -0.121|  -8.830|    50.69%|   0:00:02.0| 1355.9M|   WC_VIEW|  default| Q_reg_126_/D        |
|  -0.084|  -3.707|    50.76%|   0:00:01.0| 1375.0M|   WC_VIEW|  default| Q_reg_126_/D        |
|  -0.049|  -0.373|    50.80%|   0:00:00.0| 1375.0M|   WC_VIEW|  default| Q_reg_104_/D        |
|  -0.049|  -0.373|    50.80%|   0:00:00.0| 1375.0M|   WC_VIEW|  default| Q_reg_104_/D        |
|  -0.001|  -0.001|    50.84%|   0:00:00.0| 1375.0M|   WC_VIEW|  default| Q_reg_94_/D         |
|  -0.001|  -0.001|    50.84%|   0:00:00.0| 1375.0M|   WC_VIEW|  default| Q_reg_94_/D         |
|  -0.001|  -0.001|    50.84%|   0:00:00.0| 1375.0M|   WC_VIEW|  default| Q_reg_94_/D         |
|  -0.001|  -0.001|    50.84%|   0:00:00.0| 1375.0M|   WC_VIEW|  default| Q_reg_94_/D         |
|   0.000|   0.000|    50.85%|   0:00:00.0| 1375.0M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=1375.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=1375.0M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is 0.000
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 7 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.85
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.85%|        -|   0.000|   0.000|   0:00:00.0| 1352.8M|
|    50.85%|        0|   0.000|   0.000|   0:00:00.0| 1352.8M|
|    50.85%|        0|   0.000|   0.000|   0:00:00.0| 1352.8M|
|    50.85%|        0|   0.000|   0.000|   0:00:00.0| 1352.8M|
|    50.72%|       22|   0.000|   0.000|   0:00:01.0| 1352.8M|
|    50.72%|        0|   0.000|   0.000|   0:00:00.0| 1352.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.72
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1195.29M, totSessionCpu=0:03:37).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1203.3 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1064 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1986  numIgnoredNets=0
[NR-eagl] There are 7 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1986 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1986 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.423940e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1203.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:37 mem=1203.3M) ***
Move report: Timing Driven Placement moves 1845 insts, mean move: 6.57 um, max move: 40.00 um
	Max move on inst (FE_OFC55_N183): (7.80, 89.20) --> (10.00, 127.00)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1204.3MB
Move report: Detail placement moves 376 insts, mean move: 1.84 um, max move: 16.00 um
	Max move on inst (U1375): (94.00, 103.60) --> (110.00, 103.60)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1204.3MB
Summary Report:
Instances move: 1848 (out of 1852 movable)
Mean displacement: 6.65 um
Max displacement: 40.00 um (Instance: FE_OFC55_N183) (7.8, 89.2) -> (10, 127)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1204.3MB
*** Finished refinePlace (0:03:40 mem=1204.3M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1064 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1986  numIgnoredNets=0
[NR-eagl] There are 7 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1986 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1986 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.559480e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7951
[NR-eagl] Layer2(M2)(V) length: 2.735413e+04um, number of vias: 12780
[NR-eagl] Layer3(M3)(H) length: 1.785940e+04um, number of vias: 473
[NR-eagl] Layer4(M4)(V) length: 1.178160e+04um, number of vias: 0
[NR-eagl] Total length: 5.699513e+04um, number of vias: 21204
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1176.3M)
Extraction called for design 'sram_w16' of instances=1852 and nets=1988 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1176.336M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1176.3M, totSessionCpu=0:03:40 **
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1260.51 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1260.5M) ***
*** Timing NOT met, worst failing slack is -0.060
*** Check timing (0:00:00.4)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 7 clock nets excluded from IPO operation.
*info: 7 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.060 TNS Slack -1.315 Density 50.72
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1355.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1355.9M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1195.3 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1064 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1986  numIgnoredNets=0
[NR-eagl] There are 7 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1986 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1986 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.559480e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1195.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:44 mem=1195.3M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 1823 insts, mean move: 3.69 um, max move: 24.00 um
	Max move on inst (U1376): (13.40, 82.00) --> (21.20, 65.80)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1195.3MB
Move report: Detail placement moves 216 insts, mean move: 2.66 um, max move: 14.00 um
	Max move on inst (U1376): (21.20, 65.80) --> (7.20, 65.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1195.3MB
Summary Report:
Instances move: 1826 (out of 1852 movable)
Mean displacement: 3.77 um
Max displacement: 22.40 um (Instance: U1376) (13.4, 82) -> (7.2, 65.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1195.3MB
*** Finished refinePlace (0:03:48 mem=1195.3M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1064 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1986  numIgnoredNets=0
[NR-eagl] There are 7 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1986 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1986 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.646420e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7951
[NR-eagl] Layer2(M2)(V) length: 2.828410e+04um, number of vias: 12790
[NR-eagl] Layer3(M3)(H) length: 1.851880e+04um, number of vias: 357
[NR-eagl] Layer4(M4)(V) length: 1.094260e+04um, number of vias: 0
[NR-eagl] Total length: 5.774550e+04um, number of vias: 21098
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1171.3M)
Extraction called for design 'sram_w16' of instances=1852 and nets=1988 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1171.344M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1171.3M, totSessionCpu=0:03:48 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1255.47 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1255.5M) ***
*** Timing NOT met, worst failing slack is -0.089
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 7 clock nets excluded from IPO operation.
*info: 7 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.089 TNS Slack -4.585 Density 50.72
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.089|   -0.089|  -4.585|   -4.585|    50.72%|   0:00:00.0| 1350.9M|   WC_VIEW|  default| Q_reg_11_/D         |
|  -0.040|   -0.040|  -0.995|   -0.995|    50.72%|   0:00:00.0| 1350.9M|   WC_VIEW|  default| Q_reg_11_/D         |
|  -0.022|   -0.022|  -0.137|   -0.137|    50.73%|   0:00:00.0| 1369.9M|   WC_VIEW|  default| Q_reg_45_/D         |
|  -0.019|   -0.019|  -0.059|   -0.059|    50.74%|   0:00:00.0| 1369.9M|   WC_VIEW|  default| Q_reg_127_/D        |
|  -0.008|   -0.008|  -0.008|   -0.008|    50.75%|   0:00:00.0| 1369.9M|   WC_VIEW|  default| Q_reg_46_/D         |
|   0.001|    0.001|   0.000|    0.000|    50.75%|   0:00:00.0| 1369.9M|   WC_VIEW|  default| Q_reg_11_/D         |
|   0.007|    0.007|   0.000|    0.000|    50.78%|   0:00:00.0| 1369.9M|   WC_VIEW|  default| Q_reg_0_/D          |
|   0.013|    0.013|   0.000|    0.000|    50.79%|   0:00:00.0| 1369.9M|   WC_VIEW|  default| Q_reg_0_/D          |
|   0.021|    0.021|   0.000|    0.000|    50.80%|   0:00:00.0| 1369.9M|   WC_VIEW|  default| Q_reg_1_/D          |
|   0.021|    0.021|   0.000|    0.000|    50.80%|   0:00:00.0| 1369.9M|   WC_VIEW|  default| Q_reg_1_/D          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1369.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=1369.9M) ***
** GigaOpt Optimizer WNS Slack 0.021 TNS Slack 0.000 Density 50.80
*** Starting refinePlace (0:03:53 mem=1401.9M) ***
Total net bbox length = 3.727e+04 (8.929e+03 2.834e+04) (ext = 1.039e+04)
Move report: Detail placement moves 6 insts, mean move: 0.87 um, max move: 1.60 um
	Max move on inst (FE_RC_3_0): (57.60, 53.20) --> (59.20, 53.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1401.9MB
Summary Report:
Instances move: 6 (out of 1857 movable)
Mean displacement: 0.87 um
Max displacement: 1.60 um (Instance: FE_RC_3_0) (57.6, 53.2) -> (59.2, 53.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 3.728e+04 (8.936e+03 2.834e+04) (ext = 1.039e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1401.9MB
*** Finished refinePlace (0:03:53 mem=1401.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1401.9M)


Density : 0.5080
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1401.9M) ***
** GigaOpt Optimizer WNS Slack 0.021 TNS Slack 0.000 Density 50.80

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1401.9M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.021
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 7 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1064 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1991  numIgnoredNets=0
[NR-eagl] There are 7 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1991 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1991 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.647140e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7961
[NR-eagl] Layer2(M2)(V) length: 2.827751e+04um, number of vias: 12812
[NR-eagl] Layer3(M3)(H) length: 1.852280e+04um, number of vias: 355
[NR-eagl] Layer4(M4)(V) length: 1.096060e+04um, number of vias: 0
[NR-eagl] Total length: 5.776090e+04um, number of vias: 21128
[NR-eagl] End Peak syMemory usage = 1180.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.11 seconds
Extraction called for design 'sram_w16' of instances=1857 and nets=1993 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1180.172M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1270.61 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1270.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 7 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |   129   |     1   |      1  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  50.80  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          1|  50.81  |   0:00:00.0|    1346.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  50.81  |   0:00:00.0|    1346.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1346.9M) ***

*** Starting refinePlace (0:03:57 mem=1378.9M) ***
Total net bbox length = 3.728e+04 (8.935e+03 2.834e+04) (ext = 1.039e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1378.9MB
Summary Report:
Instances move: 0 (out of 1857 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.728e+04 (8.935e+03 2.834e+04) (ext = 1.039e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1378.9MB
*** Finished refinePlace (0:03:57 mem=1378.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1378.9M)


Density : 0.5081
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1378.9M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1311.8M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:43, real = 0:00:42, mem = 1192.3M, totSessionCpu=0:03:57 **
** Profile ** Start :  cpu=0:00:00.0, mem=1192.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1192.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1200.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1200.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.352  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.809%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1200.4M
Info: 7 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=905.72MB/905.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=905.72MB/905.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=905.72MB/905.72MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT)
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 10%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 20%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 30%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 40%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 50%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 60%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 70%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 80%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 90%

Finished Levelizing
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT)

Starting Activity Propagation
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT)
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=905.72MB/905.72MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT)
 ... Calculating switching power
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 10%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 20%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 30%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 40%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 60%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 70%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 80%
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT): 90%

Finished Calculating power
2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=905.82MB/905.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=905.82MB/905.82MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=905.82MB/905.82MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:38:35 (2025-Mar-07 07:38:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.15653086 	   92.3471%
Total Switching Power:       0.67943751 	    6.8524%
Total Leakage Power:         0.07937325 	    0.8005%
Total Power:                 9.91534130
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.968      0.1536     0.06625       9.188       92.66
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1686      0.5258     0.01301      0.7074       7.134
Clock (Combinational)             0.0198           0   0.0001183     0.01992      0.2009
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.157      0.6794     0.07937       9.915         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.157      0.6794     0.07937       9.915         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.0198           0   0.0001183     0.01992      0.2009
-----------------------------------------------------------------------------------------
Total                             0.0198           0   0.0001183     0.01992      0.2009
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             FE_OFC55_N183 (CKBD6): 	   0.02663
* 		Highest Leakage Power:            FE_OFC62_n1058 (CKBD16): 	 0.0002381
* 		Total Cap: 	1.11482e-11 F
* 		Total instances in design:  1857
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=905.82MB/905.82MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.81%|        -|   0.000|   0.000|   0:00:00.0| 1349.2M|
|    50.81%|        0|   0.000|   0.000|   0:00:03.0| 1349.2M|
|    50.81%|        1|   0.000|   0.000|   0:00:01.0| 1349.2M|
|    50.81%|        1|   0.000|   0.000|   0:00:00.0| 1349.2M|
|    50.78%|       47|   0.000|   0.000|   0:00:00.0| 1349.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.78
** Finished Core Power Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
Executing incremental physical updates
*** Starting refinePlace (0:04:01 mem=1330.1M) ***
Total net bbox length = 3.729e+04 (8.937e+03 2.835e+04) (ext = 1.039e+04)
Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um
	Max move on inst (U722): (5.80, 82.00) --> (6.00, 82.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1330.1MB
Summary Report:
Instances move: 1 (out of 1856 movable)
Mean displacement: 0.20 um
Max displacement: 0.20 um (Instance: U722) (5.8, 82) -> (6, 82)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2XD0
Total net bbox length = 3.729e+04 (8.937e+03 2.835e+04) (ext = 1.039e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1330.1MB
*** Finished refinePlace (0:04:01 mem=1330.1M) ***
Checking setup slack degradation ...
Info: 7 clock nets excluded from IPO operation.
Info: 7 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.016|    0.016|   0.000|    0.000|    50.78%|   0:00:00.0| 1349.2M|   WC_VIEW|  default| memory6_reg_120_/E  |
|   0.016|    0.016|   0.000|    0.000|    50.78%|   0:00:00.0| 1349.2M|   WC_VIEW|  default| memory6_reg_120_/E  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1349.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1349.2M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.41MB/931.41MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.41MB/931.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.41MB/931.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT)
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 10%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 20%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 30%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 40%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 50%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 60%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 70%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 80%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 90%

Finished Levelizing
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT)

Starting Activity Propagation
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT)
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.41MB/931.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT)
 ... Calculating switching power
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 10%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 20%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 30%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 40%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 60%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 70%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 80%
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT): 90%

Finished Calculating power
2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.41MB/931.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.41MB/931.41MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.41MB/931.41MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:38:42 (2025-Mar-07 07:38:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.15252350 	   92.3868%
Total Switching Power:       0.67546463 	    6.8182%
Total Leakage Power:         0.07875246 	    0.7949%
Total Power:                 9.90674028
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.968      0.1536     0.06625       9.188       92.75
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1643      0.5218     0.01239      0.6985       7.051
Clock (Combinational)             0.0198           0   0.0001183     0.01992      0.2011
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.153      0.6755     0.07875       9.907         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.153      0.6755     0.07875       9.907         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.0198           0   0.0001183     0.01992      0.2011
-----------------------------------------------------------------------------------------
Total                             0.0198           0   0.0001183     0.01992      0.2011
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             FE_OFC55_N183 (CKBD6): 	   0.02667
* 		Highest Leakage Power:            FE_OFC62_n1058 (CKBD16): 	 0.0002381
* 		Total Cap: 	1.10978e-11 F
* 		Total instances in design:  1856
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=931.41MB/931.41MB)

*** Finished Leakage Power Optimization (cpu=0:00:07, real=0:00:07, mem=1207.89M, totSessionCpu=0:04:04).
Extraction called for design 'sram_w16' of instances=1856 and nets=1992 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1187.730M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1266.6 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1266.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.62MB/910.62MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.68MB/910.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.68MB/910.68MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT)
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.68MB/910.68MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT)
 ... Calculating switching power
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 10%
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 20%
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 30%
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 40%
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 60%
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 70%
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 80%
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT): 90%

Finished Calculating power
2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.68MB/910.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.68MB/910.68MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.68MB/910.68MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:38:43 (2025-Mar-07 07:38:43 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_w16_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.15251584 	   92.3868%
Total Switching Power:       0.67546463 	    6.8182%
Total Leakage Power:         0.07875246 	    0.7949%
Total Power:                 9.90673262
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.968      0.1536     0.06625       9.188       92.75
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1643      0.5218     0.01239      0.6985       7.051
Clock (Combinational)             0.0198           0   0.0001183     0.01992      0.2011
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.153      0.6755     0.07875       9.907         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.153      0.6755     0.07875       9.907         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.0198           0   0.0001183     0.01992      0.2011
-----------------------------------------------------------------------------------------
Total                             0.0198           0   0.0001183     0.01992      0.2011
-----------------------------------------------------------------------------------------
Total leakage power = 0.0787525 mW
Cell usage statistics:  
Library tcbn65gpluswc , 1856 cells ( 100.000000%) , 0.0787525 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=910.68MB/910.68MB)


Output file is ./timingReports/sram_w16_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1209.4M, totSessionCpu=0:04:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=1209.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1209.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1219.4M
** Profile ** Total reports :  cpu=0:00:00.1, mem=1211.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1211.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.352  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1211.4M
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1209.4M, totSessionCpu=0:04:05 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:01:04, real = 0:01:05, mem = 1177.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 424 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 383 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 589 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 713 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 2150 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 4259 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 4259 new insts, 4259 new pwr-pin connections were made to global net 'VDD'.
4259 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 6115 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placemnt.enc
Writing Netlist "placemnt.enc.dat.tmp/sram_w16.v.gz" ...
Saving AAE Data ...
Saving preference file placemnt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 192 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1161.2M) ***
Saving DEF file ...
Saving rc congestion map placemnt.enc.dat.tmp/sram_w16.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placemnt.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/add.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/add.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 1152 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1155.2M, init mem=1155.2M)
*info: Placed = 6115          
*info: Unplaced = 0           
Placement Density:99.28%(24844/25025)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1155.2M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 25661.480um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin CLK
    Total number of sinks:       1152
    Delay constrained sinks:     1152
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1064 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1990  numIgnoredNets=0
[NR-eagl] There are 7 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1990 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1990 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.648940e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7959
[NR-eagl] Layer2(M2)(V) length: 2.853665e+04um, number of vias: 12834
[NR-eagl] Layer3(M3)(H) length: 1.854120e+04um, number of vias: 349
[NR-eagl] Layer4(M4)(V) length: 1.070960e+04um, number of vias: 0
[NR-eagl] Total length: 5.778745e+04um, number of vias: 21142
[NR-eagl] End Peak syMemory usage = 1156.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
setPlaceMode -congEffort medium -modulePlan true -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 25661.480um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin CLK
    Total number of sinks:       1152
    Delay constrained sinks:     1152
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:04:13 mem=1222.1M) ***
Total net bbox length = 3.716e+04 (8.943e+03 2.821e+04) (ext = 1.043e+04)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.716e+04 (8.943e+03 2.821e+04) (ext = 1.043e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1222.1MB
*** Finished refinePlace (0:04:13 mem=1222.1M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [5.2,5.715)             1
      [5.715,6.23)            0
      [6.23,6.745)            0
      [6.745,7.26)            0
      [7.26,7.775)            0
      [7.775,8.29)            0
      [8.29,8.805)            0
      [8.805,9.32)            0
      [9.32,9.835)            0
      [9.835,10.35)           1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired             Achieved            Node
                       location            location            
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
          10.35        (43.307,82.718)     (51.492,84.882)     ccl clock buffer, uid:A85eb (a lib_cell CKBD16) at (48.400,83.800), in power domain auto-default
           5.2         (51.693,84.882)     (53.292,81.282)     ccl clock buffer, uid:A85e0 (a lib_cell CKBD16) at (50.200,80.200), in power domain auto-default
           0           (45.708,35.917)     (45.708,35.917)     ccl clock buffer, uid:A85dd (a lib_cell CKBD16) at (43.200,35.200), in power domain auto-default
           0           (94.108,43.117)     (94.108,43.117)     ccl clock buffer, uid:A85ed (a lib_cell CKBD16) at (91.600,42.400), in power domain auto-default
           0           (48.907,75.517)     (48.907,75.517)     ccl clock buffer, uid:A85e4 (a lib_cell CKBD16) at (46.400,74.800), in power domain auto-default
           0           (72.108,122.317)    (72.108,122.317)    ccl clock buffer, uid:A85e3 (a lib_cell CKBD16) at (69.600,121.600), in power domain auto-default
           0           (114.892,92.082)    (114.892,92.082)    ccl clock buffer, uid:A85e9 (a lib_cell CKBD16) at (111.800,91.000), in power domain auto-default
           0           (46.492,92.082)     (46.492,92.082)     ccl clock buffer, uid:A85e6 (a lib_cell CKBD16) at (43.400,91.000), in power domain auto-default
           0           (97.692,84.882)     (97.692,84.882)     ccl clock buffer, uid:A85e8 (a lib_cell CKBD16) at (94.600,83.800), in power domain auto-default
           0           (82.707,86.317)     (82.707,86.317)     ccl clock buffer, uid:A85e5 (a lib_cell CKBD16) at (80.200,85.600), in power domain auto-default
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.833pF, total=0.894pF
      wire lengths   : top=0.000um, trunk=391.560um, leaf=4487.708um, total=4879.268um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.077),trunk(0.094),top(nil), margined worst slew is leaf(0.077),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.175, avg=0.168, sd=0.003], skew [0.015 vs 0.057, 100% {0.161, 0.168, 0.175}] (wid=0.011 ws=0.008) (gid=0.166 gs=0.009)
    Clock network insertion delays are now [0.161ns, 0.175ns] average 0.168ns std.dev 0.003ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1156.891M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=19, i=0, cg=0, l=0, total=19
  Rebuilding timing graph   cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.836pF, total=0.897pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=391.560um, leaf=4487.708um, total=4879.268um
  Rebuilding timing graph   sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.077),trunk(0.094),top(nil), margined worst slew is leaf(0.077),trunk(0.094),top(nil)
    skew_group clk/CON: insertion delay [min=0.161, max=0.175, avg=0.168, sd=0.003], skew [0.015 vs 0.057, 100% {0.161, 0.168, 0.175}] (wid=0.011 ws=0.008) (gid=0.167 gs=0.010)
  Clock network insertion delays are now [0.161ns, 0.175ns] average 0.168ns std.dev 0.003ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.836pF, total=0.897pF
      wire lengths   : top=0.000um, trunk=391.560um, leaf=4487.708um, total=4879.268um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.077),trunk(0.094),top(nil), margined worst slew is leaf(0.077),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.175, avg=0.168, sd=0.003], skew [0.015 vs 0.057, 100% {0.161, 0.168, 0.175}] (wid=0.011 ws=0.008) (gid=0.167 gs=0.010)
    Clock network insertion delays are now [0.161ns, 0.175ns] average 0.168ns std.dev 0.003ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.836pF, total=0.897pF
      wire lengths   : top=0.000um, trunk=391.560um, leaf=4487.708um, total=4879.268um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.077),trunk(0.094),top(nil), margined worst slew is leaf(0.077),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.175, avg=0.168, sd=0.003], skew [0.015 vs 0.057, 100% {0.161, 0.168, 0.175}] (wid=0.011 ws=0.008) (gid=0.167 gs=0.010)
    Clock network insertion delays are now [0.161ns, 0.175ns] average 0.168ns std.dev 0.003ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.836pF, total=0.897pF
      wire lengths   : top=0.000um, trunk=391.560um, leaf=4487.708um, total=4879.268um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.077),trunk(0.094),top(nil), margined worst slew is leaf(0.077),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.175, avg=0.168, sd=0.003], skew [0.015 vs 0.057, 100% {0.161, 0.168, 0.175}] (wid=0.011 ws=0.008) (gid=0.167 gs=0.010)
    Clock network insertion delays are now [0.161ns, 0.175ns] average 0.168ns std.dev 0.003ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.836pF, total=0.897pF
      wire lengths   : top=0.000um, trunk=391.560um, leaf=4487.708um, total=4879.268um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.077),trunk(0.094),top(nil), margined worst slew is leaf(0.077),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.175, avg=0.168, sd=0.003], skew [0.015 vs 0.057, 100% {0.161, 0.168, 0.175}] (wid=0.011 ws=0.008) (gid=0.167 gs=0.010)
    Clock network insertion delays are now [0.161ns, 0.175ns] average 0.168ns std.dev 0.003ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.836pF, total=0.897pF
      wire lengths   : top=0.000um, trunk=391.560um, leaf=4487.708um, total=4879.268um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.077),trunk(0.094),top(nil), margined worst slew is leaf(0.077),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.175, avg=0.168, sd=0.003], skew [0.015 vs 0.057, 100% {0.161, 0.168, 0.175}] (wid=0.011 ws=0.008) (gid=0.167 gs=0.010)
    Clock network insertion delays are now [0.161ns, 0.175ns] average 0.168ns std.dev 0.003ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.836pF, total=0.897pF
      wire lengths   : top=0.000um, trunk=391.560um, leaf=4487.708um, total=4879.268um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.077),trunk(0.094),top(nil), margined worst slew is leaf(0.077),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.175, avg=0.168, sd=0.003], skew [0.015 vs 0.057, 100% {0.161, 0.168, 0.175}] (wid=0.011 ws=0.008) (gid=0.167 gs=0.010)
    Clock network insertion delays are now [0.161ns, 0.175ns] average 0.168ns std.dev 0.003ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.836pF, total=0.897pF
      wire lengths   : top=0.000um, trunk=391.560um, leaf=4487.708um, total=4879.268um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.077),trunk(0.094),top(nil), margined worst slew is leaf(0.077),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.175, avg=0.168, sd=0.003], skew [0.015 vs 0.057, 100% {0.161, 0.168, 0.175}] (wid=0.011 ws=0.008) (gid=0.167 gs=0.010)
    Clock network insertion delays are now [0.161ns, 0.175ns] average 0.168ns std.dev 0.003ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 294 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.838pF, total=0.901pF
      wire lengths   : top=0.000um, trunk=400.938um, leaf=4496.383um, total=4897.320um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.076),trunk(0.092),top(nil), margined worst slew is leaf(0.076),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.172, avg=0.167, sd=0.003], skew [0.012 vs 0.057, 100% {0.160, 0.168, 0.172}] (wid=0.010 ws=0.006) (gid=0.165 gs=0.010)
    Clock network insertion delays are now [0.160ns, 0.172ns] average 0.167ns std.dev 0.003ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
      gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
      wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.178, avg=0.171, sd=0.004], skew [0.018 vs 0.057, 100% {0.160, 0.172, 0.178}] (wid=0.009 ws=0.006) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
      gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
      wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.178, avg=0.171, sd=0.004], skew [0.018 vs 0.057, 100% {0.160, 0.172, 0.178}] (wid=0.009 ws=0.006) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=19, i=0, cg=0, l=0, total=19
          cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
          gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
          wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
          wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
          sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
      gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
      wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
    Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=19, i=0, cg=0, l=0, total=19
    cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
    gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
    wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
    wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
    sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
    skew_group clk/CON: insertion delay [min=0.160, max=0.178, avg=0.171, sd=0.004], skew [0.018 vs 0.057, 100% {0.160, 0.172, 0.178}] (wid=0.009 ws=0.006) (gid=0.172 gs=0.015)
  Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
      gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
      wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.178, avg=0.171, sd=0.004], skew [0.018 vs 0.057, 100% {0.160, 0.172, 0.178}] (wid=0.009 ws=0.006) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=19, i=0, cg=0, l=0, total=19
          cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
          gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
          wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
          wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
          sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
      gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
      wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.178, avg=0.171, sd=0.004], skew [0.018 vs 0.057, 100% {0.160, 0.172, 0.178}] (wid=0.009 ws=0.006) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
      gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
      wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.178, avg=0.171, sd=0.004], skew [0.018 vs 0.057, 100% {0.160, 0.172, 0.178}] (wid=0.009 ws=0.006) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
      gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
      wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.178, avg=0.171, sd=0.004], skew [0.018 vs 0.057, 100% {0.160, 0.172, 0.178}] (wid=0.009 ws=0.006) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1156.895M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=19, i=0, cg=0, l=0, total=19
  Rebuilding timing graph   cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
  Rebuilding timing graph   sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
    skew_group clk/CON: insertion delay [min=0.160, max=0.178, avg=0.171, sd=0.004], skew [0.018 vs 0.057, 100% {0.160, 0.172, 0.178}] (wid=0.009 ws=0.006) (gid=0.172 gs=0.015)
  Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=154.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=154.800um^2
      gate capacitance : top=0.000pF, trunk=0.086pF, leaf=1.037pF, total=1.123pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
      wire lengths   : top=0.000um, trunk=439.082um, leaf=4503.073um, total=4942.155um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.085),top(nil), margined worst slew is leaf(0.095),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.178, avg=0.171, sd=0.004], skew [0.018 vs 0.057, 100% {0.160, 0.172, 0.178}] (wid=0.009 ws=0.006) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.160ns, 0.178ns] average 0.171ns std.dev 0.004ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=1.123pF fall=1.119pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=1.120pF fall=1.117pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
      gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.839pF, total=0.907pF
      wire lengths   : top=0.000um, trunk=438.163um, leaf=4504.025um, total=4942.188um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.083),top(nil), margined worst slew is leaf(0.102),trunk(0.083),top(nil)
      skew_group clk/CON: insertion delay [min=0.163, max=0.180, avg=0.172, sd=0.004], skew [0.017 vs 0.057, 100% {0.163, 0.171, 0.180}] (wid=0.009 ws=0.006) (gid=0.174 gs=0.016)
    Clock network insertion delays are now [0.163ns, 0.180ns] average 0.172ns std.dev 0.004ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 1783.86 -> 1799}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
      gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
      wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.839pF, total=0.909pF
      wire lengths   : top=0.000um, trunk=444.288um, leaf=4504.025um, total=4948.313um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.102),trunk(0.082),top(nil), margined worst slew is leaf(0.102),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.162, max=0.178, avg=0.172, sd=0.004], skew [0.016 vs 0.057, 100% {0.162, 0.172, 0.178}] (wid=0.012 ws=0.009) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.162ns, 0.178ns] average 0.172ns std.dev 0.004ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
      gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
      wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.839pF, total=0.909pF
      wire lengths   : top=0.000um, trunk=444.288um, leaf=4504.025um, total=4948.313um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.082),top(nil), margined worst slew is leaf(0.102),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.162, max=0.178, avg=0.172, sd=0.004], skew [0.016 vs 0.057, 100% {0.162, 0.172, 0.178}] (wid=0.012 ws=0.009) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.162ns, 0.178ns] average 0.172ns std.dev 0.004ns
  Improving insertion delay done.
  Total capacitance is (rise=2.029pF fall=2.025pF), of which (rise=0.909pF fall=0.909pF) is wire, and (rise=1.120pF fall=1.117pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:04:24 mem=1222.1M) ***
Total net bbox length = 3.725e+04 (9.027e+03 2.822e+04) (ext = 1.050e+04)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.725e+04 (9.027e+03 2.822e+04) (ext = 1.050e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1222.1MB
*** Finished refinePlace (0:04:24 mem=1222.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:04:24 mem=1222.1M) ***
Total net bbox length = 3.725e+04 (9.027e+03 2.822e+04) (ext = 1.050e+04)
**ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.725e+04 (9.027e+03 2.822e+04) (ext = 1.050e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1222.1MB
*** Finished refinePlace (0:04:24 mem=1222.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        20 (unrouted=20, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock:  1983 (unrouted=0, trialRouted=1983, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1223.668M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 20 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 20 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar  6 23:39:19 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2003 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dc FILLER_3322. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dc U841. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dc FILLER_3323. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dc FILLER_3324. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dc FILLER_3325. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dc U839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dd FILLER_1000. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dd FILLER_1001. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dd FILLER_1002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85dd U1133. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85de FILLER_1339. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85de FILLER_1340. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85de FILLER_1341. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85de U892. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85de FILLER_1342. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85df FILLER_3197. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85df FILLER_3198. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85df FILLER_3199. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85e0 FILLER_2202. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A85e1 FILLER_2072. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 74 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 897.80 (MB), peak = 955.86 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Mar  6 23:39:21 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  6 23:39:21 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         792           0        2862    96.23%
#  Metal 2        V         809           0        2862     0.00%
#  Metal 3        H         792           0        2862     0.00%
#  Metal 4        V         753          56        2862     0.00%
#  --------------------------------------------------------------
#  Total                   3146       1.73%  11448    24.06%
#
#  20 nets (1.00%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.00 (MB), peak = 955.86 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.71 (MB), peak = 955.86 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.81 (MB), peak = 955.86 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.04 (MB), peak = 955.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 20.
#Total number of unselected nets (but routable) for routing = 1983 (skipped).
#Total number of nets in the design = 2005.
#
#1983 skipped nets do not have any wires.
#20 routable nets have only global wires.
#20 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 20               0  
#------------------------------------------------
#        Total                 20               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 20            1983  
#------------------------------------------------
#        Total                 20            1983  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 5022 um.
#Total half perimeter of net bounding box = 1670 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 42 um.
#Total wire length on LAYER M3 = 3210 um.
#Total wire length on LAYER M4 = 1770 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 2941
#Up-Via Summary (total 2941):
#           
#-----------------------
#  Metal 1         1190
#  Metal 2         1050
#  Metal 3          701
#-----------------------
#                  2941 
#
#Total number of involved priority nets 20
#Maximum src to sink distance for priority net 123.2
#Average of max src_to_sink distance for priority net 79.7
#Average of ave src_to_sink distance for priority net 47.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.11 (MB), peak = 955.86 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.70 (MB), peak = 955.86 (MB)
#Start Track Assignment.
#Done with 802 horizontal wires in 1 hboxes and 552 vertical wires in 1 hboxes.
#Done with 30 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 5682 um.
#Total half perimeter of net bounding box = 1670 um.
#Total wire length on LAYER M1 = 612 um.
#Total wire length on LAYER M2 = 49 um.
#Total wire length on LAYER M3 = 3185 um.
#Total wire length on LAYER M4 = 1836 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 2941
#Up-Via Summary (total 2941):
#           
#-----------------------
#  Metal 1         1190
#  Metal 2         1050
#  Metal 3          701
#-----------------------
#                  2941 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.27 (MB), peak = 955.86 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 15.02 (MB)
#Total memory = 903.33 (MB)
#Peak memory = 955.86 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.2% of the total area was rechecked for DRC, and 97.5% required routing.
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 929.88 (MB), peak = 955.86 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.74 (MB), peak = 955.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 5171 um.
#Total half perimeter of net bounding box = 1670 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 422 um.
#Total wire length on LAYER M3 = 2842 um.
#Total wire length on LAYER M4 = 1907 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 3269
#Total number of multi-cut vias = 19 (  0.6%)
#Total number of single cut vias = 3250 ( 99.4%)
#Up-Via Summary (total 3269):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1171 ( 98.4%)        19 (  1.6%)       1190
#  Metal 2        1107 (100.0%)         0 (  0.0%)       1107
#  Metal 3         972 (100.0%)         0 (  0.0%)        972
#-----------------------------------------------------------
#                 3250 ( 99.4%)        19 (  0.6%)       3269 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 4.46 (MB)
#Total memory = 907.79 (MB)
#Peak memory = 955.86 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 4.46 (MB)
#Total memory = 907.79 (MB)
#Peak memory = 955.86 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 29.04 (MB)
#Total memory = 900.65 (MB)
#Peak memory = 955.86 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  6 23:39:28 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 20 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        40.000      60.000           6
        60.000      80.000          10
        80.000     100.000           2
       100.000     120.000           2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           1
        0.000     10.000           7
       10.000     20.000           3
       20.000     30.000           3
       30.000     40.000           2
       40.000     50.000           1
       50.000     60.000           1
       60.000     70.000           1
       70.000     80.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_75 (69 terminals)
    Guided length:  max path =    63.485um, total =   251.363um
    Routed length:  max path =   109.200um, total =   290.520um
    Deviation:      max path =    72.009%,  total =    15.578%

    Net CTS_63 (74 terminals)
    Guided length:  max path =    70.213um, total =   282.020um
    Routed length:  max path =   116.600um, total =   306.460um
    Deviation:      max path =    66.067%,  total =     8.666%

    Net CTS_62 (64 terminals)
    Guided length:  max path =    50.377um, total =   226.795um
    Routed length:  max path =    80.400um, total =   293.880um
    Deviation:      max path =    59.595%,  total =    29.580%

    Net CTS_59 (60 terminals)
    Guided length:  max path =    65.820um, total =   272.340um
    Routed length:  max path =    94.400um, total =   312.920um
    Deviation:      max path =    43.421%,  total =    14.900%

    Net CTS_69 (56 terminals)
    Guided length:  max path =    54.333um, total =   212.067um
    Routed length:  max path =    73.600um, total =   252.140um
    Deviation:      max path =    35.462%,  total =    18.896%

    Net CTS_60 (57 terminals)
    Guided length:  max path =    69.700um, total =   240.778um
    Routed length:  max path =    92.200um, total =   276.200um
    Deviation:      max path =    32.281%,  total =    14.712%

    Net CTS_68 (76 terminals)
    Guided length:  max path =    50.322um, total =   262.938um
    Routed length:  max path =    65.200um, total =   308.280um
    Deviation:      max path =    29.564%,  total =    17.245%

    Net CTS_67 (78 terminals)
    Guided length:  max path =    54.395um, total =   268.127um
    Routed length:  max path =    66.400um, total =   320.100um
    Deviation:      max path =    22.070%,  total =    19.384%

    Net CTS_65 (68 terminals)
    Guided length:  max path =    56.953um, total =   257.533um
    Routed length:  max path =    68.400um, total =   285.540um
    Deviation:      max path =    20.100%,  total =    10.875%

    Net CTS_73 (71 terminals)
    Guided length:  max path =    85.060um, total =   282.623um
    Routed length:  max path =   101.000um, total =   327.040um
    Deviation:      max path =    18.740%,  total =    15.716%

Set FIXED routing status on 20 net(s)
Set FIXED placed status on 19 instance(s)
Net route status summary:
  Clock:        20 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=20)
  Non-clock:  1983 (unrouted=1983, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1064 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 20  numPreroutedWires = 3430
[NR-eagl] Read numTotalNets=2003  numIgnoredNets=20
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 1983 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1983 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.963140e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 6.000000e-01um, number of vias: 7985
[NR-eagl] Layer2(M2)(V) length: 2.625759e+04um, number of vias: 11739
[NR-eagl] Layer3(M3)(H) length: 1.784690e+04um, number of vias: 1281
[NR-eagl] Layer4(M4)(V) length: 1.173600e+04um, number of vias: 0
[NR-eagl] Total length: 5.584109e+04um, number of vias: 21005
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1180.875M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns         0.000         0.000        -        0.000         0.000      1.000      1.000         1.000
    S->S Wire Len.       um        54.782        54.900      1.002     77.474        77.640      1.000      1.002         0.998
    S->S Wire Res.       Ohm       62.635        62.763      1.002     88.579        88.760      1.000      1.002         0.998
    S->S Wire Res./um    Ohm        0.572         0.572      1.000      0.808         0.808      1.000      1.000         1.000
    Total Wire Len.      um        54.782        54.900      1.002     77.474        77.640      1.000      1.002         0.998
    Trans. Time          ns         0.002         0.002      0.980      0.003         0.003      1.000      0.980         1.021
    Wire Cap.            fF         8.774         8.801      1.003     12.408        12.446      1.000      1.003         0.997
    Wire Cap./um         fF         0.080         0.080      1.001      0.113         0.113      1.000      1.001         0.999
    Wire Delay           ns         0.001         0.001      1.059      0.001         0.001      1.000      1.059         0.944
    Wire Skew            ns         0.000         0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.069        0.070      1.012      0.000         0.000      1.000      1.000         1.000
    S->S Wire Len.       um         61.180       65.689      1.074     33.222        31.740      0.990      0.946         1.037
    S->S Wire Res.       Ohm        80.933       82.763      1.023     40.192        37.000      0.986      0.907         1.071
    S->S Wire Res./um    Ohm         1.437        1.316      0.916      0.297         0.152      0.979      0.502         1.909
    Total Wire Len.      um        334.723      360.400      1.077      0.000         0.000      1.000      1.000         1.000
    Trans. Time          ns          0.082        0.084      1.021      0.000         0.000      0.993      0.816         1.207
    Wire Cap.            fF         52.559       55.640      1.059      0.000         0.000      1.000      1.000         1.000
    Wire Cap./um         fF          0.157        0.154      0.983      0.000         0.000      1.000      1.000         1.000
    Wire Delay           ns          0.004        0.004      1.037      0.002         0.002      0.997      0.938         1.059
    Wire Skew            ns          0.006        0.005      0.912      0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.094        0.094      0.993      0.004         0.004      0.985      0.959         1.012
    S->S Wire Len.       um         35.851       44.071      1.229     15.726        20.717      0.860      1.133         0.653
    S->S Wire Res.       Ohm        59.495       66.202      1.113     23.085        28.700      0.843      1.048         0.678
    S->S Wire Res./um    Ohm         1.747        1.562      0.894      0.354         0.226      0.801      0.511         1.256
    Total Wire Len.      um        250.224      261.133      1.044     21.287        20.861      0.889      0.871         0.907
    Trans. Time          ns          0.087        0.087      1.001      0.007         0.007      0.981      0.936         1.028
    Wire Cap.            fF         46.599       45.619      0.979      4.036         3.892      0.901      0.869         0.934
    Wire Cap./um         fF          0.186        0.175      0.938      0.004         0.003      0.938      0.679         1.297
    Wire Delay           ns          0.003        0.004      1.394      0.001         0.002      0.776      1.173         0.514
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A85ef/I        -5.882
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M3                           109.115um    109.400um        1.599         0.282         0.451
    M4                             0.450um      0.400um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%     100.000%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A85e1/I       -44.444
    CTS_ccl_BUF_CLOCK_NODE_UID_A85de/I       -33.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A85ed/I       -26.667
    CTS_ccl_BUF_CLOCK_NODE_UID_A85dc/I       -21.429
    CTS_ccl_BUF_CLOCK_NODE_UID_A85e3/I       -17.647
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M1                             0.000um      0.600um        1.787         0.272         0.487
    M2                             0.000um      0.800um        1.599         0.282         0.451
    M3                           160.222um    171.200um        1.599         0.282         0.451
    M4                           174.500um    187.800um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.612%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ------------------------------------
    Route Sink Pin        Difference (%)
    ------------------------------------
    memory3_reg_31_/CP       -390.000
    memory3_reg_80_/CP       -375.000
    memory6_reg_32_/CP       -354.545
    memory1_reg_32_/CP       -345.455
    memory3_reg_63_/CP       -337.500
    ------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um     420.800um       1.599         0.282         0.451
    M3                           2068.805um    2561.000um       1.599         0.282         0.451
    M4                           2435.220um    1718.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       91.048%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    ----------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                    (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                        Count                          Count                            Count                 
    ----------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut      1.500    0.032    0.047      -          -          -        1           5%          -        -          -         -
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    1152         98%       ER       18          90%        ER         -          -         -
    M1-M2    VIA12_2cut_N    0.750    0.059    0.044      13          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_2cut_S    0.750    0.059    0.044       5          0%        -        1           5%          -        -          -         -
    M2-M3    VIA23_1cut      1.500    0.030    0.046    1085        100%       ER       20         100%        ER         -          -         -
    M2-M3    VIA23_1cut_V    1.500    0.030    0.046       2          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut      1.500    0.030    0.046     940        100%       ER       32         100%        ER         -          -         -
    ----------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
      gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
      wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.821pF, total=0.894pF
      wire lengths   : top=0.000um, trunk=470.200um, leaf=4700.400um, total=5170.600um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.100),trunk(0.084),top(nil), margined worst slew is leaf(0.100),trunk(0.084),top(nil)
      skew_group clk/CON: insertion delay [min=0.164, max=0.180, avg=0.173, sd=0.004], skew [0.016 vs 0.057, 100% {0.164, 0.173, 0.180}] (wid=0.015 ws=0.011) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.164ns, 0.180ns] average 0.173ns std.dev 0.004ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1330.02 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1330.0M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=19, i=0, cg=0, l=0, total=19
      Rebuilding timing graph   cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.821pF, total=0.894pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=470.200um, leaf=4700.400um, total=5170.600um
      Rebuilding timing graph   sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=19, i=0, cg=0, l=0, total=19
        cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
        gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
        wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.821pF, total=0.894pF
        wire lengths   : top=0.000um, trunk=470.200um, leaf=4700.400um, total=5170.600um
        sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 20, tested: 20, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=19, i=0, cg=0, l=0, total=19
          cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
          gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
          wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.821pF, total=0.894pF
          wire lengths   : top=0.000um, trunk=470.200um, leaf=4700.400um, total=5170.600um
          sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.100),trunk(0.084),top(nil), margined worst slew is leaf(0.100),trunk(0.084),top(nil)
          skew_group clk/CON: insertion delay [min=0.164, max=0.180, avg=0.173, sd=0.004], skew [0.016 vs 0.057, 100% {0.164, 0.173, 0.180}] (wid=0.015 ws=0.011) (gid=0.172 gs=0.015)
        Clock network insertion delays are now [0.164ns, 0.180ns] average 0.173ns std.dev 0.004ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1206.008M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=19, i=0, cg=0, l=0, total=19
      Rebuilding timing graph   cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.821pF, total=0.894pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=470.200um, leaf=4700.400um, total=5170.600um
      Rebuilding timing graph   sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        20 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=20)
  Non-clock:  1983 (unrouted=0, trialRouted=1983, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
      gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
      wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.821pF, total=0.894pF
      wire lengths   : top=0.000um, trunk=470.200um, leaf=4700.400um, total=5170.600um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.100),trunk(0.084),top(nil), margined worst slew is leaf(0.100),trunk(0.084),top(nil)
      skew_group clk/CON: insertion delay [min=0.164, max=0.180, avg=0.173, sd=0.004], skew [0.016 vs 0.057, 100% {0.164, 0.173, 0.180}] (wid=0.015 ws=0.011) (gid=0.172 gs=0.015)
    Clock network insertion delays are now [0.164ns, 0.180ns] average 0.173ns std.dev 0.004ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         19      150.480
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             19      150.480
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      470.200
  Leaf      4700.400
  Total     5170.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.084    0.073    0.157
  Leaf     1.037    0.821    1.858
  Total    1.120    0.894    2.015
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1152     1.037     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.084               0.100
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.164     0.180     0.016       0.057         0.011           0.007           0.173        0.004     100% {0.164, 0.173, 0.180}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.164ns, 0.180ns] average 0.173ns std.dev 0.004ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=19, i=0, cg=0, l=0, total=19
  cell areas     : b=150.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=150.480um^2
  gate capacitance : top=0.000pF, trunk=0.084pF, leaf=1.037pF, total=1.120pF
  wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.821pF, total=0.894pF
  wire lengths   : top=0.000um, trunk=470.200um, leaf=4700.400um, total=5170.600um
  sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.100),trunk(0.084),top(nil), margined worst slew is leaf(0.100),trunk(0.084),top(nil)
  skew_group clk/CON: insertion delay [min=0.164, max=0.180, avg=0.173, sd=0.004], skew [0.016 vs 0.057, 100% {0.164, 0.173, 0.180}] (wid=0.015 ws=0.011) (gid=0.172 gs=0.015)
Clock network insertion delays are now [0.164ns, 0.180ns] average 0.173ns std.dev 0.004ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1197.9M, totSessionCpu=0:04:36 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1197.9M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1325.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1325.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1339.58 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1339.6M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:04:37 mem=1339.6M)
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1339.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1339.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.201  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2432   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.350%
       (99.845% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1339.6M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1243.3M, totSessionCpu=0:04:37 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1869

Instance distribution across the VT partitions:

 LVT : inst = 61 (3.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 61 (3.3%)

 HVT : inst = 1808 (96.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1808 (96.7%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1227.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1227.3M) ***
*** Starting optimizing excluded clock nets MEM= 1227.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1227.3M) ***
Include MVT Delays for Hold Opt
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1237.3M, totSessionCpu=0:04:38 **
** Profile ** Start :  cpu=0:00:00.0, mem=1237.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1237.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1245.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1245.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.201  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2432   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.350%
       (99.845% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1245.3M
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=963.92MB/963.92MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=963.92MB/963.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=963.92MB/963.92MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT)
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 10%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 20%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 30%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 40%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 50%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 60%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 70%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 80%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 90%

Finished Levelizing
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT)

Starting Activity Propagation
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT)
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=963.92MB/963.92MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT)
 ... Calculating switching power
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 10%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 20%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 30%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 40%
2025-Mar-06 23:39:32 (2025-Mar-07 07:39:32 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-06 23:39:33 (2025-Mar-07 07:39:33 GMT): 60%
2025-Mar-06 23:39:33 (2025-Mar-07 07:39:33 GMT): 70%
2025-Mar-06 23:39:33 (2025-Mar-07 07:39:33 GMT): 80%
2025-Mar-06 23:39:33 (2025-Mar-07 07:39:33 GMT): 90%

Finished Calculating power
2025-Mar-06 23:39:33 (2025-Mar-07 07:39:33 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=963.92MB/963.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=963.92MB/963.92MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=963.92MB/963.92MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:39:33 (2025-Mar-07 07:39:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.51083479 	   79.6566%
Total Switching Power:       2.28600401 	   19.1461%
Total Leakage Power:         0.14294935 	    1.1973%
Total Power:                11.93978798
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.863       0.153     0.06625       9.082       76.06
Macro                                  0           0     0.06113     0.06113       0.512
IO                                     0           0           0           0           0
Combinational                     0.1643      0.5198     0.01239      0.6965       5.834
Clock (Combinational)             0.4838       1.613    0.003182         2.1       17.59
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.511       2.286      0.1429       11.94         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.511       2.286      0.1429       11.94         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4838       1.613    0.003182         2.1       17.59
-----------------------------------------------------------------------------------------
Total                             0.4838       1.613    0.003182         2.1       17.59
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1431
* 		Highest Leakage Power:            FE_OFC62_n1058 (CKBD16): 	 0.0002381
* 		Total Cap: 	1.305e-11 F
* 		Total instances in design:  6128
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  4259
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=963.92MB/963.92MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.84
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.84%|        -|   0.000|   0.000|   0:00:00.0| 1394.0M|
|    99.84%|        0|   0.000|   0.000|   0:00:04.0| 1394.0M|
|    99.84%|        0|   0.000|   0.000|   0:00:00.0| 1400.0M|
|    99.84%|        0|   0.000|   0.000|   0:00:00.0| 1402.7M|
|    99.51%|       92|   0.000|   0.000|   0:00:00.0| 1402.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.51
** Finished Core Power Optimization (cpu = 0:00:04.8) (real = 0:00:04.0) **
Executing incremental physical updates
*** Starting refinePlace (0:04:44 mem=1383.6M) ***
Total net bbox length = 3.733e+04 (9.116e+03 2.822e+04) (ext = 1.050e+04)
Density distribution unevenness ratio = 0.522%
Density distribution unevenness ratio = 1.300%
Move report: Timing Driven Placement moves 6035 insts, mean move: 3.82 um, max move: 20.60 um
	Max move on inst (FILLER_1742): (19.80, 64.00) --> (4.60, 69.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1383.6MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.579e+04 (9.138e+03 2.666e+04) (ext = 1.080e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1383.6MB
*** Finished refinePlace (0:04:45 mem=1383.6M) ***
Checking setup slack degradation ...
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.027|    0.027|   0.000|    0.000|    99.51%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| Q_reg_92_/D         |
|   0.027|    0.027|   0.000|    0.000|    99.51%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| Q_reg_92_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1421.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1421.8M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.88MB/1002.88MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.88MB/1002.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.88MB/1002.88MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT)
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 10%
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 20%
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 30%
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 40%
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 50%
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 60%
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 70%
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 80%
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 90%

Finished Levelizing
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT)

Starting Activity Propagation
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT)
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.88MB/1002.88MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT)
 ... Calculating switching power
2025-Mar-06 23:39:42 (2025-Mar-07 07:39:42 GMT): 10%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 20%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 30%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 40%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 60%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 70%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 80%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 90%

Finished Calculating power
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.88MB/1002.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.88MB/1002.88MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.88MB/1002.88MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.49652066 	   79.7360%
Total Switching Power:       2.27230033 	   19.0790%
Total Leakage Power:         0.14112755 	    1.1850%
Total Power:                11.90994836
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.863       0.153     0.06625       9.083       76.26
Macro                                  0           0     0.06113     0.06113      0.5133
IO                                     0           0           0           0           0
Combinational                     0.1493      0.5061     0.01057       0.666       5.592
Clock (Combinational)             0.4838       1.613    0.003182         2.1       17.63
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.497       2.272      0.1411       11.91         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.497       2.272      0.1411       11.91         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4838       1.613    0.003182         2.1       17.63
-----------------------------------------------------------------------------------------
Total                             0.4838       1.613    0.003182         2.1       17.63
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1431
* 		Highest Leakage Power:            FE_OFC62_n1058 (CKBD16): 	 0.0002381
* 		Total Cap: 	1.28697e-11 F
* 		Total instances in design:  6128
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  4259
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1002.88MB/1002.88MB)

*** Finished Leakage Power Optimization (cpu=0:00:09, real=0:00:09, mem=1275.48M, totSessionCpu=0:04:48).
Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1253.562M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1331.7 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1331.7M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=981.16MB/981.16MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=981.22MB/981.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=981.22MB/981.22MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT)
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=981.22MB/981.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT)
 ... Calculating switching power
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 10%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 20%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 30%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 40%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 60%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 70%
2025-Mar-06 23:39:43 (2025-Mar-07 07:39:43 GMT): 80%
2025-Mar-06 23:39:44 (2025-Mar-07 07:39:44 GMT): 90%

Finished Calculating power
2025-Mar-06 23:39:44 (2025-Mar-07 07:39:44 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=981.22MB/981.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=981.22MB/981.22MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=981.22MB/981.22MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:39:44 (2025-Mar-07 07:39:44 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_w16_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.49652182 	   79.7360%
Total Switching Power:       2.27230033 	   19.0790%
Total Leakage Power:         0.14112755 	    1.1850%
Total Power:                11.90994953
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.863       0.153     0.06625       9.083       76.26
Macro                                  0           0     0.06113     0.06113      0.5133
IO                                     0           0           0           0           0
Combinational                     0.1493      0.5061     0.01057       0.666       5.592
Clock (Combinational)             0.4838       1.613    0.003182         2.1       17.63
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.497       2.272      0.1411       11.91         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.497       2.272      0.1411       11.91         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4838       1.613    0.003182         2.1       17.63
-----------------------------------------------------------------------------------------
Total                             0.4838       1.613    0.003182         2.1       17.63
-----------------------------------------------------------------------------------------
Total leakage power = 0.141128 mW
Cell usage statistics:  
Library tcbn65gpluswc , 6128 cells ( 100.000000%) , 0.141128 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=981.35MB/981.35MB)


Output file is ./timingReports/sram_w16_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1274.5M, totSessionCpu=0:04:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=1274.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1274.5M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1284.5M
** Profile ** Total reports :  cpu=0:00:00.1, mem=1276.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1276.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.255  |  0.028  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.011%
       (99.505% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1276.5M
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1274.5M, totSessionCpu=0:04:49 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          6  The version of the capacitance table fil...
ERROR     IMPSP-2002           4  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 10 warning(s), 4 error(s)

**ccopt_design ... cpu = 0:00:39, real = 0:00:39, mem = 1245.4M, totSessionCpu=0:04:49 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1251.5M, totSessionCpu=0:04:50 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1251.5M)
Compute RC Scale Done ...
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:51 mem=1356.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:04:51 mem=1356.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1356.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1356.8M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1356.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1356.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1356.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.255  |  0.028  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.108  |  0.108  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.011%
       (99.505% with Fillers)
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1276.5M, totSessionCpu=0:04:52 **
*info: Run optDesign holdfix with 1 thread.
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1268.5M, totSessionCpu=0:04:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1268.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1268.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-4:0-1.-5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1278.5M
** Profile ** Total reports :  cpu=0:00:00.1, mem=1270.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1270.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.255  |  0.028  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.108  |  0.108  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.011%
       (99.505% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1270.5M
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1268.5M, totSessionCpu=0:04:52 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/sram_w16.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 192 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1268.5M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 945.10 (MB), peak = 1002.88 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1243.5M, init mem=1243.5M)
Overlapping with other instance:	3972
Orientation Violation:	3122
*info: Placed = 6128           (Fixed = 19)
*info: Unplaced = 0           
Placement Density:99.51%(24901/25025)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1243.5M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (20) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1243.5M) ***
#Start route 20 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar  6 23:39:58 2025
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory0_reg_101_ connects to NET CTS_75 at location ( 116.700 41.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory3_reg_91_ connects to NET CTS_75 at location ( 110.700 41.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory1_reg_101_ connects to NET CTS_75 at location ( 115.100 38.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory1_reg_91_ connects to NET CTS_75 at location ( 110.100 39.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory0_reg_91_ connects to NET CTS_75 at location ( 109.900 38.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory4_reg_90_ connects to NET CTS_75 at location ( 107.300 38.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory7_reg_91_ connects to NET CTS_75 at location ( 103.900 39.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory6_reg_90_ connects to NET CTS_75 at location ( 102.100 38.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory4_reg_91_ connects to NET CTS_75 at location ( 103.100 43.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory6_reg_91_ connects to NET CTS_75 at location ( 101.300 41.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory7_reg_79_ connects to NET CTS_75 at location ( 101.300 39.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory5_reg_79_ connects to NET CTS_75 at location ( 94.500 38.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory6_reg_81_ connects to NET CTS_75 at location ( 95.900 35.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory7_reg_81_ connects to NET CTS_75 at location ( 95.500 30.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory0_reg_81_ connects to NET CTS_75 at location ( 94.300 28.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory1_reg_81_ connects to NET CTS_75 at location ( 94.300 25.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory2_reg_68_ connects to NET CTS_75 at location ( 91.500 25.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory3_reg_81_ connects to NET CTS_75 at location ( 91.900 27.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory4_reg_79_ connects to NET CTS_75 at location ( 93.500 39.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory1_reg_90_ connects to NET CTS_75 at location ( 110.900 35.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_75 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_74 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_73 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_67 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_66 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_65 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_63 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_61 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_58 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2003 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 memory6_reg_82_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 FILLER_2344. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_12 U1189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_13 memory4_reg_93_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 FILLER_2505. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 U922. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_15 FILLER_1894. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_16 memory7_reg_29_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 FILLER_3295. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 memory1_reg_24_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_18 U983. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_18 memory1_reg_79_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 memory4_reg_33_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 memory3_reg_33_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 U892. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_4 memory3_reg_24_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_5 memory6_reg_35_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 U707. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 U856. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_7 memory2_reg_41_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 2673 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 948.59 (MB), peak = 1002.88 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 112.875 120.510 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 106.875 120.510 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 117.875 122.310 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 113.075 122.310 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 102.475 127.710 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 128.275 125.910 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 123.475 125.910 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 105.675 122.310 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 112.875 124.110 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 105.475 125.910 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 112.875 125.910 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 114.075 143.910 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 112.875 133.110 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 111.075 142.110 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 112.875 134.910 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 106.475 140.310 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 106.475 138.510 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.475 151.110 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 105.875 131.310 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.275 145.710 ) on M1 for NET CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#18 routed nets are extracted.
#    18 (0.90%) extracted nets are partially routed.
#2 routed nets are imported.
#1985 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2005.
#
#Number of eco nets is 18
#
#Start data preparation...
#
#Data preparation is done on Thu Mar  6 23:39:59 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  6 23:39:59 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         792           0        2862    95.14%
#  Metal 2        V         809           0        2862     0.00%
#  Metal 3        H         792           0        2862     0.00%
#  Metal 4        V         753          56        2862     0.00%
#  --------------------------------------------------------------
#  Total                   3146       1.73%  11448    23.79%
#
#  20 nets (1.00%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.60 (MB), peak = 1002.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 953.84 (MB), peak = 1002.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 1983 (skipped).
#Total number of routable nets = 20.
#Total number of nets in the design = 2005.
#
#18 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#1983 skipped nets have only detail routed wires.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 18               0  
#------------------------------------------------
#        Total                 18               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 20            1983  
#------------------------------------------------
#        Total                 20            1983  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(0.27%)   (0.27%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.03% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 6355 um.
#Total half perimeter of net bounding box = 1592 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 222 um.
#Total wire length on LAYER M3 = 3663 um.
#Total wire length on LAYER M4 = 2469 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 3208
#Total number of multi-cut vias = 19 (  0.6%)
#Total number of single cut vias = 3189 ( 99.4%)
#Up-Via Summary (total 3208):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1157 ( 98.4%)        19 (  1.6%)       1176
#  Metal 2         989 (100.0%)         0 (  0.0%)        989
#  Metal 3        1043 (100.0%)         0 (  0.0%)       1043
#-----------------------------------------------------------
#                 3189 ( 99.4%)        19 (  0.6%)       3208 
#
#Total number of involved priority nets 18
#Maximum src to sink distance for priority net 117.0
#Average of max src_to_sink distance for priority net 87.8
#Average of ave src_to_sink distance for priority net 46.2
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.01 (MB), peak = 1002.88 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.59 (MB), peak = 1002.88 (MB)
#Start Track Assignment.
#Done with 306 horizontal wires in 1 hboxes and 167 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 6592 um.
#Total half perimeter of net bounding box = 1592 um.
#Total wire length on LAYER M1 = 237 um.
#Total wire length on LAYER M2 = 223 um.
#Total wire length on LAYER M3 = 3648 um.
#Total wire length on LAYER M4 = 2484 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 3120
#Total number of multi-cut vias = 19 (  0.6%)
#Total number of single cut vias = 3101 ( 99.4%)
#Up-Via Summary (total 3120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1116 ( 98.3%)        19 (  1.7%)       1135
#  Metal 2         949 (100.0%)         0 (  0.0%)        949
#  Metal 3        1036 (100.0%)         0 (  0.0%)       1036
#-----------------------------------------------------------
#                 3101 ( 99.4%)        19 (  0.6%)       3120 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.32 (MB), peak = 1002.88 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.28 (MB)
#Total memory = 954.32 (MB)
#Peak memory = 1002.88 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.9% of the total area was rechecked for DRC, and 92.6% required routing.
#    number of violations = 0
#81 out of 6128 instances need to be verified(marked ipoed).
#28.1% of the total area is being checked for drcs
#28.1% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 998.54 (MB), peak = 1002.88 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.84 (MB), peak = 1002.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 5286 um.
#Total half perimeter of net bounding box = 1592 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1516 um.
#Total wire length on LAYER M3 = 2555 um.
#Total wire length on LAYER M4 = 1214 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 2402
#Total number of multi-cut vias = 19 (  0.8%)
#Total number of single cut vias = 2383 ( 99.2%)
#Up-Via Summary (total 2402):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1171 ( 98.4%)        19 (  1.6%)       1190
#  Metal 2         754 (100.0%)         0 (  0.0%)        754
#  Metal 3         458 (100.0%)         0 (  0.0%)        458
#-----------------------------------------------------------
#                 2383 ( 99.2%)        19 (  0.8%)       2402 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 6.55 (MB)
#Total memory = 960.87 (MB)
#Peak memory = 1002.88 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 6.55 (MB)
#Total memory = 960.87 (MB)
#Peak memory = 1002.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -6.60 (MB)
#Total memory = 938.55 (MB)
#Peak memory = 1002.88 (MB)
#Number of warnings = 82
#Total number of warnings = 134
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  6 23:40:08 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar  6 23:40:08 2025
#
#Generating timing data, please wait...
#2003 total nets, 20 already routed, 20 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1308.79 CPU=0:00:00.2 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 920.92 (MB), peak = 1002.88 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_29226.tif.gz ...
#Read in timing information for 262 ports, 1869 instances from timing file .timing_file_29226.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2003 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 2673 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.16 (MB), peak = 1002.88 (MB)
#Merging special wires...
#Number of eco nets is 2
#
#Start data preparation...
#
#Data preparation is done on Thu Mar  6 23:40:09 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  6 23:40:09 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         792           0        2862    95.14%
#  Metal 2        V         809           0        2862     0.00%
#  Metal 3        H         792           0        2862     0.00%
#  Metal 4        V         753          56        2862     0.00%
#  --------------------------------------------------------------
#  Total                   3146       1.73%  11448    23.79%
#
#  20 nets (1.00%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.80 (MB), peak = 1002.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 914.14 (MB), peak = 1002.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 919.39 (MB), peak = 1002.88 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 919.46 (MB), peak = 1002.88 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 919.52 (MB), peak = 1002.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2003.
#Total number of nets in the design = 2005.
#
#1978 routable nets have only global wires.
#25 routable nets have only detail routed wires.
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1978  
#-----------------------------
#        Total            1978  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 20            1983  
#------------------------------------------------
#        Total                 20            1983  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      1(0.27%)      0(0.00%)      0(0.00%)   (0.27%)
#   Metal 2     13(0.45%)      3(0.10%)      4(0.14%)   (0.70%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     14(0.16%)      3(0.03%)      4(0.04%)   (0.23%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.03% H + 0.35% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 51782 um.
#Total half perimeter of net bounding box = 38113 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 22674 um.
#Total wire length on LAYER M3 = 15221 um.
#Total wire length on LAYER M4 = 13886 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13958
#Total number of multi-cut vias = 19 (  0.1%)
#Total number of single cut vias = 13939 ( 99.9%)
#Up-Via Summary (total 13958):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7655 ( 99.8%)        19 (  0.2%)       7674
#  Metal 2        5442 (100.0%)         0 (  0.0%)       5442
#  Metal 3         842 (100.0%)         0 (  0.0%)        842
#-----------------------------------------------------------
#                13939 ( 99.9%)        19 (  0.1%)      13958 
#
#Max overcon = 3 tracks.
#Total overcon = 0.23%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 919.54 (MB), peak = 1002.88 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 915.58 (MB), peak = 1002.88 (MB)
#Start Track Assignment.
#Done with 3006 horizontal wires in 1 hboxes and 3743 vertical wires in 1 hboxes.
#Done with 580 horizontal wires in 1 hboxes and 718 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 54279 um.
#Total half perimeter of net bounding box = 38113 um.
#Total wire length on LAYER M1 = 1593 um.
#Total wire length on LAYER M2 = 22891 um.
#Total wire length on LAYER M3 = 15820 um.
#Total wire length on LAYER M4 = 13976 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13958
#Total number of multi-cut vias = 19 (  0.1%)
#Total number of single cut vias = 13939 ( 99.9%)
#Up-Via Summary (total 13958):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7655 ( 99.8%)        19 (  0.2%)       7674
#  Metal 2        5442 (100.0%)         0 (  0.0%)       5442
#  Metal 3         842 (100.0%)         0 (  0.0%)        842
#-----------------------------------------------------------
#                13939 ( 99.9%)        19 (  0.1%)      13958 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 919.94 (MB), peak = 1002.88 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.84 (MB)
#Total memory = 919.95 (MB)
#Peak memory = 1002.88 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 365
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1           23        4       25      126       25       12       10      225
#	M2           57       48       34        0        0        0        1      140
#	Totals       80       52       59      126       25       12       11      365
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 957.90 (MB), peak = 1002.88 (MB)
#start 1st optimization iteration ...
#    number of violations = 385
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           39       10       91       33       43        0       11      227
#	M2           31       30       64        0        1       15        5      146
#	M3            1        1       10        0        0        0        0       12
#	Totals       71       41      165       33       44       15       16      385
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 959.47 (MB), peak = 1002.88 (MB)
#start 2nd optimization iteration ...
#    number of violations = 310
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           19       11       75       38       23        0        8      174
#	M2           30       39       36        1        5       14        0      125
#	M3            1        0        5        0        0        4        0       10
#	M4            0        0        1        0        0        0        0        1
#	Totals       50       50      117       39       28       18        8      310
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 958.68 (MB), peak = 1002.88 (MB)
#start 3rd optimization iteration ...
#    number of violations = 302
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        1       71       29       34        0       15      163
#	M2           20       18       40        0        3       20       17      118
#	M3            2        1       16        0        0        2        0       21
#	Totals       35       20      127       29       37       22       32      302
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 958.41 (MB), peak = 1002.88 (MB)
#start 4th optimization iteration ...
#    number of violations = 249
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1            7        2       72       29       24        0       10      144
#	M2           22       18       27        0        4       19        8       98
#	M3            1        0        5        0        0        1        0        7
#	Totals       30       20      104       29       28       20       18      249
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 952.74 (MB), peak = 1002.88 (MB)
#start 5th optimization iteration ...
#    number of violations = 242
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           10        0       72       25       26        0       12      145
#	M2           14       17       35        1        1       16        6       90
#	M3            3        1        2        0        0        0        0        6
#	M4            0        0        1        0        0        0        0        1
#	Totals       27       18      110       26       27       16       18      242
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 952.84 (MB), peak = 1002.88 (MB)
#start 6th optimization iteration ...
#    number of violations = 274
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           20        2       75       22       28        0       12      159
#	M2           21       20       30        1        4       20        6      102
#	M3            3        1        8        0        0        1        0       13
#	Totals       44       23      113       23       32       21       18      274
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 973.36 (MB), peak = 1002.88 (MB)
#start 7th optimization iteration ...
#    number of violations = 239
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           14        0       70       30       22        0       10      146
#	M2           27       25       21        0        3       10        4       90
#	M3            0        0        3        0        0        0        0        3
#	Totals       41       25       94       30       25       10       14      239
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 973.36 (MB), peak = 1002.88 (MB)
#start 8th optimization iteration ...
#    number of violations = 266
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        2       73       22       30        0       12      152
#	M2           19       20       28        0        5       17        8       97
#	M3            1        0       16        0        0        0        0       17
#	Totals       33       22      117       22       35       17       20      266
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 971.49 (MB), peak = 1002.88 (MB)
#start 9th optimization iteration ...
#    number of violations = 270
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        1       80       24       29        0       10      156
#	M2           21       19       35        2        4       16        8      105
#	M3            3        1        4        0        0        1        0        9
#	Totals       36       21      119       26       33       17       18      270
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 970.05 (MB), peak = 1002.88 (MB)
#start 10th optimization iteration ...
#    number of violations = 236
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           11        0       63       29       24        0       12      139
#	M2           19       22       27        0        5       10        4       87
#	M3            0        0        9        0        0        1        0       10
#	Totals       30       22       99       29       29       11       16      236
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 968.44 (MB), peak = 1002.88 (MB)
#start 11th optimization iteration ...
#    number of violations = 245
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1            9        0       67       37       21        0       11      145
#	M2           27       26       23        0        2       10        5       93
#	M3            1        0        2        0        0        1        2        6
#	M4            0        0        1        0        0        0        0        1
#	Totals       37       26       93       37       23       11       18      245
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 986.19 (MB), peak = 1002.88 (MB)
#start 12th optimization iteration ...
#    number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        2       62       28       24        0       12      141
#	M2           24       22       25        0        4       14        9       98
#	M3            2        0        6        0        0        2        2       12
#	Totals       39       24       93       28       28       16       23      251
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 985.93 (MB), peak = 1002.88 (MB)
#start 13th optimization iteration ...
#    number of violations = 232
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        0       66       37       20        0        9      144
#	M2           24       25       22        0        1        9        6       87
#	M3            0        0        1        0        0        0        0        1
#	Totals       36       25       89       37       21        9       15      232
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 993.06 (MB), peak = 1002.88 (MB)
#start 14th optimization iteration ...
#    number of violations = 257
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        1       77       26       26        0        9      152
#	M2           22       26       29        0        3       11        8       99
#	M3            2        0        4        0        0        0        0        6
#	Totals       37       27      110       26       29       11       17      257
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 993.18 (MB), peak = 1002.88 (MB)
#start 15th optimization iteration ...
#    number of violations = 235
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1            9        0       68       31       20        0        7      135
#	M2           25       25       22        0        3       16        3       94
#	M3            0        0        3        0        0        3        0        6
#	Totals       34       25       93       31       23       19       10      235
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1008.69 (MB), peak = 1012.14 (MB)
#start 16th optimization iteration ...
#    number of violations = 265
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           14        3       60       34       25        0       10      146
#	M2           26       26       32        0        3       18        4      109
#	M3            1        0        6        0        0        3        0       10
#	Totals       41       29       98       34       28       21       14      265
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1030.26 (MB), peak = 1030.26 (MB)
#start 17th optimization iteration ...
#    number of violations = 219
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           10        1       59       35       18        0        9      132
#	M2           27       25       20        1        1        9        2       85
#	M3            0        0        1        0        0        1        0        2
#	Totals       37       26       80       36       19       10       11      219
#cpu time = 00:00:15, elapsed time = 00:00:16, memory = 1008.44 (MB), peak = 1046.03 (MB)
#start 18th optimization iteration ...
#    number of violations = 252
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           10        4       63       37       21        0        9      144
#	M2           30       29       22        0        2       13        6      102
#	M3            2        1        2        0        0        1        0        6
#	Totals       42       34       87       37       23       14       15      252
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1033.32 (MB), peak = 1046.03 (MB)
#start 19th optimization iteration ...
#    number of violations = 225
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1            8        2       57       36       18        0       10      131
#	M2           28       29       22        0        1       11        0       91
#	M3            1        0        1        0        0        1        0        3
#	Totals       37       31       80       36       19       12       10      225
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1033.61 (MB), peak = 1046.03 (MB)
#start 20th optimization iteration ...
#    number of violations = 249
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        1       68       33       19        0       10      143
#	M2           29       26       23        1        2       15        5      101
#	M3            2        0        2        0        0        1        0        5
#	Totals       43       27       93       34       21       16       15      249
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1058.62 (MB), peak = 1058.65 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 54678 um.
#Total half perimeter of net bounding box = 38113 um.
#Total wire length on LAYER M1 = 163 um.
#Total wire length on LAYER M2 = 21088 um.
#Total wire length on LAYER M3 = 16039 um.
#Total wire length on LAYER M4 = 17387 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16584
#Total number of multi-cut vias = 44 (  0.3%)
#Total number of single cut vias = 16540 ( 99.7%)
#Up-Via Summary (total 16584):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7943 ( 99.4%)        44 (  0.6%)       7987
#  Metal 2        7115 (100.0%)         0 (  0.0%)       7115
#  Metal 3        1482 (100.0%)         0 (  0.0%)       1482
#-----------------------------------------------------------
#                16540 ( 99.7%)        44 (  0.3%)      16584 
#
#Total number of DRC violations = 249
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 143
#Total number of violations on LAYER M2 = 101
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:04:21
#Elapsed time = 00:04:21
#Increased memory = 12.02 (MB)
#Total memory = 931.98 (MB)
#Peak memory = 1058.65 (MB)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        1       68       33       19        0       10      143
#	M2           29       26       23        1        2       15        5      101
#	M3            2        0        2        0        0        1        0        5
#	Totals       43       27       93       34       21       16       15      249
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.00 (MB), peak = 1058.65 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 54678 um.
#Total half perimeter of net bounding box = 38113 um.
#Total wire length on LAYER M1 = 163 um.
#Total wire length on LAYER M2 = 21088 um.
#Total wire length on LAYER M3 = 16039 um.
#Total wire length on LAYER M4 = 17387 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16584
#Total number of multi-cut vias = 44 (  0.3%)
#Total number of single cut vias = 16540 ( 99.7%)
#Up-Via Summary (total 16584):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7943 ( 99.4%)        44 (  0.6%)       7987
#  Metal 2        7115 (100.0%)         0 (  0.0%)       7115
#  Metal 3        1482 (100.0%)         0 (  0.0%)       1482
#-----------------------------------------------------------
#                16540 ( 99.7%)        44 (  0.3%)      16584 
#
#Total number of DRC violations = 249
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 143
#Total number of violations on LAYER M2 = 101
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar  6 23:44:31 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.00 (MB), peak = 1058.65 (MB)
#
#Start Post Route Wire Spread.
#Done with 522 horizontal wires in 1 hboxes and 760 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 55223 um.
#Total half perimeter of net bounding box = 38113 um.
#Total wire length on LAYER M1 = 164 um.
#Total wire length on LAYER M2 = 21277 um.
#Total wire length on LAYER M3 = 16245 um.
#Total wire length on LAYER M4 = 17538 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16584
#Total number of multi-cut vias = 44 (  0.3%)
#Total number of single cut vias = 16540 ( 99.7%)
#Up-Via Summary (total 16584):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7943 ( 99.4%)        44 (  0.6%)       7987
#  Metal 2        7115 (100.0%)         0 (  0.0%)       7115
#  Metal 3        1482 (100.0%)         0 (  0.0%)       1482
#-----------------------------------------------------------
#                16540 ( 99.7%)        44 (  0.3%)      16584 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.79 (MB), peak = 1058.65 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 55223 um.
#Total half perimeter of net bounding box = 38113 um.
#Total wire length on LAYER M1 = 164 um.
#Total wire length on LAYER M2 = 21277 um.
#Total wire length on LAYER M3 = 16245 um.
#Total wire length on LAYER M4 = 17538 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16584
#Total number of multi-cut vias = 44 (  0.3%)
#Total number of single cut vias = 16540 ( 99.7%)
#Up-Via Summary (total 16584):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7943 ( 99.4%)        44 (  0.6%)       7987
#  Metal 2        7115 (100.0%)         0 (  0.0%)       7115
#  Metal 3        1482 (100.0%)         0 (  0.0%)       1482
#-----------------------------------------------------------
#                16540 ( 99.7%)        44 (  0.3%)      16584 
#
#
#Start DRC checking..
#    number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        1       70       33       19        0       10      145
#	M2           29       26       23        1        2       15        5      101
#	M3            2        0        2        0        0        1        0        5
#	Totals       43       27       95       34       21       16       15      251
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 958.94 (MB), peak = 1058.65 (MB)
#CELL_VIEW sram_w16,init has 251 DRC violations
#Total number of DRC violations = 251
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 145
#Total number of violations on LAYER M2 = 101
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 2 DRCs
#
#Start Post Route via swapping..
#    number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        1       70       33       19        0       10      145
#	M2           29       26       23        1        2       15        5      101
#	M3            2        0        2        0        0        1        0        5
#	Totals       43       27       95       34       21       16       15      251
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 930.83 (MB), peak = 1058.65 (MB)
#    number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        1       70       33       19        0       10      145
#	M2           29       26       23        1        2       15        5      101
#	M3            2        0        2        0        0        1        0        5
#	Totals       43       27       95       34       21       16       15      251
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 931.84 (MB), peak = 1058.65 (MB)
#CELL_VIEW sram_w16,init has 251 DRC violations
#Total number of DRC violations = 251
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 145
#Total number of violations on LAYER M2 = 101
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 55223 um.
#Total half perimeter of net bounding box = 38113 um.
#Total wire length on LAYER M1 = 164 um.
#Total wire length on LAYER M2 = 21277 um.
#Total wire length on LAYER M3 = 16245 um.
#Total wire length on LAYER M4 = 17538 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16584
#Total number of multi-cut vias = 9480 ( 57.2%)
#Total number of single cut vias = 7104 ( 42.8%)
#Up-Via Summary (total 16584):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6904 ( 86.4%)      1083 ( 13.6%)       7987
#  Metal 2         190 (  2.7%)      6925 ( 97.3%)       7115
#  Metal 3          10 (  0.7%)      1472 ( 99.3%)       1482
#-----------------------------------------------------------
#                 7104 ( 42.8%)      9480 ( 57.2%)      16584 
#
#detailRoute Statistics:
#Cpu time = 00:04:27
#Elapsed time = 00:04:28
#Increased memory = 9.44 (MB)
#Total memory = 929.39 (MB)
#Peak memory = 1058.65 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:30
#Elapsed time = 00:04:30
#Increased memory = -22.28 (MB)
#Total memory = 916.27 (MB)
#Peak memory = 1058.65 (MB)
#Number of warnings = 2
#Total number of warnings = 136
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  6 23:44:38 2025
#
#routeDesign: cpu time = 00:04:39, elapsed time = 00:04:39, memory = 916.27 (MB), peak = 1058.65 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/sram_w16_29226_G5ldyE.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1204.5M)
Extracted 10.0058% (CPU Time= 0:00:00.1  MEM= 1265.2M)
Extracted 20.0074% (CPU Time= 0:00:00.1  MEM= 1265.2M)
Extracted 30.0049% (CPU Time= 0:00:00.1  MEM= 1265.2M)
Extracted 40.0066% (CPU Time= 0:00:00.1  MEM= 1265.2M)
Extracted 50.0082% (CPU Time= 0:00:00.1  MEM= 1265.2M)
Extracted 60.0058% (CPU Time= 0:00:00.1  MEM= 1265.2M)
Extracted 70.0074% (CPU Time= 0:00:00.2  MEM= 1265.2M)
Extracted 80.0049% (CPU Time= 0:00:00.2  MEM= 1265.2M)
Extracted 90.0066% (CPU Time= 0:00:00.2  MEM= 1265.2M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1265.2M)
Number of Extracted Resistors     : 43519
Number of Extracted Ground Cap.   : 42799
Number of Extracted Coupling Cap. : 72036
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1225.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1229.176M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1231.2M, totSessionCpu=0:09:36 **
#Created 847 library cell signatures
#Created 2005 NETS and 0 SPECIALNETS signatures
#Created 6129 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.47 (MB), peak = 1058.65 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.48 (MB), peak = 1058.65 (MB)
Begin checking placement ... (start mem=1231.2M, init mem=1231.2M)
Overlapping with other instance:	3956
Orientation Violation:	3122
Placement Blockage Violation:	8
*info: Placed = 6128           (Fixed = 19)
*info: Unplaced = 0           
Placement Density:99.51%(24901/25025)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1231.2M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1869

Instance distribution across the VT partitions:

 LVT : inst = 50 (2.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 50 (2.7%)

 HVT : inst = 1819 (97.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1819 (97.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/sram_w16_29226_G5ldyE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1223.1M)
Extracted 10.0058% (CPU Time= 0:00:00.1  MEM= 1268.9M)
Extracted 20.0074% (CPU Time= 0:00:00.1  MEM= 1268.9M)
Extracted 30.0049% (CPU Time= 0:00:00.1  MEM= 1268.9M)
Extracted 40.0066% (CPU Time= 0:00:00.1  MEM= 1268.9M)
Extracted 50.0082% (CPU Time= 0:00:00.2  MEM= 1268.9M)
Extracted 60.0058% (CPU Time= 0:00:00.2  MEM= 1268.9M)
Extracted 70.0074% (CPU Time= 0:00:00.2  MEM= 1268.9M)
Extracted 80.0049% (CPU Time= 0:00:00.2  MEM= 1268.9M)
Extracted 90.0066% (CPU Time= 0:00:00.3  MEM= 1268.9M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1268.9M)
Number of Extracted Resistors     : 43519
Number of Extracted Ground Cap.   : 42799
Number of Extracted Coupling Cap. : 72036
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1248.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1252.871M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1352.87 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/.AAE_gWNi8b/.AAE_29226/waveform.data...
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1352.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1328.91 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1328.9M) ***
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:09:39 mem=1328.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1328.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1328.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1328.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1328.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.036  |  0.176  | -0.036  |
|           TNS (ns):| -0.036  |  0.000  | -0.036  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.011%
       (99.505% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1243.5M, totSessionCpu=0:09:39 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Start fixing DRV (Mem = 1310.32M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 20 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  99.51  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  99.51  |   0:00:00.0|    1517.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1517.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1388.2M, totSessionCpu=0:09:42 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1388.16M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1388.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=1388.2M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1398.2M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1398.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1388.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.036  |  0.176  | -0.036  |
|           TNS (ns):| -0.036  |  0.000  | -0.036  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.011%
       (99.505% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1398.2M
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1388.2M, totSessionCpu=0:09:43 **
*** Timing NOT met, worst failing slack is -0.036
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 20 clock nets excluded from IPO operation.
*info: 20 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.036 TNS Slack -0.036 Density 99.51
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.036|   -0.036|  -0.036|   -0.036|    99.51%|   0:00:00.0| 1454.9M|   WC_VIEW|  default| Q_reg_119_/D        |
|   0.000|    0.005|   0.000|    0.000|    99.51%|   0:00:00.0| 1456.7M|   WC_VIEW|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1456.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1456.7M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.51
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1456.7M) ***
*** Starting refinePlace (0:09:46 mem=1437.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1437.6MB
*** Finished refinePlace (0:09:46 mem=1437.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
GigaOpt: target slack met, skip TNS optimization
** Profile ** Start :  cpu=0:00:00.0, mem=1325.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1325.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1333.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1333.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.233  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.011%
       (99.505% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1333.1M
Info: 20 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1016.06MB/1016.06MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1016.06MB/1016.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1016.06MB/1016.06MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT)
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 10%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 20%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 30%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 40%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 50%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 60%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 70%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 80%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 90%

Finished Levelizing
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT)

Starting Activity Propagation
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT)
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1016.06MB/1016.06MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT)
 ... Calculating switching power
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 10%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 20%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 30%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 40%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 60%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 70%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 80%
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT): 90%

Finished Calculating power
2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1016.06MB/1016.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1016.06MB/1016.06MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1016.06MB/1016.06MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:44:52 (2025-Mar-07 07:44:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.49158140 	   80.9007%
Total Switching Power:       2.09964975 	   17.8962%
Total Leakage Power:         0.14114754 	    1.2031%
Total Power:                11.73237853
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          8.86       0.154     0.06625        9.08       77.39
Macro                                  0           0     0.06113     0.06113      0.5211
IO                                     0           0           0           0           0
Combinational                     0.1488      0.4444     0.01059      0.6038       5.146
Clock (Combinational)             0.4832       1.501    0.003182       1.988       16.94
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.492         2.1      0.1411       11.73         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.492         2.1      0.1411       11.73         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4832       1.501    0.003182       1.988       16.94
-----------------------------------------------------------------------------------------
Total                             0.4832       1.501    0.003182       1.988       16.94
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1379
* 		Highest Leakage Power:            FE_OFC62_n1058 (CKBD16): 	 0.0002381
* 		Total Cap: 	1.18234e-11 F
* 		Total instances in design:  6128
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  4259
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1016.06MB/1016.06MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.51
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.51%|        -|   0.000|   0.000|   0:00:00.0| 1590.7M|
|    99.38%|       36|   0.000|   0.000|   0:00:05.0| 1590.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.38
** Finished Core Power Optimization (cpu = 0:00:04.5) (real = 0:00:05.0) **
*** Starting refinePlace (0:09:52 mem=1562.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1562.1MB
*** Finished refinePlace (0:09:52 mem=1562.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1325.4M, totSessionCpu=0:09:52 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1325.43M, totSessionCpu=0:09:52 .
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1325.4M, totSessionCpu=0:09:52 **

Info: 20 clock nets excluded from IPO operation.
Info: 20 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.007|    0.007|   0.000|    0.000|    99.38%|   0:00:00.0| 1459.0M|   WC_VIEW|  default| Q_reg_112_/D        |
|   0.007|    0.007|   0.000|    0.000|    99.38%|   0:00:00.0| 1459.0M|   WC_VIEW|  default| Q_reg_112_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1459.0M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1459.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.42MB/1035.42MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.42MB/1035.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.42MB/1035.42MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT)
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 10%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 20%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 30%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 40%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 50%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 60%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 70%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 80%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 90%

Finished Levelizing
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT)

Starting Activity Propagation
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT)
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.42MB/1035.42MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT)
 ... Calculating switching power
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 10%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 20%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 30%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 40%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 60%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 70%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 80%
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT): 90%

Finished Calculating power
2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.42MB/1035.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.42MB/1035.42MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.42MB/1035.42MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:44:59 (2025-Mar-07 07:44:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.48629739 	   80.9378%
Total Switching Power:       2.09375852 	   17.8641%
Total Leakage Power:         0.14041780 	    1.1981%
Total Power:                11.72047358
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          8.86       0.154     0.06625        9.08       77.47
Macro                                  0           0     0.06113     0.06113      0.5216
IO                                     0           0           0           0           0
Combinational                      0.143      0.4386    0.009855      0.5914       5.046
Clock (Combinational)             0.4832       1.501    0.003182       1.988       16.96
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.486       2.094      0.1404       11.72         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.486       2.094      0.1404       11.72         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4832       1.501    0.003182       1.988       16.96
-----------------------------------------------------------------------------------------
Total                             0.4832       1.501    0.003182       1.988       16.96
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1379
* 		Highest Leakage Power:            FE_OFC62_n1058 (CKBD16): 	 0.0002381
* 		Total Cap: 	1.17448e-11 F
* 		Total instances in design:  6128
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  4259
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1035.42MB/1035.42MB)

*** Finished Leakage Power Optimization (cpu=0:00:08, real=0:00:08, mem=1323.42M, totSessionCpu=0:09:55).
**ERROR: (IMPOPT-310):	Design density (99.38%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:55 mem=1323.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 2005,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/.AAE_gWNi8b/.AAE_29226/waveform.data...
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:00:01.3 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/coe_eosdata_54nrbC/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:09:56 mem=1323.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1323.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1331.4M
Loading timing data from /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/coe_eosdata_54nrbC/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1331.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1331.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1331.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.228  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.106  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1325.4M, totSessionCpu=0:09:57 **
*info: Run optDesign holdfix with 1 thread.
Info: 20 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 0.228 ns
Total 0 nets layer assigned (1.0).
GigaOpt: setting up router preferences
        design wns: 0.2282
        slack threshold: 1.6482
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.007 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: 0.0069
        slack threshold: 1.4269
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 59 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1384.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1384.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1384.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1384.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.228  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1384.7M
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1297.3M, totSessionCpu=0:10:00 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar  6 23:45:05 2025
#
#WARNING (NRIG-44) Imported NET D[17] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1305 connects to NET N41 at location ( 18.300 24.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1315 connects to NET N42 at location ( 17.300 16.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1242 connects to NET N43 at location ( 26.500 18.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1139 connects to NET N51 at location ( 31.700 56.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1121 connects to NET N53 at location ( 29.700 85.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1159 connects to NET N74 at location ( 38.500 15.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N74 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1196 connects to NET N79 at location ( 57.100 32.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N79 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1206 connects to NET N80 at location ( 62.100 16.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N80 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1268 connects to NET N89 at location ( 70.300 27.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N89 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1011 connects to NET N94 at location ( 68.900 18.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N94 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U852 connects to NET N100 at location ( 72.900 88.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N100 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U838 connects to NET N104 at location ( 78.500 16.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N104 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U983 connects to NET N117 at location ( 96.100 43.495 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N117 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1016 connects to NET N122 at location ( 91.100 18.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N122 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U969 connects to NET N125 at location ( 99.300 16.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST FE_RC_9_0 connects to NET N126 at location ( 105.100 16.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N126 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1368 connects to NET N157 at location ( 137.700 88.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N157 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC65_N185 connects to NET N185 at location ( 29.500 73.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC34_N189 connects to NET N189 at location ( 12.100 70.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N189 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC48_N191 connects to NET N191 at location ( 26.535 77.110 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 3
#  Number of instances deleted (including moved) = 71
#  Number of instances resized = 29
#  Number of instances with same cell size swap = 1
#  Total number of placement changes (moved instances are counted twice) = 103
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2003 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 memory6_reg_82_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 FILLER_2344. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_12 U1189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_13 memory4_reg_93_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 FILLER_2505. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 U922. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_15 FILLER_1894. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_16 memory7_reg_29_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 FILLER_3295. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 memory1_reg_24_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_18 memory1_reg_79_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 memory4_reg_33_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 memory3_reg_33_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 U892. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_4 memory3_reg_24_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_5 memory6_reg_35_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 U707. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 U856. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_7 memory2_reg_41_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_7 U1195. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 2665 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#59/2003 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.41 (MB), peak = 1058.65 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 72.840 88.305 ) on M1 for NET N100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 78.440 16.305 ) on M1 for NET N104. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 96.840 43.295 ) on M1 for NET N117. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 91.440 18.095 ) on M1 for NET N122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 99.240 16.305 ) on M1 for NET N125. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 105.040 16.305 ) on M1 for NET N126. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 137.640 88.305 ) on M1 for NET N157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 29.515 74.080 ) on M1 for NET N185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 11.920 70.300 ) on M1 for NET N189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 26.515 77.680 ) on M1 for NET N191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 18.240 23.505 ) on M1 for NET N41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 17.240 16.305 ) on M1 for NET N42. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 25.640 18.095 ) on M1 for NET N43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 31.640 55.905 ) on M1 for NET N51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 29.640 84.705 ) on M1 for NET N53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 37.640 14.495 ) on M1 for NET N74. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 57.440 32.495 ) on M1 for NET N79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 61.240 16.305 ) on M1 for NET N80. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 69.440 27.105 ) on M1 for NET N89. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 69.240 18.095 ) on M1 for NET N94. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#157 routed nets are extracted.
#    93 (4.64%) extracted nets are partially routed.
#1845 routed nets are imported.
#1 (0.05%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2005.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 93
#
#Start data preparation...
#
#Data preparation is done on Thu Mar  6 23:45:05 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  6 23:45:05 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         792           0        2862    95.14%
#  Metal 2        V         809           0        2862     0.00%
#  Metal 3        H         792           0        2862     0.00%
#  Metal 4        V         753          56        2862     0.00%
#  --------------------------------------------------------------
#  Total                   3146       1.73%  11448    23.79%
#
#  21 nets (1.05%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.41 (MB), peak = 1058.65 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 991.71 (MB), peak = 1058.65 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2003.
#Total number of nets in the design = 2005.
#
#93 routable nets have only global wires.
#1910 routable nets have only detail routed wires.
#21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              93  
#-----------------------------
#        Total              93  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 21            1982  
#------------------------------------------------
#        Total                 21            1982  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 55245 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 160 um.
#Total wire length on LAYER M2 = 21268 um.
#Total wire length on LAYER M3 = 16279 um.
#Total wire length on LAYER M4 = 17538 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16579
#Total number of multi-cut vias = 9450 ( 57.0%)
#Total number of single cut vias = 7129 ( 43.0%)
#Up-Via Summary (total 16579):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6899 ( 86.5%)      1075 ( 13.5%)       7974
#  Metal 2         220 (  3.1%)      6903 ( 96.9%)       7123
#  Metal 3          10 (  0.7%)      1472 ( 99.3%)       1482
#-----------------------------------------------------------
#                 7129 ( 43.0%)      9450 ( 57.0%)      16579 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 991.97 (MB), peak = 1058.65 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.52 (MB), peak = 1058.65 (MB)
#Start Track Assignment.
#Done with 20 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 55267 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 174 um.
#Total wire length on LAYER M2 = 21268 um.
#Total wire length on LAYER M3 = 16288 um.
#Total wire length on LAYER M4 = 17538 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16570
#Total number of multi-cut vias = 9450 ( 57.0%)
#Total number of single cut vias = 7120 ( 43.0%)
#Up-Via Summary (total 16570):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6896 ( 86.5%)      1075 ( 13.5%)       7971
#  Metal 2         214 (  3.0%)      6903 ( 97.0%)       7117
#  Metal 3          10 (  0.7%)      1472 ( 99.3%)       1482
#-----------------------------------------------------------
#                 7120 ( 43.0%)      9450 ( 57.0%)      16570 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.54 (MB), peak = 1058.65 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.21 (MB)
#Total memory = 989.54 (MB)
#Peak memory = 1058.65 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 19.8% required routing.
#    number of violations = 275
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           19        4       65       38       18        0        9      153
#	M2           39       32       23        1        2       15        5      117
#	M3            2        0        2        0        0        1        0        5
#	Totals       60       36       90       39       20       16       14      275
#32 out of 6128 instances need to be verified(marked ipoed).
#14.6% of the total area is being checked for drcs
#14.6% of the total area was checked
#    number of violations = 287
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           20        4       65       40       18        0       10      157
#	M2           41       35       24        1        2       15        5      123
#	M3            4        0        2        0        0        1        0        7
#	Totals       65       39       91       41       20       16       15      287
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1021.23 (MB), peak = 1058.65 (MB)
#start 1st optimization iteration ...
#    number of violations = 243
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        5       69       29       22        0        7      145
#	M2           23       21       25        0        3        9        1       82
#	M3            2        0        7        0        0        2        5       16
#	Totals       38       26      101       29       25       11       13      243
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1016.84 (MB), peak = 1058.65 (MB)
#start 2nd optimization iteration ...
#    number of violations = 260
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        4       67       28       24        0       10      145
#	M2           24       16       30        0        6       16        5       97
#	M3            1        0       13        0        0        2        1       17
#	M4            0        0        1        0        0        0        0        1
#	Totals       37       20      111       28       30       18       16      260
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1034.32 (MB), peak = 1058.65 (MB)
#start 3rd optimization iteration ...
#    number of violations = 273
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           14        1       74       30       23        0       12      154
#	M2           26       22       30        1        2       18        3      102
#	M3            2        1       13        0        0        1        0       17
#	Totals       42       24      117       31       25       19       15      273
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1054.57 (MB), peak = 1058.65 (MB)
#start 4th optimization iteration ...
#    number of violations = 230
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        2       65       33       20        0       10      143
#	M2           21       15       25        0        2       12        6       81
#	M3            1        1        2        0        0        2        0        6
#	Totals       35       18       92       33       22       14       16      230
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1052.78 (MB), peak = 1060.06 (MB)
#start 5th optimization iteration ...
#    number of violations = 252
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           14        1       75       30       20        0       14      154
#	M2           24       16       26        0        3       12        6       87
#	M3            1        1        7        0        0        2        0       11
#	Totals       39       18      108       30       23       14       20      252
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1053.05 (MB), peak = 1060.06 (MB)
#start 6th optimization iteration ...
#    number of violations = 243
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           15        0       81       27       23        0       10      156
#	M2           17       17       28        0        2       10        4       78
#	M3            2        1        1        0        0        1        4        9
#	Totals       34       18      110       27       25       11       18      243
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1049.39 (MB), peak = 1068.18 (MB)
#start 7th optimization iteration ...
#    number of violations = 240
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        2       79       27       15        0        7      143
#	M2           29       27       17        0        2        9        4       88
#	M3            2        1        2        0        0        1        3        9
#	Totals       44       30       98       27       17       10       14      240
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1085.30 (MB), peak = 1085.38 (MB)
#start 8th optimization iteration ...
#    number of violations = 256
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           16        2       80       24       23        0        9      154
#	M2           24       21       26        2        4       13        6       96
#	M3            1        0        4        0        0        1        0        6
#	Totals       41       23      110       26       27       14       15      256
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1085.38 (MB), peak = 1085.39 (MB)
#start 9th optimization iteration ...
#    number of violations = 246
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1           11        0       79        2       30       17        6      145
#	M2           29       20       27        9        1        2       10       98
#	M3            0        0        3        0        0        0        0        3
#	Totals       40       20      109       11       31       19       16      246
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1086.21 (MB), peak = 1086.76 (MB)
#start 10th optimization iteration ...
#    number of violations = 229
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           15        0       74       25       20        0        8      142
#	M2           17       16       30        1        1       13        5       83
#	M3            1        1        1        0        0        0        1        4
#	Totals       33       17      105       26       21       13       14      229
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1060.88 (MB), peak = 1086.76 (MB)
#start 11th optimization iteration ...
#    number of violations = 245
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           14        0       80       30       19        0        9      152
#	M2           32       24       19        1        1       13        2       92
#	M3            0        0        1        0        0        0        0        1
#	Totals       46       24      100       31       20       13       11      245
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1097.20 (MB), peak = 1097.42 (MB)
#start 12th optimization iteration ...
#    number of violations = 247
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           11        1       68       22       27        0       13      142
#	M2           21       15       30        0        5       15        3       89
#	M3            3        2        9        0        0        2        0       16
#	Totals       35       18      107       22       32       17       16      247
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1097.46 (MB), peak = 1097.52 (MB)
#start 13th optimization iteration ...
#    number of violations = 240
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           11        0       77       29       21        0       10      148
#	M2           28       21       22        0        1       11        7       90
#	M3            1        0        1        0        0        0        0        2
#	Totals       40       21      100       29       22       11       17      240
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1065.68 (MB), peak = 1097.52 (MB)
#start 14th optimization iteration ...
#    number of violations = 247
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        1       78       24       27        0       13      156
#	M2           21       15       27        0        2       14        6       85
#	M3            1        1        4        0        0        0        0        6
#	Totals       35       17      109       24       29       14       19      247
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1077.80 (MB), peak = 1097.52 (MB)
#start 15th optimization iteration ...
#    number of violations = 252
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           15        1       79       30       20        0        7      152
#	M2           27       17       23        1        3       18        5       94
#	M3            0        0        3        0        0        3        0        6
#	Totals       42       18      105       31       23       21       12      252
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1075.85 (MB), peak = 1097.52 (MB)
#start 16th optimization iteration ...
#    number of violations = 256
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           16        2       75       25       22        0       12      152
#	M2           22       20       23        0        3       15        8       91
#	M3            1        1        9        0        0        0        2       13
#	Totals       39       23      107       25       25       15       22      256
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1112.86 (MB), peak = 1124.97 (MB)
#start 17th optimization iteration ...
#    number of violations = 242
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           21        1       74       25       21        0       12      154
#	M2           23       22       21        0        2       12        4       84
#	M3            1        0        2        0        0        1        0        4
#	Totals       45       23       97       25       23       13       16      242
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1113.34 (MB), peak = 1124.97 (MB)
#start 18th optimization iteration ...
#    number of violations = 241
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           20        1       77       25       20        0       10      153
#	M2           22       22       21        0        1       13        5       84
#	M3            1        0        1        0        0        0        2        4
#	Totals       43       23       99       25       21       13       17      241
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1150.44 (MB), peak = 1150.50 (MB)
#start 19th optimization iteration ...
#    number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           23        0       84       26       20        0        8      161
#	M2           23       20       20        0        3       16        5       87
#	M3            1        0        2        0        0        0        0        3
#	Totals       47       20      106       26       23       16       13      251
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1141.39 (MB), peak = 1151.47 (MB)
#start 20th optimization iteration ...
#    number of violations = 248
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           23        1       80       26       20        0        9      159
#	M2           26       23       21        3        0       12        2       87
#	M3            1        1        0        0        0        0        0        2
#	Totals       50       25      101       29       20       12       11      248
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1078.40 (MB), peak = 1151.47 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 54902 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 159 um.
#Total wire length on LAYER M2 = 20518 um.
#Total wire length on LAYER M3 = 16167 um.
#Total wire length on LAYER M4 = 18057 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17110
#Total number of multi-cut vias = 9129 ( 53.4%)
#Total number of single cut vias = 7981 ( 46.6%)
#Up-Via Summary (total 17110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7078 ( 88.5%)       922 ( 11.5%)       8000
#  Metal 2         655 (  9.0%)      6655 ( 91.0%)       7310
#  Metal 3         248 ( 13.8%)      1552 ( 86.2%)       1800
#-----------------------------------------------------------
#                 7981 ( 46.6%)      9129 ( 53.4%)      17110 
#
#Total number of DRC violations = 248
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 159
#Total number of violations on LAYER M2 = 87
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:04:44
#Elapsed time = 00:04:45
#Increased memory = 8.82 (MB)
#Total memory = 998.36 (MB)
#Peak memory = 1151.47 (MB)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           23        1       80       26       20        0        9      159
#	M2           26       23       21        3        0       12        2       87
#	M3            1        1        0        0        0        0        0        2
#	Totals       50       25      101       29       20       12       11      248
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.32 (MB), peak = 1151.47 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 54902 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 159 um.
#Total wire length on LAYER M2 = 20518 um.
#Total wire length on LAYER M3 = 16167 um.
#Total wire length on LAYER M4 = 18057 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17110
#Total number of multi-cut vias = 9129 ( 53.4%)
#Total number of single cut vias = 7981 ( 46.6%)
#Up-Via Summary (total 17110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7078 ( 88.5%)       922 ( 11.5%)       8000
#  Metal 2         655 (  9.0%)      6655 ( 91.0%)       7310
#  Metal 3         248 ( 13.8%)      1552 ( 86.2%)       1800
#-----------------------------------------------------------
#                 7981 ( 46.6%)      9129 ( 53.4%)      17110 
#
#Total number of DRC violations = 248
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 159
#Total number of violations on LAYER M2 = 87
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar  6 23:49:50 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.32 (MB), peak = 1151.47 (MB)
#
#Start Post Route Wire Spread.
#Done with 246 horizontal wires in 1 hboxes and 328 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 55119 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 160 um.
#Total wire length on LAYER M2 = 20578 um.
#Total wire length on LAYER M3 = 16259 um.
#Total wire length on LAYER M4 = 18123 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17110
#Total number of multi-cut vias = 9129 ( 53.4%)
#Total number of single cut vias = 7981 ( 46.6%)
#Up-Via Summary (total 17110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7078 ( 88.5%)       922 ( 11.5%)       8000
#  Metal 2         655 (  9.0%)      6655 ( 91.0%)       7310
#  Metal 3         248 ( 13.8%)      1552 ( 86.2%)       1800
#-----------------------------------------------------------
#                 7981 ( 46.6%)      9129 ( 53.4%)      17110 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.53 (MB), peak = 1151.47 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 55119 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 160 um.
#Total wire length on LAYER M2 = 20578 um.
#Total wire length on LAYER M3 = 16259 um.
#Total wire length on LAYER M4 = 18123 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17110
#Total number of multi-cut vias = 9129 ( 53.4%)
#Total number of single cut vias = 7981 ( 46.6%)
#Up-Via Summary (total 17110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7078 ( 88.5%)       922 ( 11.5%)       8000
#  Metal 2         655 (  9.0%)      6655 ( 91.0%)       7310
#  Metal 3         248 ( 13.8%)      1552 ( 86.2%)       1800
#-----------------------------------------------------------
#                 7981 ( 46.6%)      9129 ( 53.4%)      17110 
#
#
#Start Post Route via swapping..
#82.54% of area are rerouted by ECO routing.
#    number of violations = 252
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           23        1       83       26       20        0       10      163
#	M2           26       23       21        3        0       12        2       87
#	M3            1        1        0        0        0        0        0        2
#	Totals       50       25      104       29       20       12       12      252
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 999.23 (MB), peak = 1151.47 (MB)
#    number of violations = 253
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           23        1       84       26       20        0       10      164
#	M2           26       23       21        3        0       12        2       87
#	M3            1        1        0        0        0        0        0        2
#	Totals       50       25      105       29       20       12       12      253
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1001.09 (MB), peak = 1151.47 (MB)
#CELL_VIEW sram_w16,init has 253 DRC violations
#Total number of DRC violations = 253
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 164
#Total number of violations on LAYER M2 = 87
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 55119 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 160 um.
#Total wire length on LAYER M2 = 20578 um.
#Total wire length on LAYER M3 = 16259 um.
#Total wire length on LAYER M4 = 18123 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17110
#Total number of multi-cut vias = 10068 ( 58.8%)
#Total number of single cut vias = 7042 ( 41.2%)
#Up-Via Summary (total 17110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6899 ( 86.2%)      1101 ( 13.8%)       8000
#  Metal 2         132 (  1.8%)      7178 ( 98.2%)       7310
#  Metal 3          11 (  0.6%)      1789 ( 99.4%)       1800
#-----------------------------------------------------------
#                 7042 ( 41.2%)     10068 ( 58.8%)      17110 
#
#detailRoute Statistics:
#Cpu time = 00:04:48
#Elapsed time = 00:04:48
#Increased memory = 10.27 (MB)
#Total memory = 999.80 (MB)
#Peak memory = 1151.47 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 2005 NETS and 0 SPECIALNETS signatures
#Created 6129 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.80 (MB), peak = 1151.47 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.80 (MB), peak = 1151.47 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:49
#Elapsed time = 00:04:49
#Increased memory = -26.31 (MB)
#Total memory = 968.80 (MB)
#Peak memory = 1151.47 (MB)
#Number of warnings = 86
#Total number of warnings = 223
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  6 23:49:54 2025
#
**optDesign ... cpu = 0:05:12, real = 0:05:14, mem = 1262.6M, totSessionCpu=0:14:49 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/sram_w16_29226_G5ldyE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1262.6M)
Extracted 10.0048% (CPU Time= 0:00:00.1  MEM= 1304.2M)
Extracted 20.0056% (CPU Time= 0:00:00.1  MEM= 1304.2M)
Extracted 30.0064% (CPU Time= 0:00:00.1  MEM= 1304.2M)
Extracted 40.0072% (CPU Time= 0:00:00.2  MEM= 1304.2M)
Extracted 50.008% (CPU Time= 0:00:00.2  MEM= 1304.2M)
Extracted 60.0048% (CPU Time= 0:00:00.2  MEM= 1304.2M)
Extracted 70.0056% (CPU Time= 0:00:00.2  MEM= 1304.2M)
Extracted 80.0064% (CPU Time= 0:00:00.2  MEM= 1304.2M)
Extracted 90.0072% (CPU Time= 0:00:00.3  MEM= 1304.2M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1304.2M)
Number of Extracted Resistors     : 45000
Number of Extracted Ground Cap.   : 44071
Number of Extracted Coupling Cap. : 73388
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1284.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1288.223M)
**optDesign ... cpu = 0:05:13, real = 0:05:14, mem = 1261.6M, totSessionCpu=0:14:49 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 2005,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1347.58 CPU=0:00:00.5 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/.AAE_gWNi8b/.AAE_29226/waveform.data...
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1347.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  2.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1323.62 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1323.6M) ***
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:14:50 mem=1323.6M)
**optDesign ... cpu = 0:05:14, real = 0:05:16, mem = 1260.9M, totSessionCpu=0:14:50 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:05:14, real = 0:05:16, mem = 1260.9M, totSessionCpu=0:14:50 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1260.86M, totSessionCpu=0:14:51 .
**optDesign ... cpu = 0:05:14, real = 0:05:16, mem = 1260.9M, totSessionCpu=0:14:51 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:15, real = 0:05:16, mem = 1260.9M, totSessionCpu=0:14:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=1318.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1318.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 2005,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/.AAE_gWNi8b/.AAE_29226/waveform.data...
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:02.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-4:0-8.-5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=1318.1M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1262.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1262.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.221  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.106  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1262.9M
**optDesign ... cpu = 0:05:16, real = 0:05:18, mem = 1260.9M, totSessionCpu=0:14:52 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1278.9M, totSessionCpu=0:14:53 **
#Created 847 library cell signatures
#Created 2005 NETS and 0 SPECIALNETS signatures
#Created 6129 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.76 (MB), peak = 1151.47 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.76 (MB), peak = 1151.47 (MB)
Begin checking placement ... (start mem=1278.9M, init mem=1278.9M)
Overlapping with other instance:	3948
Orientation Violation:	3105
Placement Blockage Violation:	7
*info: Placed = 6128           (Fixed = 19)
*info: Unplaced = 0           
Placement Density:99.38%(24869/25025)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1278.9M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1869

Instance distribution across the VT partitions:

 LVT : inst = 50 (2.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 50 (2.7%)

 HVT : inst = 1819 (97.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1819 (97.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/sram_w16_29226_G5ldyE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1266.8M)
Extracted 10.0048% (CPU Time= 0:00:00.1  MEM= 1330.6M)
Extracted 20.0056% (CPU Time= 0:00:00.1  MEM= 1330.6M)
Extracted 30.0064% (CPU Time= 0:00:00.1  MEM= 1330.6M)
Extracted 40.0072% (CPU Time= 0:00:00.1  MEM= 1330.6M)
Extracted 50.008% (CPU Time= 0:00:00.1  MEM= 1330.6M)
Extracted 60.0048% (CPU Time= 0:00:00.2  MEM= 1330.6M)
Extracted 70.0056% (CPU Time= 0:00:00.2  MEM= 1330.6M)
Extracted 80.0064% (CPU Time= 0:00:00.2  MEM= 1330.6M)
Extracted 90.0072% (CPU Time= 0:00:00.2  MEM= 1330.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1330.6M)
Number of Extracted Resistors     : 45000
Number of Extracted Ground Cap.   : 44071
Number of Extracted Coupling Cap. : 73388
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1310.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1314.574M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1373.29 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/.AAE_gWNi8b/.AAE_29226/waveform.data...
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1373.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  2.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1349.33 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1349.3M) ***
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:14:56 mem=1349.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1349.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1349.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1349.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1349.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.221  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1349.3M
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1254.3M, totSessionCpu=0:14:56 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Start fixing DRV (Mem = 1321.06M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 20 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  99.38  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  99.38  |   0:00:00.0|    1525.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1525.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1395.9M, totSessionCpu=0:14:59 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1395.91M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1395.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1395.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1405.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1405.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.05min mem=1395.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.221  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1405.9M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1395.9M, totSessionCpu=0:14:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=1386.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1386.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1386.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1386.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.221  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1386.4M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1329.1M, totSessionCpu=0:14:59 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar  6 23:50:05 2025
#
#WARNING (NRIG-44) Imported NET D[17] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances deleted (including moved) = 68
#  Total number of placement changes (moved instances are counted twice) = 68
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2003 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 memory6_reg_82_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 FILLER_2344. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_12 U1189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_13 memory4_reg_93_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 FILLER_2505. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 U922. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_15 FILLER_1894. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_16 memory7_reg_29_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 FILLER_3295. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 memory1_reg_24_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_18 memory1_reg_79_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 memory4_reg_33_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 memory3_reg_33_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 U892. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_4 memory3_reg_24_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_5 memory6_reg_35_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 U707. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 U856. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_7 memory2_reg_41_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_7 U1195. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 2665 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#59/2003 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.70 (MB), peak = 1151.47 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#1 routed net are extracted.
#2002 routed nets are imported.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2005.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1023.70 (MB)
#Peak memory = 1151.47 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 253
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           23        1       84       26       20        0       10      164
#	M2           26       23       21        3        0       12        2       87
#	M3            1        1        0        0        0        0        0        2
#	Totals       50       25      105       29       20       12       12      253
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.67 (MB), peak = 1151.47 (MB)
#start 1st optimization iteration ...
#    number of violations = 277
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           22        2       83       23       24        0        9      163
#	M2           24       27       27        0        4       19        4      105
#	M3            0        0        7        0        0        2        0        9
#	Totals       46       29      117       23       28       21       13      277
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1065.04 (MB), peak = 1151.47 (MB)
#start 2nd optimization iteration ...
#    number of violations = 259
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           16        3       82       29       24        0       15      169
#	M2           20       16       31        0        2       12        5       86
#	M3            1        0        2        0        0        0        1        4
#	Totals       37       19      115       29       26       12       21      259
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1071.57 (MB), peak = 1151.47 (MB)
#start 3rd optimization iteration ...
#    number of violations = 277
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           23        2       78       28       28        0       14      173
#	M2           16       15       32        0        3       19        8       93
#	M3            5        3        3        0        0        0        0       11
#	Totals       44       20      113       28       31       19       22      277
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1080.50 (MB), peak = 1151.47 (MB)
#start 4th optimization iteration ...
#    number of violations = 249
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        1       75       23       26        0       12      150
#	M2           21       17       26        0        3       16        6       89
#	M3            3        0        7        0        0        0        0       10
#	Totals       37       18      108       23       29       16       18      249
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1080.72 (MB), peak = 1151.47 (MB)
#start 5th optimization iteration ...
#    number of violations = 237
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        0       71       30       21        0       12      147
#	M2           24       14       24        0        2       15        6       85
#	M3            1        0        3        0        0        1        0        5
#	Totals       38       14       98       30       23       16       18      237
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1080.74 (MB), peak = 1151.47 (MB)
#start 6th optimization iteration ...
#    number of violations = 247
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           15        0       82       20       28        0       11      156
#	M2           17       15       28        0        3       18        5       86
#	M3            0        0        3        0        0        1        1        5
#	Totals       32       15      113       20       31       19       17      247
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1083.54 (MB), peak = 1151.47 (MB)
#start 7th optimization iteration ...
#    number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           10        1       82       31       16        0        6      146
#	M2           27       17       20        2        4       12        5       87
#	M3            6        3        8        0        0        0        1       18
#	Totals       43       21      110       33       20       12       12      251
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1093.39 (MB), peak = 1151.47 (MB)
#start 8th optimization iteration ...
#    number of violations = 269
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           19        1       83       23       27        0        9      162
#	M2           19       16       29        1        3       17        5       90
#	M3            2        1       12        0        0        2        0       17
#	Totals       40       18      124       24       30       19       14      269
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1077.91 (MB), peak = 1151.47 (MB)
#start 9th optimization iteration ...
#    number of violations = 255
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        0       73       32       17        0       10      144
#	M2           26       19       22        1        5       13        4       90
#	M3            2        1       16        0        0        2        0       21
#	Totals       40       20      111       33       22       15       14      255
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1085.64 (MB), peak = 1151.47 (MB)
#start 10th optimization iteration ...
#    number of violations = 236
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           16        0       74       27       22        0       11      150
#	M2           20       13       29        0        3       13        5       83
#	M3            0        0        3        0        0        0        0        3
#	Totals       36       13      106       27       25       13       16      236
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1084.87 (MB), peak = 1151.47 (MB)
#start 11th optimization iteration ...
#    number of violations = 229
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           14        0       72       31       17        0        9      143
#	M2           26       24       19        0        2       10        2       83
#	M3            0        0        2        0        0        1        0        3
#	Totals       40       24       93       31       19       11       11      229
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1110.11 (MB), peak = 1151.47 (MB)
#start 12th optimization iteration ...
#    number of violations = 235
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           15        1       73       19       26        0        9      143
#	M2           18       16       25        0        4       14        1       78
#	M3            1        1       12        0        0        0        0       14
#	Totals       34       18      110       19       30       14       10      235
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1095.74 (MB), peak = 1151.47 (MB)
#start 13th optimization iteration ...
#    number of violations = 234
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           12        2       75       29       17        0       10      145
#	M2           25       19       18        1        2       13        5       83
#	M3            0        0        2        0        0        2        0        4
#	M4            0        0        2        0        0        0        0        2
#	Totals       37       21       97       30       19       15       15      234
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1134.54 (MB), peak = 1151.47 (MB)
#start 14th optimization iteration ...
#    number of violations = 253
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           15        3       70       24       23        0       12      147
#	M2           22       17       35        2        3       11        4       94
#	M3            2        1        7        0        0        0        2       12
#	Totals       39       21      112       26       26       11       18      253
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1123.60 (MB), peak = 1151.47 (MB)
#start 15th optimization iteration ...
#    number of violations = 244
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           19        3       80       29       17        0       10      158
#	M2           24       19       19        1        3       10        5       81
#	M3            0        0        2        0        0        1        2        5
#	Totals       43       22      101       30       20       11       17      244
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1123.33 (MB), peak = 1151.47 (MB)
#start 16th optimization iteration ...
#    number of violations = 247
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           24        1       80       30       19        0       11      165
#	M2           22       21       22        0        1       12        2       80
#	M3            1        0        1        0        0        0        0        2
#	Totals       47       22      103       30       20       12       13      247
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1182.59 (MB), peak = 1182.78 (MB)
#start 17th optimization iteration ...
#    number of violations = 243
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           23        0       79       29       17        0        9      157
#	M2           25       19       17        1        3        9        3       77
#	M3            1        0        4        0        0        2        2        9
#	Totals       49       19      100       30       20       11       14      243
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1193.07 (MB), peak = 1193.16 (MB)
#start 18th optimization iteration ...
#    number of violations = 235
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           27        1       83       27       18        0        8      164
#	M2           24       17       18        0        0       11        0       70
#	M3            0        0        0        0        0        0        1        1
#	Totals       51       18      101       27       18       11        9      235
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1193.16 (MB), peak = 1193.16 (MB)
#start 19th optimization iteration ...
#    number of violations = 249
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           27        0       81       29       15        0       10      162
#	M2           26       24       19        0        2       11        0       82
#	M3            1        1        2        0        0        1        0        5
#	Totals       54       25      102       29       17       12       10      249
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1146.51 (MB), peak = 1193.16 (MB)
#start 20th optimization iteration ...
#    number of violations = 232
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           26        3       77       24       18        0        8      156
#	M2           23       22       19        0        0       12        0       76
#	Totals       49       25       96       24       18       12        8      232
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1165.18 (MB), peak = 1193.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 54947 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 162 um.
#Total wire length on LAYER M2 = 20489 um.
#Total wire length on LAYER M3 = 16192 um.
#Total wire length on LAYER M4 = 18104 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17185
#Total number of multi-cut vias = 9612 ( 55.9%)
#Total number of single cut vias = 7573 ( 44.1%)
#Up-Via Summary (total 17185):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7008 ( 87.6%)       995 ( 12.4%)       8003
#  Metal 2         418 (  5.7%)      6929 ( 94.3%)       7347
#  Metal 3         147 (  8.0%)      1688 ( 92.0%)       1835
#-----------------------------------------------------------
#                 7573 ( 44.1%)      9612 ( 55.9%)      17185 
#
#Total number of DRC violations = 232
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 156
#Total number of violations on LAYER M2 = 76
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:04:43
#Elapsed time = 00:04:43
#Increased memory = 7.18 (MB)
#Total memory = 1030.88 (MB)
#Peak memory = 1193.16 (MB)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           26        3       77       24       18        0        8      156
#	M2           23       22       19        0        0       12        0       76
#	Totals       49       25       96       24       18       12        8      232
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1031.85 (MB), peak = 1193.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 54947 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 162 um.
#Total wire length on LAYER M2 = 20489 um.
#Total wire length on LAYER M3 = 16192 um.
#Total wire length on LAYER M4 = 18104 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17185
#Total number of multi-cut vias = 9612 ( 55.9%)
#Total number of single cut vias = 7573 ( 44.1%)
#Up-Via Summary (total 17185):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7008 ( 87.6%)       995 ( 12.4%)       8003
#  Metal 2         418 (  5.7%)      6929 ( 94.3%)       7347
#  Metal 3         147 (  8.0%)      1688 ( 92.0%)       1835
#-----------------------------------------------------------
#                 7573 ( 44.1%)      9612 ( 55.9%)      17185 
#
#Total number of DRC violations = 232
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 156
#Total number of violations on LAYER M2 = 76
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#79.08% of area are rerouted by ECO routing.
#    number of violations = 234
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           26        3       79       24       18        0        8      158
#	M2           23       22       19        0        0       12        0       76
#	Totals       49       25       98       24       18       12        8      234
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1031.85 (MB), peak = 1193.16 (MB)
#    number of violations = 233
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           26        3       79       24       18        0        8      158
#	M2           23       21       19        0        0       12        0       75
#	Totals       49       24       98       24       18       12        8      233
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1033.00 (MB), peak = 1193.16 (MB)
#CELL_VIEW sram_w16,init has 233 DRC violations
#Total number of DRC violations = 233
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 158
#Total number of violations on LAYER M2 = 75
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 54947 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 162 um.
#Total wire length on LAYER M2 = 20489 um.
#Total wire length on LAYER M3 = 16192 um.
#Total wire length on LAYER M4 = 18104 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17185
#Total number of multi-cut vias = 10168 ( 59.2%)
#Total number of single cut vias = 7017 ( 40.8%)
#Up-Via Summary (total 17185):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6887 ( 86.1%)      1116 ( 13.9%)       8003
#  Metal 2         121 (  1.6%)      7226 ( 98.4%)       7347
#  Metal 3           9 (  0.5%)      1826 ( 99.5%)       1835
#-----------------------------------------------------------
#                 7017 ( 40.8%)     10168 ( 59.2%)      17185 
#
#detailRoute Statistics:
#Cpu time = 00:04:45
#Elapsed time = 00:04:45
#Increased memory = 7.44 (MB)
#Total memory = 1031.14 (MB)
#Peak memory = 1193.16 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 2005 NETS and 0 SPECIALNETS signatures
#Created 6129 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1031.14 (MB), peak = 1193.16 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1031.14 (MB), peak = 1193.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:46
#Elapsed time = 00:04:46
#Increased memory = -28.74 (MB)
#Total memory = 1000.38 (MB)
#Peak memory = 1193.16 (MB)
#Number of warnings = 25
#Total number of warnings = 248
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  6 23:54:51 2025
#
**optDesign ... cpu = 0:04:52, real = 0:04:52, mem = 1307.9M, totSessionCpu=0:19:45 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/sram_w16_29226_G5ldyE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1307.9M)
Extracted 10.0075% (CPU Time= 0:00:00.1  MEM= 1348.0M)
Extracted 20.0067% (CPU Time= 0:00:00.1  MEM= 1348.0M)
Extracted 30.0059% (CPU Time= 0:00:00.1  MEM= 1348.0M)
Extracted 40.005% (CPU Time= 0:00:00.1  MEM= 1348.0M)
Extracted 50.0084% (CPU Time= 0:00:00.1  MEM= 1348.0M)
Extracted 60.0075% (CPU Time= 0:00:00.2  MEM= 1348.0M)
Extracted 70.0067% (CPU Time= 0:00:00.2  MEM= 1348.0M)
Extracted 80.0059% (CPU Time= 0:00:00.2  MEM= 1348.0M)
Extracted 90.005% (CPU Time= 0:00:00.2  MEM= 1348.0M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1348.0M)
Number of Extracted Resistors     : 44010
Number of Extracted Ground Cap.   : 43060
Number of Extracted Coupling Cap. : 71892
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1327.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1327.941M)
**optDesign ... cpu = 0:04:52, real = 0:04:53, mem = 1304.9M, totSessionCpu=0:19:46 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 2005,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1385.85 CPU=0:00:00.5 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/.AAE_gWNi8b/.AAE_29226/waveform.data...
*** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1385.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  3.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1361.89 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1361.9M) ***
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:19:47 mem=1361.9M)
**optDesign ... cpu = 0:04:54, real = 0:04:54, mem = 1297.1M, totSessionCpu=0:19:47 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:54, real = 0:04:54, mem = 1297.1M, totSessionCpu=0:19:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1354.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1354.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1354.4M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1299.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1299.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.220  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1299.1M
**optDesign ... cpu = 0:04:54, real = 0:04:54, mem = 1297.1M, totSessionCpu=0:19:47 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1290.1M, totSessionCpu=0:19:49 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 2005 NETS and 0 SPECIALNETS signatures
#Created 6129 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.31 (MB), peak = 1193.16 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.31 (MB), peak = 1193.16 (MB)
Begin checking placement ... (start mem=1290.1M, init mem=1290.1M)
Overlapping with other instance:	3948
Orientation Violation:	3105
Placement Blockage Violation:	7
*info: Placed = 6128           (Fixed = 19)
*info: Unplaced = 0           
Placement Density:99.38%(24869/25025)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1290.1M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1869

Instance distribution across the VT partitions:

 LVT : inst = 50 (2.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 50 (2.7%)

 HVT : inst = 1819 (97.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1819 (97.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/sram_w16_29226_G5ldyE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1280.1M)
Extracted 10.0075% (CPU Time= 0:00:00.1  MEM= 1336.1M)
Extracted 20.0067% (CPU Time= 0:00:00.1  MEM= 1336.1M)
Extracted 30.0059% (CPU Time= 0:00:00.1  MEM= 1336.1M)
Extracted 40.005% (CPU Time= 0:00:00.2  MEM= 1336.1M)
Extracted 50.0084% (CPU Time= 0:00:00.2  MEM= 1336.1M)
Extracted 60.0075% (CPU Time= 0:00:00.2  MEM= 1336.1M)
Extracted 70.0067% (CPU Time= 0:00:00.2  MEM= 1336.1M)
Extracted 80.0059% (CPU Time= 0:00:00.2  MEM= 1336.1M)
Extracted 90.005% (CPU Time= 0:00:00.2  MEM= 1336.1M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1336.1M)
Number of Extracted Resistors     : 44010
Number of Extracted Ground Cap.   : 43060
Number of Extracted Coupling Cap. : 71892
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1316.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1316.113M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1374.83 CPU=0:00:00.5 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/.AAE_gWNi8b/.AAE_29226/waveform.data...
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1374.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  3.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1350.87 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1350.9M) ***
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:19:51 mem=1350.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1350.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1350.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1350.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1350.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.220  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1350.9M
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1262.1M, totSessionCpu=0:19:51 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.221 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: 0.2205
        slack threshold: 1.6405
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.005 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: 0.0054
        slack threshold: 1.4254
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 59 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1389.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1389.9M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1389.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1389.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.220  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1389.9M
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1285.7M, totSessionCpu=0:19:53 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar  6 23:54:59 2025
#
#WARNING (NRIG-44) Imported NET D[17] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances deleted (including moved) = 68
#  Total number of placement changes (moved instances are counted twice) = 68
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2003 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 memory6_reg_82_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 FILLER_2344. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_12 U1189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_13 memory4_reg_93_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 FILLER_2505. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 U922. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_15 FILLER_1894. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_16 memory7_reg_29_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 FILLER_3295. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 memory1_reg_24_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_18 memory1_reg_79_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 memory4_reg_33_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 memory3_reg_33_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 U892. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_4 memory3_reg_24_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_5 memory6_reg_35_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 U707. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 U856. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_7 memory2_reg_41_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_7 U1195. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 2665 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#59/2003 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 990.12 (MB), peak = 1193.16 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#1 routed net are extracted.
#2002 routed nets are imported.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2005.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.05 (MB)
#Total memory = 990.12 (MB)
#Peak memory = 1193.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 233
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           26        3       79       24       18        0        8      158
#	M2           23       21       19        0        0       12        0       75
#	Totals       49       24       98       24       18       12        8      233
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 991.09 (MB), peak = 1193.16 (MB)
#start 1st optimization iteration ...
#    number of violations = 267
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           25        5       77       28       22        0        9      166
#	M2           22       22       23        0        5       17        1       90
#	M3            2        0        5        0        0        2        2       11
#	Totals       49       27      105       28       27       19       12      267
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1040.70 (MB), peak = 1193.16 (MB)
#start 2nd optimization iteration ...
#    number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           19        5       79       29       23        0       11      166
#	M2           13       11       34        0        4       13        2       77
#	M3            1        0        5        0        0        2        0        8
#	Totals       33       16      118       29       27       15       13      251
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1049.19 (MB), peak = 1193.16 (MB)
#start 3rd optimization iteration ...
#    number of violations = 267
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           26        0       78       32       23        0       11      170
#	M2           27       19       26        0        1       14        6       93
#	M3            1        1        1        0        0        0        1        4
#	Totals       54       20      105       32       24       14       18      267
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1049.11 (MB), peak = 1193.16 (MB)
#start 4th optimization iteration ...
#    number of violations = 277
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           17        2       79       27       26        0       15      166
#	M2           18       16       27        3        4       11        3       82
#	M3            6        2       18        0        0        2        1       29
#	Totals       41       20      124       30       30       13       19      277
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1041.53 (MB), peak = 1193.16 (MB)
#start 5th optimization iteration ...
#    number of violations = 265
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           18        0       74       31       20        0       12      155
#	M2           23       21       32        1        2       18        9      106
#	M3            1        1        2        0        0        0        0        4
#	Totals       42       22      108       32       22       18       21      265
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1041.54 (MB), peak = 1193.16 (MB)
#start 6th optimization iteration ...
#    number of violations = 253
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           18        0       70       32       25        0       13      158
#	M2           20       21       27        1        3       11        1       84
#	M3            4        2        3        0        0        1        1       11
#	Totals       42       23      100       33       28       12       15      253
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1046.41 (MB), peak = 1193.16 (MB)
#start 7th optimization iteration ...
#    number of violations = 235
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           19        0       74       34       15        0       11      153
#	M2           25       19       18        0        3       12        2       79
#	M3            0        0        3        0        0        0        0        3
#	Totals       44       19       95       34       18       12       13      235
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1082.49 (MB), peak = 1193.16 (MB)
#start 8th optimization iteration ...
#    number of violations = 270
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        1       71       25       31        0       19      160
#	M2           22       19       31        0        4       17        9      102
#	M3            2        2        4        0        0        0        0        8
#	Totals       37       22      106       25       35       17       28      270
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1082.58 (MB), peak = 1193.16 (MB)
#start 9th optimization iteration ...
#    number of violations = 256
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           16        1       75       29       22        0       11      154
#	M2           24       18       29        0        2       14        7       94
#	M3            3        1        2        0        0        0        2        8
#	Totals       43       20      106       29       24       14       20      256
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1082.71 (MB), peak = 1193.16 (MB)
#start 10th optimization iteration ...
#    number of violations = 240
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           16        0       74       29       21        0       12      152
#	M2           20       17       30        0        0       13        3       83
#	M3            2        2        0        0        0        0        1        5
#	Totals       38       19      104       29       21       13       16      240
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1082.85 (MB), peak = 1193.16 (MB)
#start 11th optimization iteration ...
#    number of violations = 229
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           11        0       65       32       20        0       10      138
#	M2           27       22       22        0        2       11        4       88
#	M3            1        0        2        0        0        0        0        3
#	Totals       39       22       89       32       22       11       14      229
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1097.77 (MB), peak = 1193.16 (MB)
#start 12th optimization iteration ...
#    number of violations = 254
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           11        1       71       19       27        0        9      138
#	M2           27       23       27        1        1       16        5      100
#	M3            6        4        6        0        0        0        0       16
#	Totals       44       28      104       20       28       16       14      254
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1069.36 (MB), peak = 1193.16 (MB)
#start 13th optimization iteration ...
#    number of violations = 239
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           14        0       71       27       20        0        9      141
#	M2           29       22       22        0        2       11        6       92
#	M3            1        0        2        0        0        1        2        6
#	Totals       44       22       95       27       22       12       17      239
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1100.19 (MB), peak = 1193.16 (MB)
#start 14th optimization iteration ...
#    number of violations = 219
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           13        1       64       21       26        0        8      133
#	M2           19       16       29        1        1       13        4       83
#	M3            2        0        1        0        0        0        0        3
#	Totals       34       17       94       22       27       13       12      219
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1099.12 (MB), peak = 1193.16 (MB)
#start 15th optimization iteration ...
#    number of violations = 250
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           17        0       76       28       17        0        8      146
#	M2           29       24       22        2        3       13        5       98
#	M3            2        0        1        0        0        1        2        6
#	Totals       48       24       99       30       20       14       15      250
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1108.92 (MB), peak = 1193.16 (MB)
#start 16th optimization iteration ...
#    number of violations = 255
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           18        1       70       31       25        0       11      156
#	M2           17       16       27        2        4       16        2       84
#	M3            2        0       10        0        0        2        1       15
#	Totals       37       17      107       33       29       18       14      255
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1127.51 (MB), peak = 1193.16 (MB)
#start 17th optimization iteration ...
#    number of violations = 242
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           18        0       79       29       20        0        8      154
#	M2           25       22       20        0        2       16        0       85
#	M3            0        0        2        0        0        1        0        3
#	Totals       43       22      101       29       22       17        8      242
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1127.87 (MB), peak = 1193.16 (MB)
#start 18th optimization iteration ...
#    number of violations = 232
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           20        3       72       29       20        0       10      154
#	M2           21       19       22        0        1       11        1       75
#	M3            1        0        1        0        0        0        1        3
#	Totals       42       22       95       29       21       11       12      232
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1116.03 (MB), peak = 1193.16 (MB)
#start 19th optimization iteration ...
#    number of violations = 244
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           20        0       74       31       19        0        9      153
#	M2           24       17       29        0        3       13        0       86
#	M3            0        0        3        0        0        2        0        5
#	Totals       44       17      106       31       22       15        9      244
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1126.68 (MB), peak = 1193.16 (MB)
#start 20th optimization iteration ...
#    number of violations = 230
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           17        1       70       27       18        0        9      142
#	M2           26       18       21        0        1       16        2       84
#	M3            1        1        1        0        0        1        0        4
#	Totals       44       20       92       27       19       17       11      230
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1115.76 (MB), peak = 1193.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 54887 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 162 um.
#Total wire length on LAYER M2 = 20416 um.
#Total wire length on LAYER M3 = 16163 um.
#Total wire length on LAYER M4 = 18146 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17226
#Total number of multi-cut vias = 9657 ( 56.1%)
#Total number of single cut vias = 7569 ( 43.9%)
#Up-Via Summary (total 17226):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7008 ( 87.6%)       994 ( 12.4%)       8002
#  Metal 2         393 (  5.3%)      6972 ( 94.7%)       7365
#  Metal 3         168 (  9.0%)      1691 ( 91.0%)       1859
#-----------------------------------------------------------
#                 7569 ( 43.9%)      9657 ( 56.1%)      17226 
#
#Total number of DRC violations = 230
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 142
#Total number of violations on LAYER M2 = 84
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:04:47
#Elapsed time = 00:04:47
#Increased memory = 11.35 (MB)
#Total memory = 1001.47 (MB)
#Peak memory = 1193.16 (MB)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           17        1       70       27       18        0        9      142
#	M2           26       18       21        0        1       16        2       84
#	M3            1        1        1        0        0        1        0        4
#	Totals       44       20       92       27       19       17       11      230
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1002.44 (MB), peak = 1193.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 54887 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 162 um.
#Total wire length on LAYER M2 = 20416 um.
#Total wire length on LAYER M3 = 16163 um.
#Total wire length on LAYER M4 = 18146 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17226
#Total number of multi-cut vias = 9657 ( 56.1%)
#Total number of single cut vias = 7569 ( 43.9%)
#Up-Via Summary (total 17226):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7008 ( 87.6%)       994 ( 12.4%)       8002
#  Metal 2         393 (  5.3%)      6972 ( 94.7%)       7365
#  Metal 3         168 (  9.0%)      1691 ( 91.0%)       1859
#-----------------------------------------------------------
#                 7569 ( 43.9%)      9657 ( 56.1%)      17226 
#
#Total number of DRC violations = 230
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 142
#Total number of violations on LAYER M2 = 84
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#79.08% of area are rerouted by ECO routing.
#    number of violations = 234
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           17        1       74       27       18        0        9      146
#	M2           26       18       21        0        1       16        2       84
#	M3            1        1        1        0        0        1        0        4
#	Totals       44       20       96       27       19       17       11      234
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1002.44 (MB), peak = 1193.16 (MB)
#    number of violations = 233
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           17        1       74       27       18        0        9      146
#	M2           25       18       22        0        1       15        2       83
#	M3            1        1        1        0        0        1        0        4
#	Totals       43       20       97       27       19       16       11      233
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1003.11 (MB), peak = 1193.16 (MB)
#CELL_VIEW sram_w16,init has 233 DRC violations
#Total number of DRC violations = 233
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 146
#Total number of violations on LAYER M2 = 83
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 54887 um.
#Total half perimeter of net bounding box = 38107 um.
#Total wire length on LAYER M1 = 162 um.
#Total wire length on LAYER M2 = 20416 um.
#Total wire length on LAYER M3 = 16163 um.
#Total wire length on LAYER M4 = 18146 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17226
#Total number of multi-cut vias = 10217 ( 59.3%)
#Total number of single cut vias = 7009 ( 40.7%)
#Up-Via Summary (total 17226):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6891 ( 86.1%)      1111 ( 13.9%)       8002
#  Metal 2         111 (  1.5%)      7254 ( 98.5%)       7365
#  Metal 3           7 (  0.4%)      1852 ( 99.6%)       1859
#-----------------------------------------------------------
#                 7009 ( 40.7%)     10217 ( 59.3%)      17226 
#
#detailRoute Statistics:
#Cpu time = 00:04:50
#Elapsed time = 00:04:50
#Increased memory = 12.02 (MB)
#Total memory = 1002.14 (MB)
#Peak memory = 1193.16 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 2005 NETS and 0 SPECIALNETS signatures
#Created 6129 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1002.14 (MB), peak = 1193.16 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1002.14 (MB), peak = 1193.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:50
#Elapsed time = 00:04:51
#Increased memory = -21.77 (MB)
#Total memory = 970.48 (MB)
#Peak memory = 1193.16 (MB)
#Number of warnings = 25
#Total number of warnings = 273
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  6 23:59:50 2025
#
**optDesign ... cpu = 0:04:55, real = 0:04:55, mem = 1262.6M, totSessionCpu=0:24:43 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=6128 and nets=2005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/sram_w16_29226_G5ldyE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1262.6M)
Extracted 10.0059% (CPU Time= 0:00:00.1  MEM= 1318.6M)
Extracted 20.0076% (CPU Time= 0:00:00.1  MEM= 1318.6M)
Extracted 30.0051% (CPU Time= 0:00:00.1  MEM= 1318.6M)
Extracted 40.0067% (CPU Time= 0:00:00.1  MEM= 1318.6M)
Extracted 50.0084% (CPU Time= 0:00:00.2  MEM= 1318.6M)
Extracted 60.0059% (CPU Time= 0:00:00.2  MEM= 1318.6M)
Extracted 70.0076% (CPU Time= 0:00:00.2  MEM= 1318.6M)
Extracted 80.0051% (CPU Time= 0:00:00.2  MEM= 1318.6M)
Extracted 90.0067% (CPU Time= 0:00:00.2  MEM= 1318.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1318.6M)
Number of Extracted Resistors     : 43894
Number of Extracted Ground Cap.   : 42934
Number of Extracted Coupling Cap. : 71724
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	1 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1298.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1302.566M)
**optDesign ... cpu = 0:04:55, real = 0:04:56, mem = 1278.6M, totSessionCpu=0:24:44 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 2005,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1361.49 CPU=0:00:00.6 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_29226_ieng6-ece-04.ucsd.edu_ttalapaneni_cc7KX1/.AAE_gWNi8b/.AAE_29226/waveform.data...
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1361.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2005,  3.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1337.54 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1337.5M) ***
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:24:45 mem=1337.5M)
**optDesign ... cpu = 0:04:56, real = 0:04:57, mem = 1272.8M, totSessionCpu=0:24:45 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:04:57, real = 0:04:57, mem = 1272.8M, totSessionCpu=0:24:45 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1272.76M, totSessionCpu=0:24:45 .
**optDesign ... cpu = 0:04:57, real = 0:04:57, mem = 1272.8M, totSessionCpu=0:24:45 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=838.02MB/838.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=838.36MB/838.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=838.41MB/838.41MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT)
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 10%

Finished Activity Propagation
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=838.82MB/838.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT)
 ... Calculating switching power
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 10%
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 20%
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 30%
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 40%
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 60%
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 70%
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 80%
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT): 90%

Finished Calculating power
2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.56MB/839.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.56MB/839.56MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.59MB/839.59MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-06 23:59:52 (2025-Mar-07 07:59:52 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_w16_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.48645628 	   80.8886%
Total Switching Power:       2.10092662 	   17.9141%
Total Leakage Power:         0.14041780 	    1.1973%
Total Power:                11.72780057
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          8.86      0.1543     0.06625       9.081       77.43
Macro                                  0           0     0.06113     0.06113      0.5213
IO                                     0           0           0           0           0
Combinational                     0.1431       0.443    0.009855      0.5959       5.081
Clock (Combinational)             0.4832       1.504    0.003182        1.99       16.97
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.486       2.101      0.1404       11.73         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.486       2.101      0.1404       11.73         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4832       1.504    0.003182        1.99       16.97
-----------------------------------------------------------------------------------------
Total                             0.4832       1.504    0.003182        1.99       16.97
-----------------------------------------------------------------------------------------
Total leakage power = 0.140418 mW
Cell usage statistics:  
Library tcbn65gpluswc , 6128 cells ( 100.000000%) , 0.140418 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=840.29MB/840.29MB)


Output file is ./timingReports/sram_w16_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:04:57, real = 0:04:57, mem = 1272.8M, totSessionCpu=0:24:45 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:57, real = 0:04:58, mem = 1272.8M, totSessionCpu=0:24:45 **
** Profile ** Start :  cpu=0:00:00.0, mem=1330.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1330.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1330.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1274.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1274.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.223  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.884%
       (99.379% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1274.8M
**optDesign ... cpu = 0:04:57, real = 0:04:58, mem = 1272.8M, totSessionCpu=0:24:46 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/sram_w16.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 7525 markers are saved ...
... 232 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1272.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1268.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 421
  Overlap     : 579
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 87.7M)

<CMD> fit
<CMD> zoomBox -1.687 159.897 11.138 151.052
<CMD> selectMarker 1.2000 155.8000 7.6000 157.6000 -1 12 91

*** Memory Usage v#1 (Current mem = 1413.762M, initial mem = 152.258M) ***
*** Message Summary: 1705 warning(s), 26 error(s)

--- Ending "Innovus" (totcpu=0:26:29, real=0:54:21, mem=1413.8M) ---
