verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/pn_gen_33.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/pipeline_34.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/rising_edge_detector_11.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/question_index_chooser_10.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/latch_decoder_18.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/latch_decoder2_19.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/instRom_15.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/hello_world_rom_32.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/counter_17.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/button_conditioner_13.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/statusdecoder_8.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/LCDmodule2_9.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/latch_controller_3.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/cpu_2.v"
verilog work "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v"
