<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/samv7/chip/sam_hsmci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_ae8aa93de34df8a2b24b403cfc5564c0.html">samv7</a></li><li class="navelem"><a class="el" href="dir_376aa7fd64909a9e291ecf4a80f1f2e9.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sam_hsmci.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/samv7/chip/sam_hsmci.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2015 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_SAMV7_CHIP_SAM_HSMCI_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_SAMV7_CHIP_SAM_HSMCI_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;arch/samv7/chip.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;chip/sam_memorymap.h&quot;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if SAMV7_NHSMCI4 &gt; 0</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* HSMCI register offsets ***************************************************************/</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SAM_HSMCI_CR_OFFSET           0x0000 </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_MR_OFFSET           0x0004 </span><span class="comment">/* Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_DTOR_OFFSET         0x0008 </span><span class="comment">/* Data Timeout Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_SDCR_OFFSET         0x000c </span><span class="comment">/* SD/SDIO Card Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_ARGR_OFFSET         0x0010 </span><span class="comment">/* Argument Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_CMDR_OFFSET         0x0014 </span><span class="comment">/* Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_BLKR_OFFSET         0x0018 </span><span class="comment">/* Block Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_CSTOR_OFFSET        0x001c </span><span class="comment">/* Completion Signal Timeout Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_RSPR0_OFFSET        0x0020 </span><span class="comment">/* Response Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_RSPR1_OFFSET        0x0024 </span><span class="comment">/* Response Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_RSPR2_OFFSET        0x0028 </span><span class="comment">/* Response Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_RSPR3_OFFSET        0x002c </span><span class="comment">/* Response Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_RDR_OFFSET          0x0030 </span><span class="comment">/* Receive Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_TDR_OFFSET          0x0034 </span><span class="comment">/* Transmit Data Register  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0x0038-0x003c: Reserved */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SAM_HSMCI_SR_OFFSET           0x0040 </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_IER_OFFSET          0x0044 </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_IDR_OFFSET          0x0048 </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_IMR_OFFSET          0x004c </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_DMA_OFFSET          0x0050 </span><span class="comment">/* DMA Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_CFG_OFFSET          0x0054 </span><span class="comment">/* Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0x0058-0x00e0: Reserved */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define SAM_HSMCI_WPMR_OFFSET         0x00e4 </span><span class="comment">/* Write Protection Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI_WPSR_OFFSET         0x00e8 </span><span class="comment">/* Write Protection Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0x00ec-0x00fc: Reserved */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                             <span class="comment">/* 0x0100-0x0124: Reserved for PCD registers */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SAM_HSMCI_FIFO_OFFSET         0x0200 </span><span class="comment">/* 0x0200-0x05fc FIFO Memory Aperture */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* HSMCI register addresses *************************************************************/</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SAM_HSMCI0_CR                 (SAM_HSMCI0_BASE+SAM_HSMCI_CR_OFFSET)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_MR                 (SAM_HSMCI0_BASE+SAM_HSMCI_MR_OFFSET)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_DTOR               (SAM_HSMCI0_BASE+SAM_HSMCI_DTOR_OFFSET)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_SDCR               (SAM_HSMCI0_BASE+SAM_HSMCI_SDCR_OFFSET)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_ARGR               (SAM_HSMCI0_BASE+SAM_HSMCI_ARGR_OFFSET)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_CMDR               (SAM_HSMCI0_BASE+SAM_HSMCI_CMDR_OFFSET)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_BLKR               (SAM_HSMCI0_BASE+SAM_HSMCI_BLKR_OFFSET)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_CSTOR              (SAM_HSMCI0_BASE+SAM_HSMCI_CSTOR_OFFSET)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_RSPR0              (SAM_HSMCI0_BASE+SAM_HSMCI_RSPR0_OFFSET)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_RSPR1              (SAM_HSMCI0_BASE+SAM_HSMCI_RSPR1_OFFSET)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_RSPR2              (SAM_HSMCI0_BASE+SAM_HSMCI_RSPR2_OFFSET)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_RSPR3              (SAM_HSMCI0_BASE+SAM_HSMCI_RSPR3_OFFSET)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_RDR                (SAM_HSMCI0_BASE+SAM_HSMCI_RDR_OFFSET)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_TDR                (SAM_HSMCI0_BASE+SAM_HSMCI_TDR_OFFSET)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_SR                 (SAM_HSMCI0_BASE+SAM_HSMCI_SR_OFFSET)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_IER                (SAM_HSMCI0_BASE+SAM_HSMCI_IER_OFFSET)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_IDR                (SAM_HSMCI0_BASE+SAM_HSMCI_IDR_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_IMR                (SAM_HSMCI0_BASE+SAM_HSMCI_IMR_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_DMA                (SAM_HSMCI0_BASE+SAM_HSMCI_DMA_OFFSET)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_CFG                (SAM_HSMCI0_BASE+SAM_HSMCI_CFG_OFFSET)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_WPMR               (SAM_HSMCI0_BASE+SAM_HSMCI_WPMR_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_WPSR               (SAM_HSMCI0_BASE+SAM_HSMCI_WPSR_OFFSET)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_HSMCI0_FIFO               (SAM_HSMCI0_BASE+SAM_HSMCI_FIFO_OFFSET)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#if SAMV7_NHSMCI4 &gt; 1</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_CR               (SAM_HSMCI1_BASE+SAM_HSMCI_CR_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_MR               (SAM_HSMCI1_BASE+SAM_HSMCI_MR_OFFSET)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_DTOR             (SAM_HSMCI1_BASE+SAM_HSMCI_DTOR_OFFSET)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_SDCR             (SAM_HSMCI1_BASE+SAM_HSMCI_SDCR_OFFSET)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_ARGR             (SAM_HSMCI1_BASE+SAM_HSMCI_ARGR_OFFSET)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_CMDR             (SAM_HSMCI1_BASE+SAM_HSMCI_CMDR_OFFSET)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_BLKR             (SAM_HSMCI1_BASE+SAM_HSMCI_BLKR_OFFSET)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_CSTOR            (SAM_HSMCI1_BASE+SAM_HSMCI_CSTOR_OFFSET)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_RSPR0            (SAM_HSMCI1_BASE+SAM_HSMCI_RSPR0_OFFSET)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_RSPR1            (SAM_HSMCI1_BASE+SAM_HSMCI_RSPR1_OFFSET)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_RSPR2            (SAM_HSMCI1_BASE+SAM_HSMCI_RSPR2_OFFSET)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_RSPR3            (SAM_HSMCI1_BASE+SAM_HSMCI_RSPR3_OFFSET)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_RDR              (SAM_HSMCI1_BASE+SAM_HSMCI_RDR_OFFSET)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_TDR              (SAM_HSMCI1_BASE+SAM_HSMCI_TDR_OFFSET)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_SR               (SAM_HSMCI1_BASE+SAM_HSMCI_SR_OFFSET)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_IER              (SAM_HSMCI1_BASE+SAM_HSMCI_IER_OFFSET)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_IDR              (SAM_HSMCI1_BASE+SAM_HSMCI_IDR_OFFSET)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_IMR              (SAM_HSMCI1_BASE+SAM_HSMCI_IMR_OFFSET)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_DMA              (SAM_HSMCI1_BASE+SAM_HSMCI_DMA_OFFSET)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_CFG              (SAM_HSMCI1_BASE+SAM_HSMCI_CFG_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_WPMR             (SAM_HSMCI1_BASE+SAM_HSMCI_WPMR_OFFSET)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_WPSR             (SAM_HSMCI1_BASE+SAM_HSMCI_WPSR_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI1_FIFO             (SAM_HSMCI1_BASE+SAM_HSMCI_FIFO_OFFSET)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#if SAMV7_NHSMCI4 &gt; 2</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_CR               (SAM_HSMCI2_BASE+SAM_HSMCI_CR_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_MR               (SAM_HSMCI2_BASE+SAM_HSMCI_MR_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_DTOR             (SAM_HSMCI2_BASE+SAM_HSMCI_DTOR_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_SDCR             (SAM_HSMCI2_BASE+SAM_HSMCI_SDCR_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_ARGR             (SAM_HSMCI2_BASE+SAM_HSMCI_ARGR_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_CMDR             (SAM_HSMCI2_BASE+SAM_HSMCI_CMDR_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_BLKR             (SAM_HSMCI2_BASE+SAM_HSMCI_BLKR_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_CSTOR            (SAM_HSMCI2_BASE+SAM_HSMCI_CSTOR_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_RSPR0            (SAM_HSMCI2_BASE+SAM_HSMCI_RSPR0_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_RSPR1            (SAM_HSMCI2_BASE+SAM_HSMCI_RSPR1_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_RSPR2            (SAM_HSMCI2_BASE+SAM_HSMCI_RSPR2_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_RSPR3            (SAM_HSMCI2_BASE+SAM_HSMCI_RSPR3_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_RDR              (SAM_HSMCI2_BASE+SAM_HSMCI_RDR_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_TDR              (SAM_HSMCI2_BASE+SAM_HSMCI_TDR_OFFSET)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_SR               (SAM_HSMCI2_BASE+SAM_HSMCI_SR_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_IER              (SAM_HSMCI2_BASE+SAM_HSMCI_IER_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_IDR              (SAM_HSMCI2_BASE+SAM_HSMCI_IDR_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_IMR              (SAM_HSMCI2_BASE+SAM_HSMCI_IMR_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_DMA              (SAM_HSMCI2_BASE+SAM_HSMCI_DMA_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_CFG              (SAM_HSMCI2_BASE+SAM_HSMCI_CFG_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_WPMR             (SAM_HSMCI2_BASE+SAM_HSMCI_WPMR_OFFSET)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_WPSR             (SAM_HSMCI2_BASE+SAM_HSMCI_WPSR_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_HSMCI2_FIFO             (SAM_HSMCI2_BASE+SAM_HSMCI_FIFO_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* HSMCI register bit definitions *******************************************************/</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* HSMCI Control Register */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define HSMCI_CR_MCIEN                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Multi-Media Interface Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CR_MCIDIS               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Multi-Media Interface Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CR_PWSEN                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Power Save Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CR_PWSDIS               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Power Save Mode Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CR_SWRST                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* HSMCI Mode Register */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define HSMCI_MR_CLKDIV_SHIFT         (0)       </span><span class="comment">/* Bits 0-7: Clock Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_CLKDIV_MASK          (0xff &lt;&lt; HSMCI_MR_CLKDIV_SHIFT)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_MR_CLKDIV(n)          ((uint32_t)(n) &lt;&lt; HSMCI_MR_CLKDIV_SHIFT)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_PWSDIV_SHIFT         (8)       </span><span class="comment">/* Bits 8-10: Power Saving Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_PWSDIV_MASK          (7 &lt;&lt; HSMCI_MR_PWSDIV_SHIFT)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_MR_PWSDIV_MAX         (7 &lt;&lt; HSMCI_MR_PWSDIV_SHIFT)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_RDPROOF              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Read Proof Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_WRPROOF              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Write Proof Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_FBYTE                (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Force Byte Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_PADV                 (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Padding Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_CLKODD               (1 &lt;&lt; 16) </span><span class="comment">/* Bit 15: Clock divider is odd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* HSMCI Data Timeout Register */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define HSMCI_DTOR_DTOCYC_SHIFT       (0)       </span><span class="comment">/* Bits 0-3: Data Timeout Cycle Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOCYC_MASK        (15 &lt;&lt; HSMCI_DTOR_DTOCYC_SHIFT)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOCYC_MAX       (15 &lt;&lt; HSMCI_DTOR_DTOCYC_SHIFT)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_SHIFT       (4)       </span><span class="comment">/* Bits 4-6: Data Timeout Multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_MASK        (7 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOMUL_1         (0 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOMUL_16        (1 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOMUL_128       (2 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOMUL_256       (3 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOMUL_1024      (4 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOMUL_4096      (5 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOMUL_65536     (6 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOMUL_1048576   (7 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DTOR_DTOMUL_MAX       (7 &lt;&lt; HSMCI_DTOR_DTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* HSMCI SDCard/SDIO Register */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define HSMCI_SDCR_SDCSEL_SHIFT       (0)       </span><span class="comment">/* Bits 0-1: SDCard/SDIO Slot */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_SDCR_SDCSEL_MASK        (3 &lt;&lt; HSMCI_SDCR_SDCSEL_SHIFT) </span><span class="comment">/* Slot A is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_SDCR_SDCSEL_SLOTA     (0 &lt;&lt; HSMCI_SDCR_SDCSEL_SHIFT) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_SDCR_SDCSEL_SLOTB     (1 &lt;&lt; HSMCI_SDCR_SDCSEL_SHIFT) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_SDCR_SDCSEL_SLOTC     (2 &lt;&lt; HSMCI_SDCR_SDCSEL_SHIFT) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_SDCR_SDCSEL_SLOTD     (3 &lt;&lt; HSMCI_SDCR_SDCSEL_SHIFT) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_SDCR_SDCBUS_SHIFT       (6)       </span><span class="comment">/* Bits 6-7: SDCard/SDIO Bus Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_SDCR_SDCBUS_MASK        (3 &lt;&lt; HSMCI_SDCR_SDCBUS_SHIFT)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_SDCR_SDCBUS_1BIT      (0 &lt;&lt; HSMCI_SDCR_SDCBUS_SHIFT)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_SDCR_SDCBUS_4BIT      (2 &lt;&lt; HSMCI_SDCR_SDCBUS_SHIFT)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_SDCR_SDCBUS_8BIT      (3 &lt;&lt; HSMCI_SDCR_SDCBUS_SHIFT)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* HSMCI Argument Register (32-bit value) */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* HSMCI Command Register */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define HSMCI_CMDR_CMDNB_SHIFT        (0)       </span><span class="comment">/* Bits 0-5: Command Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_CMDNB_MASK         (63 &lt;&lt; HSMCI_CMDR_CMDNB_SHIFT)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_SHIFT       (6)       </span><span class="comment">/* Bits 6-7: Response Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_MASK        (3 &lt;&lt; HSMCI_CMDR_RSPTYP_SHIFT)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_RSPTYP_NONE      (0 &lt;&lt; HSMCI_CMDR_RSPTYP_SHIFT) </span><span class="comment">/* No response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_RSPTYP_48BIT     (1 &lt;&lt; HSMCI_CMDR_RSPTYP_SHIFT) </span><span class="comment">/* 48-bit response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_RSPTYP_136BIT    (2 &lt;&lt; HSMCI_CMDR_RSPTYP_SHIFT) </span><span class="comment">/* 136-bit response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_RSPTYP_R1B       (3 &lt;&lt; HSMCI_CMDR_RSPTYP_SHIFT) </span><span class="comment">/* R1b response type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_SPCMD_SHIFT        (8)       </span><span class="comment">/* Bits 8-10: Special Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_SPCMD_MASK         (7 &lt;&lt; HSMCI_CMDR_SPCMD_SHIFT)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_SPCMD_STD        (0 &lt;&lt; HSMCI_CMDR_SPCMD_SHIFT) </span><span class="comment">/* Not a special CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_SPCMD_INIT       (1 &lt;&lt; HSMCI_CMDR_SPCMD_SHIFT) </span><span class="comment">/* Initialization CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_SPCMD_SYNC       (2 &lt;&lt; HSMCI_CMDR_SPCMD_SHIFT) </span><span class="comment">/* Synchronized CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_SPCMD_CEATA      (3 &lt;&lt; HSMCI_CMDR_SPCMD_SHIFT) </span><span class="comment">/* CE-ATA Completion Signal disable CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_SPCMD_ITCMD      (4 &lt;&lt; HSMCI_CMDR_SPCMD_SHIFT) </span><span class="comment">/* Interrupt command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_SPCMD_ITRESP     (5 &lt;&lt; HSMCI_CMDR_SPCMD_SHIFT) </span><span class="comment">/* Interrupt response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_SPCMD_BOR        (6 &lt;&lt; HSMCI_CMDR_SPCMD_SHIFT) </span><span class="comment">/* Boot Operation Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_SPCMD_EBO        (7 &lt;&lt; HSMCI_CMDR_SPCMD_SHIFT) </span><span class="comment">/* End Boot Operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_OPDCMD             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Open Drain Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_MAXLAT             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Max Latency for Command to Response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRCMD_SHIFT        (16)      </span><span class="comment">/* Bits 16-17: Transfer Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRCMD_MASK         (3 &lt;&lt; HSMCI_CMDR_TRCMD_SHIFT)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRCMD_NONE       (0 &lt;&lt; HSMCI_CMDR_TRCMD_SHIFT) </span><span class="comment">/* No data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRCMD_START      (1 &lt;&lt; HSMCI_CMDR_TRCMD_SHIFT) </span><span class="comment">/* Start data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRCMD_STOP       (2 &lt;&lt; HSMCI_CMDR_TRCMD_SHIFT) </span><span class="comment">/* Stop data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRDIR              (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Transfer Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRDIR_WRITE      (0 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRDIR_READ       (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRTYP_SHIFT        (19)      </span><span class="comment">/* Bits 19-21: Transfer Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRTYP_MASK         (7 &lt;&lt; HSMCI_CMDR_TRTYP_SHIFT)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRTYP_SINGLE     (0 &lt;&lt; HSMCI_CMDR_TRTYP_SHIFT) </span><span class="comment">/* MMC/SDCard Single Block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRTYP_MULTIPLE   (1 &lt;&lt; HSMCI_CMDR_TRTYP_SHIFT) </span><span class="comment">/* MMC/SDCard Multiple Block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRTYP_STREAM     (2 &lt;&lt; HSMCI_CMDR_TRTYP_SHIFT) </span><span class="comment">/* MMC Stream */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRTYP_SDIOBYTE   (4 &lt;&lt; HSMCI_CMDR_TRTYP_SHIFT) </span><span class="comment">/* SDIO Byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_TRTYP_SDIOBLK    (5 &lt;&lt; HSMCI_CMDR_TRTYP_SHIFT) </span><span class="comment">/* SDIO Block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_SHIFT      (24)      </span><span class="comment">/* Bits 24-25: SDIO Special Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_MASK       (3 &lt;&lt; HSMCI_CMDR_IOSPCMD_SHIFT)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_IOSPCMD_STD      (0 &lt;&lt; HSMCI_CMDR_IOSPCMD_SHIFT) </span><span class="comment">/* Not an SDIO Special Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_IOSPCMD_SUSPEND  (1 &lt;&lt; HSMCI_CMDR_IOSPCMD_SHIFT) </span><span class="comment">/* SDIO Suspend Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CMDR_IOSPCMD_RESUME   (2 &lt;&lt; HSMCI_CMDR_IOSPCMD_SHIFT) </span><span class="comment">/* SDIO Resume Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_ATACS              (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: ATA with Command Completion Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_BOOTACK            (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Boot Operation Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* HSMCI Block Register */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define HSMCI_BLKR_BCNT_SHIFT         (0)       </span><span class="comment">/* Bits 0-15: MMC/SDIO Block Count - SDIO Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BCNT_MASK          (0xffff &lt;&lt; HSMCI_BLKR_BCNT_SHIFT)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_BLKR_BCNT(n)          ((uint32_t)(n) &lt;&lt; HSMCI_BLKR_BCNT_SHIFT)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BLKLEN_SHIFT       (16)      </span><span class="comment">/* Bits 16-31: Data Block Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BLKLEN_MASK        (0xffff &lt;&lt; HSMCI_BLKR_BLKLEN_SHIFT)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_BLKR_BLKLEN(n)        ((uint32_t)(n) &lt;&lt; HSMCI_BLKR_BLKLEN_SHIFT)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* HSMCI Completion Signal Timeout Register */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_SHIFT     (0)       </span><span class="comment">/* Bits 0-3: Completion Signal Timeout Cycle Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_MASK      (15 &lt;&lt; HSMCI_CSTOR_CSTOCYC_SHIFT)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CSTOR_CSTOCYC(n)      ((uint32_t)(n) &lt;&lt; HSMCI_CSTOR_CSTOCYC_SHIFT)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_SHIFT     (4)       </span><span class="comment">/* Bits 4-6: Completion Signal Timeout Multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_MASK      (7 &lt;&lt; HSMCI_CSTOR_CSTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CSTOR_CSTOMUL_1       (0 &lt;&lt; HSMCI_CSTOR_CSTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CSTOR_CSTOMUL_16      (1 &lt;&lt; HSMCI_CSTOR_CSTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CSTOR_CSTOMUL_128     (2 &lt;&lt; HSMCI_CSTOR_CSTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CSTOR_CSTOMUL_256     (3 &lt;&lt; HSMCI_CSTOR_CSTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CSTOR_CSTOMUL_1024    (4 &lt;&lt; HSMCI_CSTOR_CSTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CSTOR_CSTOMUL_4096    (5 &lt;&lt; HSMCI_CSTOR_CSTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CSTOR_CSTOMUL_65536   (6 &lt;&lt; HSMCI_CSTOR_CSTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_CSTOR_CSTOMUL_1048576 (7 &lt;&lt; HSMCI_CSTOR_CSTOMUL_SHIFT)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* HSMCI Response Registers (32-bit data) */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/* HSMCI Receive Data Registers (32-bit data) */</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* HSMCI Transmit Data Registers (32-bit data) */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* HSMCI Status Register, HSMCI Interrupt Enable Register, HSMCI Interrupt Disable</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> * Register, and HSMCI Interrupt Mask Register common bit-field definitions</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define HSMCI_INT_CMDRDY              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Command Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_RXRDY               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Receiver Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_TXRDY               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Transmit Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_BLKE                (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Data Block Ended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_DTIP                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Data Transfer in Progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_NOTBUSY             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 6:  HSMCI Not Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_SDIOIRQA            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  SDIO Interrupt for Slot A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_SDIOWAIT            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: SDIO Read Wait Operation Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_CSRCV               (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: CE-ATA Completion Signal Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_RINDE               (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Response Index Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_RDIRE               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Response Direction Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_RCRCE               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Response CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_RENDE               (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Response End Bit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_RTOE                (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Response Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_DCRCE               (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Data CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_DTOE                (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Data Time-out Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_CSTOE               (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Completion Signal Time-out Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_BLKOVRE             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: DMA Block Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_FIFOEMPTY           (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: FIFO empty flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_XFRDONE             (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Transfer Done flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_ACKRCV              (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Boot Operation Acknowledge Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_ACKRCVE             (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Boot Operation Acknowledge Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_OVRE                (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_INT_UNRE                (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Underrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* HSMCI DMA Configuration Register */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define HSMCI_DMA_CHKSIZE_SHIFT       (4)       </span><span class="comment">/* Bits 4-6:  DMA Channel Read and Write Chunk Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DMA_CHKSIZE_MASK        (7 &lt;&lt; HSMCI_DMA_CHKSIZE_SHIFT)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DMA_CHKSIZE_1         (0 &lt;&lt; HSMCI_DMA_CHKSIZE_SHIFT) </span><span class="comment">/* 1 data available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DMA_CHKSIZE_4         (1 &lt;&lt; HSMCI_DMA_CHKSIZE_SHIFT) </span><span class="comment">/* 4 data available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DMA_CHKSIZE_8         (2 &lt;&lt; HSMCI_DMA_CHKSIZE_SHIFT) </span><span class="comment">/* 8 data available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DMA_CHKSIZE_16        (3 &lt;&lt; HSMCI_DMA_CHKSIZE_SHIFT) </span><span class="comment">/* 16 data available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_DMA_CHKSIZE_32        (4 &lt;&lt; HSMCI_DMA_CHKSIZE_SHIFT) </span><span class="comment">/* 32 data available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DMA_DMAEN               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  DMA Hardware Handshaking Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/* HSMCI Configuration Register */</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define HSMCI_CFG_FIFOMODE            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  HSMCI Internal FIFO control mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CFG_FERRCTRL            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Flow Error flag reset control mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CFG_HSMODE              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  High Speed Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CFG_LSYNC               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Synchronize on the last block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* HSMCI Write Protect Mode Register */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define HSMCI_WPMR_WPEN               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Write Protection Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPMR_WPKEY_SHIFT        (8)       </span><span class="comment">/* Bits 8-31: Write Protection Key password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPMR_WPKEY_MASK         (0x00ffffff &lt;&lt; HSMCI_WPMR_WPKEY_SHIFT)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HSMCI_WPMR_WPKEY            (0x004d4349 &lt;&lt; HSMCI_WPMR_WPKEY_SHIFT)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* HSMCI Write Protect Status Register */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define HSMCI_WPSR_WPVS               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Write Protection Violation Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPSR_WPVSRC_SHIFT       (8)       </span><span class="comment">/* Bits 8-23: Write Protection Violation Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPSR_WPVSRC_MASK        (0xffff &lt;&lt; HSMCI_WPSR_WPVSRC_SHIFT)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAMV7_NHSMCI4 &gt; 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_SAMV7_CHIP_SAM_HSMCI_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
