<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › vme › devices › vme_pio2.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>vme_pio2.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _VME_PIO2_H_</span>
<span class="cp">#define _VME_PIO2_H_</span>

<span class="cp">#define PIO2_CARDS_MAX			32</span>

<span class="cp">#define PIO2_VARIANT_LENGTH		5</span>

<span class="cp">#define PIO2_NUM_CHANNELS		32</span>
<span class="cp">#define PIO2_NUM_IRQS			11</span>
<span class="cp">#define PIO2_NUM_CNTRS			6</span>

<span class="cp">#define PIO2_REGS_SIZE			0x40</span>

<span class="cp">#define PIO2_REGS_DATA0			0x0</span>
<span class="cp">#define PIO2_REGS_DATA1			0x1</span>
<span class="cp">#define PIO2_REGS_DATA2			0x2</span>
<span class="cp">#define PIO2_REGS_DATA3			0x3</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_REGS_DATA</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_REGS_DATA0</span><span class="p">,</span> <span class="n">PIO2_REGS_DATA1</span><span class="p">,</span>
					<span class="n">PIO2_REGS_DATA2</span><span class="p">,</span> <span class="n">PIO2_REGS_DATA3</span> <span class="p">};</span>

<span class="cp">#define PIO2_REGS_INT_STAT0		0x8</span>
<span class="cp">#define PIO2_REGS_INT_STAT1		0x9</span>
<span class="cp">#define PIO2_REGS_INT_STAT2		0xa</span>
<span class="cp">#define PIO2_REGS_INT_STAT3		0xb</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_REGS_INT_STAT</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_REGS_INT_STAT0</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_STAT1</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_STAT2</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_STAT3</span> <span class="p">};</span>

<span class="cp">#define PIO2_REGS_INT_STAT_CNTR		0xc</span>
<span class="cp">#define PIO2_REGS_INT_MASK0		0x10</span>
<span class="cp">#define PIO2_REGS_INT_MASK1		0x11</span>
<span class="cp">#define PIO2_REGS_INT_MASK2		0x12</span>
<span class="cp">#define PIO2_REGS_INT_MASK3		0x13</span>
<span class="cp">#define PIO2_REGS_INT_MASK4		0x14</span>
<span class="cp">#define PIO2_REGS_INT_MASK5		0x15</span>
<span class="cp">#define PIO2_REGS_INT_MASK6		0x16</span>
<span class="cp">#define PIO2_REGS_INT_MASK7		0x17</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_REGS_INT_MASK</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_REGS_INT_MASK0</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_MASK1</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_MASK2</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_MASK3</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_MASK4</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_MASK5</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_MASK6</span><span class="p">,</span>
					<span class="n">PIO2_REGS_INT_MASK7</span> <span class="p">};</span>



<span class="cp">#define PIO2_REGS_CTRL			0x18</span>
<span class="cp">#define PIO2_REGS_VME_VECTOR		0x19</span>
<span class="cp">#define PIO2_REGS_CNTR0			0x20</span>
<span class="cp">#define PIO2_REGS_CNTR1			0x22</span>
<span class="cp">#define PIO2_REGS_CNTR2			0x24</span>
<span class="cp">#define PIO2_REGS_CTRL_WRD0		0x26</span>
<span class="cp">#define PIO2_REGS_CNTR3			0x28</span>
<span class="cp">#define PIO2_REGS_CNTR4			0x2a</span>
<span class="cp">#define PIO2_REGS_CNTR5			0x2c</span>
<span class="cp">#define PIO2_REGS_CTRL_WRD1		0x2e</span>

<span class="cp">#define PIO2_REGS_ID			0x30</span>


<span class="cm">/* PIO2_REGS_DATAx (0x0 - 0x3) */</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_CHANNEL_BANK</span><span class="p">[</span><span class="mi">32</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					<span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
					<span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
					<span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span> <span class="p">};</span>

<span class="cp">#define PIO2_CHANNEL0_BIT		(1 &lt;&lt; 0)</span>
<span class="cp">#define PIO2_CHANNEL1_BIT		(1 &lt;&lt; 1)</span>
<span class="cp">#define PIO2_CHANNEL2_BIT		(1 &lt;&lt; 2)</span>
<span class="cp">#define PIO2_CHANNEL3_BIT		(1 &lt;&lt; 3)</span>
<span class="cp">#define PIO2_CHANNEL4_BIT		(1 &lt;&lt; 4)</span>
<span class="cp">#define PIO2_CHANNEL5_BIT		(1 &lt;&lt; 5)</span>
<span class="cp">#define PIO2_CHANNEL6_BIT		(1 &lt;&lt; 6)</span>
<span class="cp">#define PIO2_CHANNEL7_BIT		(1 &lt;&lt; 7)</span>
<span class="cp">#define PIO2_CHANNEL8_BIT		(1 &lt;&lt; 0)</span>
<span class="cp">#define PIO2_CHANNEL9_BIT		(1 &lt;&lt; 1)</span>
<span class="cp">#define PIO2_CHANNEL10_BIT		(1 &lt;&lt; 2)</span>
<span class="cp">#define PIO2_CHANNEL11_BIT		(1 &lt;&lt; 3)</span>
<span class="cp">#define PIO2_CHANNEL12_BIT		(1 &lt;&lt; 4)</span>
<span class="cp">#define PIO2_CHANNEL13_BIT		(1 &lt;&lt; 5)</span>
<span class="cp">#define PIO2_CHANNEL14_BIT		(1 &lt;&lt; 6)</span>
<span class="cp">#define PIO2_CHANNEL15_BIT		(1 &lt;&lt; 7)</span>
<span class="cp">#define PIO2_CHANNEL16_BIT		(1 &lt;&lt; 0)</span>
<span class="cp">#define PIO2_CHANNEL17_BIT		(1 &lt;&lt; 1)</span>
<span class="cp">#define PIO2_CHANNEL18_BIT		(1 &lt;&lt; 2)</span>
<span class="cp">#define PIO2_CHANNEL19_BIT		(1 &lt;&lt; 3)</span>
<span class="cp">#define PIO2_CHANNEL20_BIT		(1 &lt;&lt; 4)</span>
<span class="cp">#define PIO2_CHANNEL21_BIT		(1 &lt;&lt; 5)</span>
<span class="cp">#define PIO2_CHANNEL22_BIT		(1 &lt;&lt; 6)</span>
<span class="cp">#define PIO2_CHANNEL23_BIT		(1 &lt;&lt; 7)</span>
<span class="cp">#define PIO2_CHANNEL24_BIT		(1 &lt;&lt; 0)</span>
<span class="cp">#define PIO2_CHANNEL25_BIT		(1 &lt;&lt; 1)</span>
<span class="cp">#define PIO2_CHANNEL26_BIT		(1 &lt;&lt; 2)</span>
<span class="cp">#define PIO2_CHANNEL27_BIT		(1 &lt;&lt; 3)</span>
<span class="cp">#define PIO2_CHANNEL28_BIT		(1 &lt;&lt; 4)</span>
<span class="cp">#define PIO2_CHANNEL29_BIT		(1 &lt;&lt; 5)</span>
<span class="cp">#define PIO2_CHANNEL30_BIT		(1 &lt;&lt; 6)</span>
<span class="cp">#define PIO2_CHANNEL31_BIT		(1 &lt;&lt; 7)</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_CHANNEL_BIT</span><span class="p">[</span><span class="mi">32</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_CHANNEL0_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL1_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL2_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL3_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL4_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL5_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL6_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL7_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL8_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL9_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL10_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL11_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL12_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL13_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL14_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL15_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL16_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL17_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL18_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL19_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL20_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL21_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL22_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL23_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL24_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL25_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL26_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL27_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL28_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL29_BIT</span><span class="p">,</span>
					<span class="n">PIO2_CHANNEL30_BIT</span><span class="p">,</span> <span class="n">PIO2_CHANNEL31_BIT</span>
					<span class="p">};</span>

<span class="cm">/* PIO2_REGS_INT_STAT_CNTR (0xc) */</span>
<span class="cp">#define PIO2_COUNTER0			(1 &lt;&lt; 0)</span>
<span class="cp">#define PIO2_COUNTER1			(1 &lt;&lt; 1)</span>
<span class="cp">#define PIO2_COUNTER2			(1 &lt;&lt; 2)</span>
<span class="cp">#define PIO2_COUNTER3			(1 &lt;&lt; 3)</span>
<span class="cp">#define PIO2_COUNTER4			(1 &lt;&lt; 4)</span>
<span class="cp">#define PIO2_COUNTER5			(1 &lt;&lt; 5)</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_COUNTER</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_COUNTER0</span><span class="p">,</span> <span class="n">PIO2_COUNTER1</span><span class="p">,</span>
					<span class="n">PIO2_COUNTER2</span><span class="p">,</span> <span class="n">PIO2_COUNTER3</span><span class="p">,</span>
					<span class="n">PIO2_COUNTER4</span><span class="p">,</span> <span class="n">PIO2_COUNTER5</span> <span class="p">};</span>

<span class="cm">/* PIO2_REGS_CTRL (0x18) */</span>
<span class="cp">#define PIO2_VME_INT_MASK		0x7</span>
<span class="cp">#define PIO2_LED			(1 &lt;&lt; 6)</span>
<span class="cp">#define PIO2_LOOP			(1 &lt;&lt; 7)</span>

<span class="cm">/* PIO2_REGS_VME_VECTOR (0x19) */</span>
<span class="cp">#define PIO2_VME_VECTOR_SPUR		0x0</span>
<span class="cp">#define PIO2_VME_VECTOR_BANK0		0x1</span>
<span class="cp">#define PIO2_VME_VECTOR_BANK1		0x2</span>
<span class="cp">#define PIO2_VME_VECTOR_BANK2		0x3</span>
<span class="cp">#define PIO2_VME_VECTOR_BANK3		0x4</span>
<span class="cp">#define PIO2_VME_VECTOR_CNTR0		0x5</span>
<span class="cp">#define PIO2_VME_VECTOR_CNTR1		0x6</span>
<span class="cp">#define PIO2_VME_VECTOR_CNTR2		0x7</span>
<span class="cp">#define PIO2_VME_VECTOR_CNTR3		0x8</span>
<span class="cp">#define PIO2_VME_VECTOR_CNTR4		0x9</span>
<span class="cp">#define PIO2_VME_VECTOR_CNTR5		0xa</span>

<span class="cp">#define PIO2_VME_VECTOR_MASK		0xf0</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_VECTOR_BANK</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_VME_VECTOR_BANK0</span><span class="p">,</span>
					<span class="n">PIO2_VME_VECTOR_BANK1</span><span class="p">,</span>
					<span class="n">PIO2_VME_VECTOR_BANK2</span><span class="p">,</span>
					<span class="n">PIO2_VME_VECTOR_BANK3</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_VECTOR_CNTR</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_VME_VECTOR_CNTR0</span><span class="p">,</span>
					<span class="n">PIO2_VME_VECTOR_CNTR1</span><span class="p">,</span>
					<span class="n">PIO2_VME_VECTOR_CNTR2</span><span class="p">,</span>
					<span class="n">PIO2_VME_VECTOR_CNTR3</span><span class="p">,</span>
					<span class="n">PIO2_VME_VECTOR_CNTR4</span><span class="p">,</span>
					<span class="n">PIO2_VME_VECTOR_CNTR5</span> <span class="p">};</span>

<span class="cm">/* PIO2_REGS_CNTRx (0x20 - 0x24 &amp; 0x28 - 0x2c) */</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_CNTR_DATA</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_REGS_CNTR0</span><span class="p">,</span> <span class="n">PIO2_REGS_CNTR1</span><span class="p">,</span>
					<span class="n">PIO2_REGS_CNTR2</span><span class="p">,</span> <span class="n">PIO2_REGS_CNTR3</span><span class="p">,</span>
					<span class="n">PIO2_REGS_CNTR4</span><span class="p">,</span> <span class="n">PIO2_REGS_CNTR5</span> <span class="p">};</span>

<span class="cm">/* PIO2_REGS_CTRL_WRDx (0x26 &amp; 0x2e) */</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_CNTR_CTRL</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_REGS_CTRL_WRD0</span><span class="p">,</span>
					<span class="n">PIO2_REGS_CTRL_WRD0</span><span class="p">,</span>
					<span class="n">PIO2_REGS_CTRL_WRD0</span><span class="p">,</span>
					<span class="n">PIO2_REGS_CTRL_WRD1</span><span class="p">,</span>
					<span class="n">PIO2_REGS_CTRL_WRD1</span><span class="p">,</span>
					<span class="n">PIO2_REGS_CTRL_WRD1</span> <span class="p">};</span>

<span class="cp">#define PIO2_CNTR_SC_DEV0		0</span>
<span class="cp">#define PIO2_CNTR_SC_DEV1		(1 &lt;&lt; 6)</span>
<span class="cp">#define PIO2_CNTR_SC_DEV2		(2 &lt;&lt; 6)</span>
<span class="cp">#define PIO2_CNTR_SC_RDBACK		(3 &lt;&lt; 6)</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">PIO2_CNTR_SC_DEV</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PIO2_CNTR_SC_DEV0</span><span class="p">,</span> <span class="n">PIO2_CNTR_SC_DEV1</span><span class="p">,</span>
					<span class="n">PIO2_CNTR_SC_DEV2</span><span class="p">,</span> <span class="n">PIO2_CNTR_SC_DEV0</span><span class="p">,</span>
					<span class="n">PIO2_CNTR_SC_DEV1</span><span class="p">,</span> <span class="n">PIO2_CNTR_SC_DEV2</span> <span class="p">};</span>

<span class="cp">#define PIO2_CNTR_RW_LATCH		0</span>
<span class="cp">#define PIO2_CNTR_RW_LSB		(1 &lt;&lt; 4)</span>
<span class="cp">#define PIO2_CNTR_RW_MSB		(2 &lt;&lt; 4)</span>
<span class="cp">#define PIO2_CNTR_RW_BOTH		(3 &lt;&lt; 4)</span>

<span class="cp">#define PIO2_CNTR_MODE0			0</span>
<span class="cp">#define PIO2_CNTR_MODE1			(1 &lt;&lt; 1)</span>
<span class="cp">#define PIO2_CNTR_MODE2			(2 &lt;&lt; 1)</span>
<span class="cp">#define PIO2_CNTR_MODE3			(3 &lt;&lt; 1)</span>
<span class="cp">#define PIO2_CNTR_MODE4			(4 &lt;&lt; 1)</span>
<span class="cp">#define PIO2_CNTR_MODE5			(5 &lt;&lt; 1)</span>

<span class="cp">#define PIO2_CNTR_BCD			1</span>



<span class="k">enum</span> <span class="n">pio2_bank_config</span> <span class="p">{</span> <span class="n">NOFIT</span><span class="p">,</span> <span class="n">INPUT</span><span class="p">,</span> <span class="n">OUTPUT</span><span class="p">,</span> <span class="n">BOTH</span> <span class="p">};</span>
<span class="k">enum</span> <span class="n">pio2_int_config</span> <span class="p">{</span> <span class="n">NONE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LOW2HIGH</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">HIGH2LOW</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="n">EITHER</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">};</span>

<span class="cm">/* Bank configuration structure */</span>
<span class="k">struct</span> <span class="n">pio2_io_bank</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">pio2_bank_config</span> <span class="n">config</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">pio2_int_config</span> <span class="n">irq</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Counter configuration structure */</span>
<span class="k">struct</span> <span class="n">pio2_cntr</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">mode</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pio2_card</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bus</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_vector</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_level</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">variant</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">led</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">vme_dev</span> <span class="o">*</span><span class="n">vdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vme_resource</span> <span class="o">*</span><span class="n">window</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="n">gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pio2_io_bank</span> <span class="n">bank</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">pio2_cntr</span> <span class="n">cntr</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">pio2_cntr_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">pio2_card</span> <span class="o">*</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">pio2_gpio_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">pio2_card</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">__devinit</span> <span class="n">pio2_gpio_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pio2_card</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">pio2_gpio_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">pio2_card</span> <span class="o">*</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* _VME_PIO2_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
