
of-eye-gimbal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a5c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08003bec  08003bec  00013bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004038  08004038  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08004038  08004038  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004038  08004038  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004038  08004038  00014038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800403c  0800403c  0001403c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004040  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000068  080040a8  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  080040a8  00020328  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8fc  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000225c  00000000  00000000  0002d994  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b00  00000000  00000000  0002fbf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009e8  00000000  00000000  000306f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023d64  00000000  00000000  000310d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008fb4  00000000  00000000  00054e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000bac68  00000000  00000000  0005ddf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00118a58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003310  00000000  00000000  00118ad4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003bd4 	.word	0x08003bd4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003bd4 	.word	0x08003bd4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800027a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800027e:	2b00      	cmp	r3, #0
 8000280:	db0b      	blt.n	800029a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	f003 021f 	and.w	r2, r3, #31
 8000288:	4907      	ldr	r1, [pc, #28]	; (80002a8 <__NVIC_EnableIRQ+0x38>)
 800028a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028e:	095b      	lsrs	r3, r3, #5
 8000290:	2001      	movs	r0, #1
 8000292:	fa00 f202 	lsl.w	r2, r0, r2
 8000296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800029a:	bf00      	nop
 800029c:	370c      	adds	r7, #12
 800029e:	46bd      	mov	sp, r7
 80002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	e000e100 	.word	0xe000e100

080002ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	4603      	mov	r3, r0
 80002b4:	6039      	str	r1, [r7, #0]
 80002b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	db0a      	blt.n	80002d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	b2da      	uxtb	r2, r3
 80002c4:	490c      	ldr	r1, [pc, #48]	; (80002f8 <__NVIC_SetPriority+0x4c>)
 80002c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ca:	0112      	lsls	r2, r2, #4
 80002cc:	b2d2      	uxtb	r2, r2
 80002ce:	440b      	add	r3, r1
 80002d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002d4:	e00a      	b.n	80002ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	b2da      	uxtb	r2, r3
 80002da:	4908      	ldr	r1, [pc, #32]	; (80002fc <__NVIC_SetPriority+0x50>)
 80002dc:	79fb      	ldrb	r3, [r7, #7]
 80002de:	f003 030f 	and.w	r3, r3, #15
 80002e2:	3b04      	subs	r3, #4
 80002e4:	0112      	lsls	r2, r2, #4
 80002e6:	b2d2      	uxtb	r2, r2
 80002e8:	440b      	add	r3, r1
 80002ea:	761a      	strb	r2, [r3, #24]
}
 80002ec:	bf00      	nop
 80002ee:	370c      	adds	r7, #12
 80002f0:	46bd      	mov	sp, r7
 80002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f6:	4770      	bx	lr
 80002f8:	e000e100 	.word	0xe000e100
 80002fc:	e000ed00 	.word	0xe000ed00

08000300 <adns2610_init>:
__STATIC_INLINE void adns2610_stopWait(void);

/**
 * @brief Initialize the ADNS-2610
 */
void adns2610_init(Device dev){
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
 8000306:	4603      	mov	r3, r0
 8000308:	71fb      	strb	r3, [r7, #7]
	// Configure the timer to read the frames continuously
	adns2610_configureTIM();
 800030a:	f000 f935 	bl	8000578 <adns2610_configureTIM>

	// Configure the SPI peripherals for each sensor
	adns2610_configureSPI(dev);
 800030e:	79fb      	ldrb	r3, [r7, #7]
 8000310:	4618      	mov	r0, r3
 8000312:	f000 f907 	bl	8000524 <adns2610_configureSPI>

	// Reset communication with ADNS sensors
	adns2610_resetCOM(dev);
 8000316:	79fb      	ldrb	r3, [r7, #7]
 8000318:	4618      	mov	r0, r3
 800031a:	f000 f96b 	bl	80005f4 <adns2610_resetCOM>

	// Configure sensors
	adns2610_config(dev);
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	4618      	mov	r0, r3
 8000322:	f000 f9af 	bl	8000684 <adns2610_config>

	FSM_state = RESET;
 8000326:	4b06      	ldr	r3, [pc, #24]	; (8000340 <adns2610_init+0x40>)
 8000328:	2200      	movs	r2, #0
 800032a:	701a      	strb	r2, [r3, #0]
	currentFrame = 0;
 800032c:	4b05      	ldr	r3, [pc, #20]	; (8000344 <adns2610_init+0x44>)
 800032e:	2200      	movs	r2, #0
 8000330:	701a      	strb	r2, [r3, #0]
	pastFrame = 1;
 8000332:	4b05      	ldr	r3, [pc, #20]	; (8000348 <adns2610_init+0x48>)
 8000334:	2201      	movs	r2, #1
 8000336:	701a      	strb	r2, [r3, #0]
}
 8000338:	bf00      	nop
 800033a:	3708      	adds	r7, #8
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}
 8000340:	20000088 	.word	0x20000088
 8000344:	20000098 	.word	0x20000098
 8000348:	20000099 	.word	0x20000099

0800034c <adns2610_wait>:

__STATIC_INLINE void adns2610_wait(uint32_t useconds){
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
	// Disable update interrupt generation
	SET_BIT(TIM1->CR1, TIM_CR1_URS);
 8000354:	4b10      	ldr	r3, [pc, #64]	; (8000398 <adns2610_wait+0x4c>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a0f      	ldr	r2, [pc, #60]	; (8000398 <adns2610_wait+0x4c>)
 800035a:	f043 0304 	orr.w	r3, r3, #4
 800035e:	6013      	str	r3, [r2, #0]
	// Set time to wait
	TIM1->ARR = useconds;
 8000360:	4a0d      	ldr	r2, [pc, #52]	; (8000398 <adns2610_wait+0x4c>)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	62d3      	str	r3, [r2, #44]	; 0x2c
	// Update the prescaler and counter registers
	SET_BIT(TIM1->EGR, TIM_EGR_UG);
 8000366:	4b0c      	ldr	r3, [pc, #48]	; (8000398 <adns2610_wait+0x4c>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	4a0b      	ldr	r2, [pc, #44]	; (8000398 <adns2610_wait+0x4c>)
 800036c:	f043 0301 	orr.w	r3, r3, #1
 8000370:	6153      	str	r3, [r2, #20]
	// Enable update interrupt generation
	CLEAR_BIT(TIM1->CR1, TIM_CR1_URS);
 8000372:	4b09      	ldr	r3, [pc, #36]	; (8000398 <adns2610_wait+0x4c>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4a08      	ldr	r2, [pc, #32]	; (8000398 <adns2610_wait+0x4c>)
 8000378:	f023 0304 	bic.w	r3, r3, #4
 800037c:	6013      	str	r3, [r2, #0]
	// Enable and start timer
	SET_BIT(TIM1->CR1, TIM_CR1_CEN);
 800037e:	4b06      	ldr	r3, [pc, #24]	; (8000398 <adns2610_wait+0x4c>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	4a05      	ldr	r2, [pc, #20]	; (8000398 <adns2610_wait+0x4c>)
 8000384:	f043 0301 	orr.w	r3, r3, #1
 8000388:	6013      	str	r3, [r2, #0]
}
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	40012c00 	.word	0x40012c00

0800039c <adns2610_stopWait>:

__STATIC_INLINE void adns2610_stopWait(void){
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
	// Enable and start timer
	CLEAR_BIT(TIM1->CR1, TIM_CR1_CEN);
 80003a0:	4b05      	ldr	r3, [pc, #20]	; (80003b8 <adns2610_stopWait+0x1c>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4a04      	ldr	r2, [pc, #16]	; (80003b8 <adns2610_stopWait+0x1c>)
 80003a6:	f023 0301 	bic.w	r3, r3, #1
 80003aa:	6013      	str	r3, [r2, #0]
}
 80003ac:	bf00      	nop
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	40012c00 	.word	0x40012c00

080003bc <adns2610_start>:

void adns2610_start(void){
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
	if(FSM_state == SENSOR_RESET){
 80003c0:	4b05      	ldr	r3, [pc, #20]	; (80003d8 <adns2610_start+0x1c>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d105      	bne.n	80003d4 <adns2610_start+0x18>
		FSM_state = TRIGGER_FRAME;
 80003c8:	4b03      	ldr	r3, [pc, #12]	; (80003d8 <adns2610_start+0x1c>)
 80003ca:	2201      	movs	r2, #1
 80003cc:	701a      	strb	r2, [r3, #0]
		adns2610_wait(1);
 80003ce:	2001      	movs	r0, #1
 80003d0:	f7ff ffbc 	bl	800034c <adns2610_wait>
	}
}
 80003d4:	bf00      	nop
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	20000088 	.word	0x20000088

080003dc <adns2610_processFSM>:
		FSM_state = SENSOR_RESET;
		adns2610_wait(UINT32_MAX);
	}
}

void adns2610_processFSM(void){
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
	static uint16_t frameIdx = 0;
//	static uint8_t collisionFlag = 0;

	switch(FSM_state){
 80003e2:	4b4a      	ldr	r3, [pc, #296]	; (800050c <adns2610_processFSM+0x130>)
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	2b04      	cmp	r3, #4
 80003e8:	f200 808d 	bhi.w	8000506 <adns2610_processFSM+0x12a>
 80003ec:	a201      	add	r2, pc, #4	; (adr r2, 80003f4 <adns2610_processFSM+0x18>)
 80003ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003f2:	bf00      	nop
 80003f4:	08000409 	.word	0x08000409
 80003f8:	08000415 	.word	0x08000415
 80003fc:	08000455 	.word	0x08000455
 8000400:	08000439 	.word	0x08000439
 8000404:	080004c3 	.word	0x080004c3
	case SENSOR_RESET:
//		if(collisionFlag) goto collisionError; else collisionFlag = 1;
		frameIdx = 0;
 8000408:	4b41      	ldr	r3, [pc, #260]	; (8000510 <adns2610_processFSM+0x134>)
 800040a:	2200      	movs	r2, #0
 800040c:	801a      	strh	r2, [r3, #0]
		adns2610_stopWait();
 800040e:	f7ff ffc5 	bl	800039c <adns2610_stopWait>
//		collisionFlag = 0;
		return;
 8000412:	e078      	b.n	8000506 <adns2610_processFSM+0x12a>
	case TRIGGER_FRAME:
		adns2610_stopWait();
 8000414:	f7ff ffc2 	bl	800039c <adns2610_stopWait>
		frameIdx = 0;
 8000418:	4b3d      	ldr	r3, [pc, #244]	; (8000510 <adns2610_processFSM+0x134>)
 800041a:	2200      	movs	r2, #0
 800041c:	801a      	strh	r2, [r3, #0]
//		if(collisionFlag) goto collisionError; else collisionFlag = 1;
		FSM_state = REQ_READING_FRAME;
 800041e:	4b3b      	ldr	r3, [pc, #236]	; (800050c <adns2610_processFSM+0x130>)
 8000420:	2203      	movs	r2, #3
 8000422:	701a      	strb	r2, [r3, #0]
		adns2610_writeRegister(ADNS2610_RIGHT, ADNS2610_PIXEL_DATA_REG, 0x01);
 8000424:	2201      	movs	r2, #1
 8000426:	2108      	movs	r1, #8
 8000428:	2000      	movs	r0, #0
 800042a:	f000 fa03 	bl	8000834 <adns2610_writeRegister>
//		collisionFlag = 0;
		adns2610_wait(ADNS2610_TIM_BTW_WR);
 800042e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000432:	f7ff ff8b 	bl	800034c <adns2610_wait>
		return;
 8000436:	e066      	b.n	8000506 <adns2610_processFSM+0x12a>
	case REQ_READING_FRAME:
		adns2610_stopWait();
 8000438:	f7ff ffb0 	bl	800039c <adns2610_stopWait>
//		if(collisionFlag) goto collisionError; else collisionFlag = 1;
		FSM_state = READING_FRAME;
 800043c:	4b33      	ldr	r3, [pc, #204]	; (800050c <adns2610_processFSM+0x130>)
 800043e:	2202      	movs	r2, #2
 8000440:	701a      	strb	r2, [r3, #0]
		adns2610_sendByte(ADNS2610_RIGHT, ADNS2610_PIXEL_DATA_REG);
 8000442:	2108      	movs	r1, #8
 8000444:	2000      	movs	r0, #0
 8000446:	f000 fa97 	bl	8000978 <adns2610_sendByte>
//		collisionFlag = 0;
		adns2610_wait(ADNS2610_TIM_TO_RD);
 800044a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800044e:	f7ff ff7d 	bl	800034c <adns2610_wait>
		return;
 8000452:	e058      	b.n	8000506 <adns2610_processFSM+0x12a>
	case READING_FRAME:
		adns2610_stopWait();
 8000454:	f7ff ffa2 	bl	800039c <adns2610_stopWait>
//		if(collisionFlag) goto collisionError; else collisionFlag = 1;
		adns2610_receiveByte(ADNS2610_RIGHT, &(pixBuf_adns_right[currentFrame][frameIdx]));
 8000458:	4b2e      	ldr	r3, [pc, #184]	; (8000514 <adns2610_processFSM+0x138>)
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	4619      	mov	r1, r3
 800045e:	4b2c      	ldr	r3, [pc, #176]	; (8000510 <adns2610_processFSM+0x134>)
 8000460:	881b      	ldrh	r3, [r3, #0]
 8000462:	461a      	mov	r2, r3
 8000464:	f44f 73a2 	mov.w	r3, #324	; 0x144
 8000468:	fb03 f301 	mul.w	r3, r3, r1
 800046c:	4413      	add	r3, r2
 800046e:	4a2a      	ldr	r2, [pc, #168]	; (8000518 <adns2610_processFSM+0x13c>)
 8000470:	4413      	add	r3, r2
 8000472:	4619      	mov	r1, r3
 8000474:	2000      	movs	r0, #0
 8000476:	f000 fa3d 	bl	80008f4 <adns2610_receiveByte>

		adns2610_checkPixel(&(pixBuf_adns_right[currentFrame][frameIdx]), &frameIdx);
 800047a:	4b26      	ldr	r3, [pc, #152]	; (8000514 <adns2610_processFSM+0x138>)
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	4619      	mov	r1, r3
 8000480:	4b23      	ldr	r3, [pc, #140]	; (8000510 <adns2610_processFSM+0x134>)
 8000482:	881b      	ldrh	r3, [r3, #0]
 8000484:	461a      	mov	r2, r3
 8000486:	f44f 73a2 	mov.w	r3, #324	; 0x144
 800048a:	fb03 f301 	mul.w	r3, r3, r1
 800048e:	4413      	add	r3, r2
 8000490:	4a21      	ldr	r2, [pc, #132]	; (8000518 <adns2610_processFSM+0x13c>)
 8000492:	4413      	add	r3, r2
 8000494:	491e      	ldr	r1, [pc, #120]	; (8000510 <adns2610_processFSM+0x134>)
 8000496:	4618      	mov	r0, r3
 8000498:	f000 faa4 	bl	80009e4 <adns2610_checkPixel>

		if(frameIdx == 324){
 800049c:	4b1c      	ldr	r3, [pc, #112]	; (8000510 <adns2610_processFSM+0x134>)
 800049e:	881b      	ldrh	r3, [r3, #0]
 80004a0:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 80004a4:	d106      	bne.n	80004b4 <adns2610_processFSM+0xd8>
			FSM_state = PROCESSING;
 80004a6:	4b19      	ldr	r3, [pc, #100]	; (800050c <adns2610_processFSM+0x130>)
 80004a8:	2204      	movs	r2, #4
 80004aa:	701a      	strb	r2, [r3, #0]
			frameIdx = 0;
 80004ac:	4b18      	ldr	r3, [pc, #96]	; (8000510 <adns2610_processFSM+0x134>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	801a      	strh	r2, [r3, #0]
 80004b2:	e002      	b.n	80004ba <adns2610_processFSM+0xde>
		}
		else{
			FSM_state = REQ_READING_FRAME;
 80004b4:	4b15      	ldr	r3, [pc, #84]	; (800050c <adns2610_processFSM+0x130>)
 80004b6:	2203      	movs	r2, #3
 80004b8:	701a      	strb	r2, [r3, #0]
		}
//		collisionFlag = 0;
		adns2610_wait(ADNS2610_TIM_BTW_RD);
 80004ba:	2001      	movs	r0, #1
 80004bc:	f7ff ff46 	bl	800034c <adns2610_wait>
		return;
 80004c0:	e021      	b.n	8000506 <adns2610_processFSM+0x12a>
	case PROCESSING:
		adns2610_stopWait();
 80004c2:	f7ff ff6b 	bl	800039c <adns2610_stopWait>
//		if(collisionFlag) goto collisionError; else collisionFlag = 1;
		FSM_state = TRIGGER_FRAME;
 80004c6:	4b11      	ldr	r3, [pc, #68]	; (800050c <adns2610_processFSM+0x130>)
 80004c8:	2201      	movs	r2, #1
 80004ca:	701a      	strb	r2, [r3, #0]
		printImage(pixBuf_adns_right[currentFrame]);
 80004cc:	4b11      	ldr	r3, [pc, #68]	; (8000514 <adns2610_processFSM+0x138>)
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	461a      	mov	r2, r3
 80004d2:	f44f 73a2 	mov.w	r3, #324	; 0x144
 80004d6:	fb03 f302 	mul.w	r3, r3, r2
 80004da:	4a0f      	ldr	r2, [pc, #60]	; (8000518 <adns2610_processFSM+0x13c>)
 80004dc:	4413      	add	r3, r2
 80004de:	4618      	mov	r0, r3
 80004e0:	f000 fac0 	bl	8000a64 <printImage>
		SWITCH_FRAME(currentFrame, pastFrame);
 80004e4:	4b0d      	ldr	r3, [pc, #52]	; (800051c <adns2610_processFSM+0x140>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	71fb      	strb	r3, [r7, #7]
 80004ea:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <adns2610_processFSM+0x138>)
 80004ec:	781a      	ldrb	r2, [r3, #0]
 80004ee:	4b0b      	ldr	r3, [pc, #44]	; (800051c <adns2610_processFSM+0x140>)
 80004f0:	701a      	strb	r2, [r3, #0]
 80004f2:	4a08      	ldr	r2, [pc, #32]	; (8000514 <adns2610_processFSM+0x138>)
 80004f4:	79fb      	ldrb	r3, [r7, #7]
 80004f6:	7013      	strb	r3, [r2, #0]
//		collisionFlag = 0;
		printf("PROCESSING\r\n");
 80004f8:	4809      	ldr	r0, [pc, #36]	; (8000520 <adns2610_processFSM+0x144>)
 80004fa:	f002 fc97 	bl	8002e2c <puts>
		adns2610_wait(1);
 80004fe:	2001      	movs	r0, #1
 8000500:	f7ff ff24 	bl	800034c <adns2610_wait>
		return;
 8000504:	bf00      	nop

//	collisionError:
//		printf("COLISSION ERROR!!\r\n");
//		adns2610_stopWait();
//		while(1);
}
 8000506:	3708      	adds	r7, #8
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	20000088 	.word	0x20000088
 8000510:	2000008a 	.word	0x2000008a
 8000514:	20000098 	.word	0x20000098
 8000518:	2000009c 	.word	0x2000009c
 800051c:	20000099 	.word	0x20000099
 8000520:	08003bec 	.word	0x08003bec

08000524 <adns2610_configureSPI>:

void adns2610_configureSPI(Device dev){
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	4603      	mov	r3, r0
 800052c:	71fb      	strb	r3, [r7, #7]
	GET_SPI_PERIPH(dev, SPIx);
 800052e:	79fb      	ldrb	r3, [r7, #7]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d101      	bne.n	8000538 <adns2610_configureSPI+0x14>
 8000534:	4b0d      	ldr	r3, [pc, #52]	; (800056c <adns2610_configureSPI+0x48>)
 8000536:	e000      	b.n	800053a <adns2610_configureSPI+0x16>
 8000538:	4b0d      	ldr	r3, [pc, #52]	; (8000570 <adns2610_configureSPI+0x4c>)
 800053a:	4a0e      	ldr	r2, [pc, #56]	; (8000574 <adns2610_configureSPI+0x50>)
 800053c:	6013      	str	r3, [r2, #0]
	// RX FIFO threshold adjusted to 8-bit word
	SET_BIT(SPIx->CR2, SPI_CR2_FRXTH);
 800053e:	4b0d      	ldr	r3, [pc, #52]	; (8000574 <adns2610_configureSPI+0x50>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	685a      	ldr	r2, [r3, #4]
 8000544:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <adns2610_configureSPI+0x50>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800054c:	605a      	str	r2, [r3, #4]
	// Enable SPI
	SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800054e:	4b09      	ldr	r3, [pc, #36]	; (8000574 <adns2610_configureSPI+0x50>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	681a      	ldr	r2, [r3, #0]
 8000554:	4b07      	ldr	r3, [pc, #28]	; (8000574 <adns2610_configureSPI+0x50>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800055c:	601a      	str	r2, [r3, #0]
}
 800055e:	bf00      	nop
 8000560:	370c      	adds	r7, #12
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	40003800 	.word	0x40003800
 8000570:	40003c00 	.word	0x40003c00
 8000574:	20000084 	.word	0x20000084

08000578 <adns2610_configureTIM>:

void adns2610_configureTIM(){
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
	// TIM1 prescalers has been configured to count microseconds
	uint32_t temp = TIM1->CR1;
 800057e:	4b1c      	ldr	r3, [pc, #112]	; (80005f0 <adns2610_configureTIM+0x78>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	607b      	str	r3, [r7, #4]

	// Disable update interrupt
	CLEAR_BIT(TIM1->DIER, TIM_DIER_UIE);
 8000584:	4b1a      	ldr	r3, [pc, #104]	; (80005f0 <adns2610_configureTIM+0x78>)
 8000586:	68db      	ldr	r3, [r3, #12]
 8000588:	4a19      	ldr	r2, [pc, #100]	; (80005f0 <adns2610_configureTIM+0x78>)
 800058a:	f023 0301 	bic.w	r3, r3, #1
 800058e:	60d3      	str	r3, [r2, #12]
	// Modify CR1 register
	MODIFY_REG(temp, ~(TIM_CR1_UDIS), TIM_CR1_URS);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	f003 0302 	and.w	r3, r3, #2
 8000596:	f043 0304 	orr.w	r3, r3, #4
 800059a:	607b      	str	r3, [r7, #4]
	TIM1->CR1 = temp;
 800059c:	4a14      	ldr	r2, [pc, #80]	; (80005f0 <adns2610_configureTIM+0x78>)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	6013      	str	r3, [r2, #0]
	// Set interrupt interval
	TIM1->ARR = ADNS2610_TIM_TO_RD;
 80005a2:	4b13      	ldr	r3, [pc, #76]	; (80005f0 <adns2610_configureTIM+0x78>)
 80005a4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80005a8:	62da      	str	r2, [r3, #44]	; 0x2c
	// Update the prescaler and counter registers
	SET_BIT(TIM1->EGR, TIM_EGR_UG);
 80005aa:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <adns2610_configureTIM+0x78>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	4a10      	ldr	r2, [pc, #64]	; (80005f0 <adns2610_configureTIM+0x78>)
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	6153      	str	r3, [r2, #20]
	// Clear pending interrupt flag
	CLEAR_BIT(TIM1->SR, TIM_SR_UIF);
 80005b6:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <adns2610_configureTIM+0x78>)
 80005b8:	691b      	ldr	r3, [r3, #16]
 80005ba:	4a0d      	ldr	r2, [pc, #52]	; (80005f0 <adns2610_configureTIM+0x78>)
 80005bc:	f023 0301 	bic.w	r3, r3, #1
 80005c0:	6113      	str	r3, [r2, #16]
	// Enable update interrupt generation
	CLEAR_BIT(TIM1->CR1, TIM_CR1_URS);
 80005c2:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <adns2610_configureTIM+0x78>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4a0a      	ldr	r2, [pc, #40]	; (80005f0 <adns2610_configureTIM+0x78>)
 80005c8:	f023 0304 	bic.w	r3, r3, #4
 80005cc:	6013      	str	r3, [r2, #0]
	// Enable update interrupt
	SET_BIT(TIM1->DIER, TIM_DIER_UIE);
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <adns2610_configureTIM+0x78>)
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	4a07      	ldr	r2, [pc, #28]	; (80005f0 <adns2610_configureTIM+0x78>)
 80005d4:	f043 0301 	orr.w	r3, r3, #1
 80005d8:	60d3      	str	r3, [r2, #12]
	// Configure NVIC to handle TIM1 update interrupt
	NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0);
 80005da:	2100      	movs	r1, #0
 80005dc:	2019      	movs	r0, #25
 80005de:	f7ff fe65 	bl	80002ac <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80005e2:	2019      	movs	r0, #25
 80005e4:	f7ff fe44 	bl	8000270 <__NVIC_EnableIRQ>
}
 80005e8:	bf00      	nop
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	40012c00 	.word	0x40012c00

080005f4 <adns2610_resetCOM>:

void adns2610_resetCOM(Device dev){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]

	GET_SPI_PERIPH(dev, SPIx);
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d101      	bne.n	8000608 <adns2610_resetCOM+0x14>
 8000604:	4b1c      	ldr	r3, [pc, #112]	; (8000678 <adns2610_resetCOM+0x84>)
 8000606:	e000      	b.n	800060a <adns2610_resetCOM+0x16>
 8000608:	4b1c      	ldr	r3, [pc, #112]	; (800067c <adns2610_resetCOM+0x88>)
 800060a:	4a1d      	ldr	r2, [pc, #116]	; (8000680 <adns2610_resetCOM+0x8c>)
 800060c:	6013      	str	r3, [r2, #0]

	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 800060e:	bf00      	nop
 8000610:	4b1b      	ldr	r3, [pc, #108]	; (8000680 <adns2610_resetCOM+0x8c>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	f003 0302 	and.w	r3, r3, #2
 800061a:	2b00      	cmp	r3, #0
 800061c:	d0f8      	beq.n	8000610 <adns2610_resetCOM+0x1c>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, 0x01);
 800061e:	4b18      	ldr	r3, [pc, #96]	; (8000680 <adns2610_resetCOM+0x8c>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	330c      	adds	r3, #12
 8000624:	2201      	movs	r2, #1
 8000626:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 8000628:	bf00      	nop
 800062a:	4b15      	ldr	r3, [pc, #84]	; (8000680 <adns2610_resetCOM+0x8c>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	689b      	ldr	r3, [r3, #8]
 8000630:	f003 0301 	and.w	r3, r3, #1
 8000634:	2b00      	cmp	r3, #0
 8000636:	d0f8      	beq.n	800062a <adns2610_resetCOM+0x36>
	READ_REG(*(__IO uint8_t*) &SPIx->DR);
 8000638:	4b11      	ldr	r3, [pc, #68]	; (8000680 <adns2610_resetCOM+0x8c>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	330c      	adds	r3, #12
 800063e:	781b      	ldrb	r3, [r3, #0]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 8000640:	bf00      	nop
 8000642:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <adns2610_resetCOM+0x8c>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	689b      	ldr	r3, [r3, #8]
 8000648:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 800064c:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <adns2610_resetCOM+0x8c>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	689b      	ldr	r3, [r3, #8]
 8000652:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000656:	431a      	orrs	r2, r3
 8000658:	4b09      	ldr	r3, [pc, #36]	; (8000680 <adns2610_resetCOM+0x8c>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	689b      	ldr	r3, [r3, #8]
 800065e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000662:	4313      	orrs	r3, r2
 8000664:	2b00      	cmp	r3, #0
 8000666:	d1ec      	bne.n	8000642 <adns2610_resetCOM+0x4e>
	LL_mDelay(100);
 8000668:	2064      	movs	r0, #100	; 0x64
 800066a:	f002 fb03 	bl	8002c74 <LL_mDelay>
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40003800 	.word	0x40003800
 800067c:	40003c00 	.word	0x40003c00
 8000680:	20000084 	.word	0x20000084

08000684 <adns2610_config>:

void adns2610_config(Device dev){
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
	// ADNS-2610 configuration
	char * devName;

	GET_DEV_NAME(dev, devName);
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d101      	bne.n	8000698 <adns2610_config+0x14>
 8000694:	4b2b      	ldr	r3, [pc, #172]	; (8000744 <adns2610_config+0xc0>)
 8000696:	e000      	b.n	800069a <adns2610_config+0x16>
 8000698:	4b2b      	ldr	r3, [pc, #172]	; (8000748 <adns2610_config+0xc4>)
 800069a:	60fb      	str	r3, [r7, #12]

	printf("--------------------------------\r\n--> %s CONFIGURATION \r\n--------------------------------\r\n", devName);
 800069c:	68f9      	ldr	r1, [r7, #12]
 800069e:	482b      	ldr	r0, [pc, #172]	; (800074c <adns2610_config+0xc8>)
 80006a0:	f002 fb50 	bl	8002d44 <iprintf>

	printf("Setting the sensor to always awake in %s...\r\n", _(ADNS2610_CONFIG));
 80006a4:	492a      	ldr	r1, [pc, #168]	; (8000750 <adns2610_config+0xcc>)
 80006a6:	482b      	ldr	r0, [pc, #172]	; (8000754 <adns2610_config+0xd0>)
 80006a8:	f002 fb4c 	bl	8002d44 <iprintf>
	adns2610_writeRegister(dev, ADNS2610_CONFIG_REG, ADNS2610_CONFIG_C0);
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	2201      	movs	r2, #1
 80006b0:	2100      	movs	r1, #0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 f8be 	bl	8000834 <adns2610_writeRegister>

	printf("Checking if %s has been written well... ", _(ADNS2610_CONFIG));
 80006b8:	4925      	ldr	r1, [pc, #148]	; (8000750 <adns2610_config+0xcc>)
 80006ba:	4827      	ldr	r0, [pc, #156]	; (8000758 <adns2610_config+0xd4>)
 80006bc:	f002 fb42 	bl	8002d44 <iprintf>
	if(adns2610_readRegister(dev, ADNS2610_CONFIG_REG) == ADNS2610_CONFIG_C0) printf("OK.\r\n");
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	2100      	movs	r1, #0
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 f857 	bl	8000778 <adns2610_readRegister>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d10f      	bne.n	80006f0 <adns2610_config+0x6c>
 80006d0:	4822      	ldr	r0, [pc, #136]	; (800075c <adns2610_config+0xd8>)
 80006d2:	f002 fbab 	bl	8002e2c <puts>
	else{ printf("ERROR.\r\n"); while(1);}

	printf("Checking into %s if the sensor is awake... ", _(ADNS2610_STATUS));
 80006d6:	4922      	ldr	r1, [pc, #136]	; (8000760 <adns2610_config+0xdc>)
 80006d8:	4822      	ldr	r0, [pc, #136]	; (8000764 <adns2610_config+0xe0>)
 80006da:	f002 fb33 	bl	8002d44 <iprintf>
	if(adns2610_readRegister(dev, ADNS2610_STATUS_REG) == ADNS2610_STATUS_AWAKE) printf("OK.\r\n");
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	2101      	movs	r1, #1
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 f848 	bl	8000778 <adns2610_readRegister>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b01      	cmp	r3, #1
 80006ec:	d116      	bne.n	800071c <adns2610_config+0x98>
 80006ee:	e003      	b.n	80006f8 <adns2610_config+0x74>
	else{ printf("ERROR.\r\n"); while(1);}
 80006f0:	481d      	ldr	r0, [pc, #116]	; (8000768 <adns2610_config+0xe4>)
 80006f2:	f002 fb9b 	bl	8002e2c <puts>
 80006f6:	e7fe      	b.n	80006f6 <adns2610_config+0x72>
	if(adns2610_readRegister(dev, ADNS2610_STATUS_REG) == ADNS2610_STATUS_AWAKE) printf("OK.\r\n");
 80006f8:	4818      	ldr	r0, [pc, #96]	; (800075c <adns2610_config+0xd8>)
 80006fa:	f002 fb97 	bl	8002e2c <puts>
	else{ printf("ERROR.\r\n"); while(1);}

	printf("Checking into %s if the sensor responds well... ", _(ADNS2610_INVERSE_ID));
 80006fe:	491b      	ldr	r1, [pc, #108]	; (800076c <adns2610_config+0xe8>)
 8000700:	481b      	ldr	r0, [pc, #108]	; (8000770 <adns2610_config+0xec>)
 8000702:	f002 fb1f 	bl	8002d44 <iprintf>
	if((adns2610_readRegister(dev, ADNS2610_INVERSE_ID_REG) & ADNS2610_INV_PROD)  == ADNS2610_INV_PROD) printf("OK.\r\n");
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	2111      	movs	r1, #17
 800070a:	4618      	mov	r0, r3
 800070c:	f000 f834 	bl	8000778 <adns2610_readRegister>
 8000710:	4603      	mov	r3, r0
 8000712:	f003 030f 	and.w	r3, r3, #15
 8000716:	2b0f      	cmp	r3, #15
 8000718:	d108      	bne.n	800072c <adns2610_config+0xa8>
 800071a:	e003      	b.n	8000724 <adns2610_config+0xa0>
	else{ printf("ERROR.\r\n"); while(1);}
 800071c:	4812      	ldr	r0, [pc, #72]	; (8000768 <adns2610_config+0xe4>)
 800071e:	f002 fb85 	bl	8002e2c <puts>
 8000722:	e7fe      	b.n	8000722 <adns2610_config+0x9e>
	if((adns2610_readRegister(dev, ADNS2610_INVERSE_ID_REG) & ADNS2610_INV_PROD)  == ADNS2610_INV_PROD) printf("OK.\r\n");
 8000724:	480d      	ldr	r0, [pc, #52]	; (800075c <adns2610_config+0xd8>)
 8000726:	f002 fb81 	bl	8002e2c <puts>
 800072a:	e003      	b.n	8000734 <adns2610_config+0xb0>
	else{ printf("ERROR.\r\n"); while(1);}
 800072c:	480e      	ldr	r0, [pc, #56]	; (8000768 <adns2610_config+0xe4>)
 800072e:	f002 fb7d 	bl	8002e2c <puts>
 8000732:	e7fe      	b.n	8000732 <adns2610_config+0xae>

	printf("\r\n");
 8000734:	480f      	ldr	r0, [pc, #60]	; (8000774 <adns2610_config+0xf0>)
 8000736:	f002 fb79 	bl	8002e2c <puts>
}
 800073a:	bf00      	nop
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	08003bf8 	.word	0x08003bf8
 8000748:	08003c08 	.word	0x08003c08
 800074c:	08003c18 	.word	0x08003c18
 8000750:	08003c74 	.word	0x08003c74
 8000754:	08003c84 	.word	0x08003c84
 8000758:	08003cb4 	.word	0x08003cb4
 800075c:	08003ce0 	.word	0x08003ce0
 8000760:	08003cf0 	.word	0x08003cf0
 8000764:	08003d00 	.word	0x08003d00
 8000768:	08003ce8 	.word	0x08003ce8
 800076c:	08003d2c 	.word	0x08003d2c
 8000770:	08003d40 	.word	0x08003d40
 8000774:	08003d74 	.word	0x08003d74

08000778 <adns2610_readRegister>:

uint8_t adns2610_readRegister(Device dev, uint8_t reg){
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	460a      	mov	r2, r1
 8000782:	71fb      	strb	r3, [r7, #7]
 8000784:	4613      	mov	r3, r2
 8000786:	71bb      	strb	r3, [r7, #6]

	uint8_t value;

	GET_SPI_PERIPH(dev, SPIx);
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d101      	bne.n	8000792 <adns2610_readRegister+0x1a>
 800078e:	4b26      	ldr	r3, [pc, #152]	; (8000828 <adns2610_readRegister+0xb0>)
 8000790:	e000      	b.n	8000794 <adns2610_readRegister+0x1c>
 8000792:	4b26      	ldr	r3, [pc, #152]	; (800082c <adns2610_readRegister+0xb4>)
 8000794:	4a26      	ldr	r2, [pc, #152]	; (8000830 <adns2610_readRegister+0xb8>)
 8000796:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 8000798:	bf00      	nop
 800079a:	4b25      	ldr	r3, [pc, #148]	; (8000830 <adns2610_readRegister+0xb8>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	689b      	ldr	r3, [r3, #8]
 80007a0:	f003 0302 	and.w	r3, r3, #2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d0f8      	beq.n	800079a <adns2610_readRegister+0x22>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, reg);
 80007a8:	4b21      	ldr	r3, [pc, #132]	; (8000830 <adns2610_readRegister+0xb8>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	330c      	adds	r3, #12
 80007ae:	79ba      	ldrb	r2, [r7, #6]
 80007b0:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 80007b2:	bf00      	nop
 80007b4:	4b1e      	ldr	r3, [pc, #120]	; (8000830 <adns2610_readRegister+0xb8>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	689b      	ldr	r3, [r3, #8]
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d0f8      	beq.n	80007b4 <adns2610_readRegister+0x3c>
	READ_REG(*(__IO uint8_t*) &SPIx->DR);
 80007c2:	4b1b      	ldr	r3, [pc, #108]	; (8000830 <adns2610_readRegister+0xb8>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	330c      	adds	r3, #12
 80007c8:	781b      	ldrb	r3, [r3, #0]
	LL_mDelay(1);
 80007ca:	2001      	movs	r0, #1
 80007cc:	f002 fa52 	bl	8002c74 <LL_mDelay>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, 0x00);
 80007d0:	4b17      	ldr	r3, [pc, #92]	; (8000830 <adns2610_readRegister+0xb8>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	330c      	adds	r3, #12
 80007d6:	2200      	movs	r2, #0
 80007d8:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 80007da:	bf00      	nop
 80007dc:	4b14      	ldr	r3, [pc, #80]	; (8000830 <adns2610_readRegister+0xb8>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	689b      	ldr	r3, [r3, #8]
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d0f8      	beq.n	80007dc <adns2610_readRegister+0x64>
	value = READ_REG(*(__IO uint8_t*) &SPIx->DR);
 80007ea:	4b11      	ldr	r3, [pc, #68]	; (8000830 <adns2610_readRegister+0xb8>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	330c      	adds	r3, #12
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	73fb      	strb	r3, [r7, #15]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 80007f4:	bf00      	nop
 80007f6:	4b0e      	ldr	r3, [pc, #56]	; (8000830 <adns2610_readRegister+0xb8>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 8000800:	4b0b      	ldr	r3, [pc, #44]	; (8000830 <adns2610_readRegister+0xb8>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	689b      	ldr	r3, [r3, #8]
 8000806:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800080a:	431a      	orrs	r2, r3
 800080c:	4b08      	ldr	r3, [pc, #32]	; (8000830 <adns2610_readRegister+0xb8>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	689b      	ldr	r3, [r3, #8]
 8000812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000816:	4313      	orrs	r3, r2
 8000818:	2b00      	cmp	r3, #0
 800081a:	d1ec      	bne.n	80007f6 <adns2610_readRegister+0x7e>
	return value;
 800081c:	7bfb      	ldrb	r3, [r7, #15]
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 800081e:	4618      	mov	r0, r3
 8000820:	3710      	adds	r7, #16
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40003800 	.word	0x40003800
 800082c:	40003c00 	.word	0x40003c00
 8000830:	20000084 	.word	0x20000084

08000834 <adns2610_writeRegister>:

void adns2610_writeRegister(Device dev, uint8_t reg, uint8_t value){
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
 800083e:	460b      	mov	r3, r1
 8000840:	71bb      	strb	r3, [r7, #6]
 8000842:	4613      	mov	r3, r2
 8000844:	717b      	strb	r3, [r7, #5]

	GET_SPI_PERIPH(dev, SPIx);
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d101      	bne.n	8000850 <adns2610_writeRegister+0x1c>
 800084c:	4b26      	ldr	r3, [pc, #152]	; (80008e8 <adns2610_writeRegister+0xb4>)
 800084e:	e000      	b.n	8000852 <adns2610_writeRegister+0x1e>
 8000850:	4b26      	ldr	r3, [pc, #152]	; (80008ec <adns2610_writeRegister+0xb8>)
 8000852:	4a27      	ldr	r2, [pc, #156]	; (80008f0 <adns2610_writeRegister+0xbc>)
 8000854:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// RX FIFO threshold adjusted to 16-bit word
	CLEAR_BIT(SPIx->CR2, SPI_CR2_FRXTH);
 8000856:	4b26      	ldr	r3, [pc, #152]	; (80008f0 <adns2610_writeRegister+0xbc>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	685a      	ldr	r2, [r3, #4]
 800085c:	4b24      	ldr	r3, [pc, #144]	; (80008f0 <adns2610_writeRegister+0xbc>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000864:	605a      	str	r2, [r3, #4]
	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 8000866:	bf00      	nop
 8000868:	4b21      	ldr	r3, [pc, #132]	; (80008f0 <adns2610_writeRegister+0xbc>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	689b      	ldr	r3, [r3, #8]
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	2b00      	cmp	r3, #0
 8000874:	d0f8      	beq.n	8000868 <adns2610_writeRegister+0x34>
	// Write DR to send data through SPI
	WRITE_REG(SPIx->DR, (value << 8) | (1U << 7 | reg));
 8000876:	797b      	ldrb	r3, [r7, #5]
 8000878:	021b      	lsls	r3, r3, #8
 800087a:	4619      	mov	r1, r3
 800087c:	79bb      	ldrb	r3, [r7, #6]
 800087e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000882:	b2db      	uxtb	r3, r3
 8000884:	461a      	mov	r2, r3
 8000886:	4b1a      	ldr	r3, [pc, #104]	; (80008f0 <adns2610_writeRegister+0xbc>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	430a      	orrs	r2, r1
 800088c:	60da      	str	r2, [r3, #12]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 800088e:	bf00      	nop
 8000890:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <adns2610_writeRegister+0xbc>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	2b00      	cmp	r3, #0
 800089c:	d0f8      	beq.n	8000890 <adns2610_writeRegister+0x5c>
	READ_REG(SPIx->DR);
 800089e:	4b14      	ldr	r3, [pc, #80]	; (80008f0 <adns2610_writeRegister+0xbc>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	68db      	ldr	r3, [r3, #12]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 80008a4:	bf00      	nop
 80008a6:	4b12      	ldr	r3, [pc, #72]	; (80008f0 <adns2610_writeRegister+0xbc>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	689b      	ldr	r3, [r3, #8]
 80008ac:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 80008b0:	4b0f      	ldr	r3, [pc, #60]	; (80008f0 <adns2610_writeRegister+0xbc>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	689b      	ldr	r3, [r3, #8]
 80008b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80008ba:	431a      	orrs	r2, r3
 80008bc:	4b0c      	ldr	r3, [pc, #48]	; (80008f0 <adns2610_writeRegister+0xbc>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	689b      	ldr	r3, [r3, #8]
 80008c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008c6:	4313      	orrs	r3, r2
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d1ec      	bne.n	80008a6 <adns2610_writeRegister+0x72>
	// Set again RX FIFO threshold adjusted to 8-bit word
	SET_BIT(SPIx->CR2, SPI_CR2_FRXTH);
 80008cc:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <adns2610_writeRegister+0xbc>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	685a      	ldr	r2, [r3, #4]
 80008d2:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <adns2610_writeRegister+0xbc>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80008da:	605a      	str	r2, [r3, #4]
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	40003800 	.word	0x40003800
 80008ec:	40003c00 	.word	0x40003c00
 80008f0:	20000084 	.word	0x20000084

080008f4 <adns2610_receiveByte>:

void adns2610_receiveByte(Device dev, uint8_t* value){
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	4603      	mov	r3, r0
 80008fc:	6039      	str	r1, [r7, #0]
 80008fe:	71fb      	strb	r3, [r7, #7]

	GET_SPI_PERIPH(dev, SPIx);
 8000900:	79fb      	ldrb	r3, [r7, #7]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d101      	bne.n	800090a <adns2610_receiveByte+0x16>
 8000906:	4b19      	ldr	r3, [pc, #100]	; (800096c <adns2610_receiveByte+0x78>)
 8000908:	e000      	b.n	800090c <adns2610_receiveByte+0x18>
 800090a:	4b19      	ldr	r3, [pc, #100]	; (8000970 <adns2610_receiveByte+0x7c>)
 800090c:	4a19      	ldr	r2, [pc, #100]	; (8000974 <adns2610_receiveByte+0x80>)
 800090e:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, 0x00);
 8000910:	4b18      	ldr	r3, [pc, #96]	; (8000974 <adns2610_receiveByte+0x80>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	330c      	adds	r3, #12
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 800091a:	bf00      	nop
 800091c:	4b15      	ldr	r3, [pc, #84]	; (8000974 <adns2610_receiveByte+0x80>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	689b      	ldr	r3, [r3, #8]
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	2b00      	cmp	r3, #0
 8000928:	d0f8      	beq.n	800091c <adns2610_receiveByte+0x28>
	*value = READ_REG(*(__IO uint8_t*) &SPIx->DR);
 800092a:	4b12      	ldr	r3, [pc, #72]	; (8000974 <adns2610_receiveByte+0x80>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	330c      	adds	r3, #12
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	b2da      	uxtb	r2, r3
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	701a      	strb	r2, [r3, #0]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 8000938:	bf00      	nop
 800093a:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <adns2610_receiveByte+0x80>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	689b      	ldr	r3, [r3, #8]
 8000940:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 8000944:	4b0b      	ldr	r3, [pc, #44]	; (8000974 <adns2610_receiveByte+0x80>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	689b      	ldr	r3, [r3, #8]
 800094a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800094e:	431a      	orrs	r2, r3
 8000950:	4b08      	ldr	r3, [pc, #32]	; (8000974 <adns2610_receiveByte+0x80>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	689b      	ldr	r3, [r3, #8]
 8000956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800095a:	4313      	orrs	r3, r2
 800095c:	2b00      	cmp	r3, #0
 800095e:	d1ec      	bne.n	800093a <adns2610_receiveByte+0x46>
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	40003800 	.word	0x40003800
 8000970:	40003c00 	.word	0x40003c00
 8000974:	20000084 	.word	0x20000084

08000978 <adns2610_sendByte>:

void adns2610_sendByte(Device dev, uint8_t value){
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	4603      	mov	r3, r0
 8000980:	460a      	mov	r2, r1
 8000982:	71fb      	strb	r3, [r7, #7]
 8000984:	4613      	mov	r3, r2
 8000986:	71bb      	strb	r3, [r7, #6]

	GET_SPI_PERIPH(dev, SPIx);
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d101      	bne.n	8000992 <adns2610_sendByte+0x1a>
 800098e:	4b12      	ldr	r3, [pc, #72]	; (80009d8 <adns2610_sendByte+0x60>)
 8000990:	e000      	b.n	8000994 <adns2610_sendByte+0x1c>
 8000992:	4b12      	ldr	r3, [pc, #72]	; (80009dc <adns2610_sendByte+0x64>)
 8000994:	4a12      	ldr	r2, [pc, #72]	; (80009e0 <adns2610_sendByte+0x68>)
 8000996:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 8000998:	bf00      	nop
 800099a:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <adns2610_sendByte+0x68>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	f003 0302 	and.w	r3, r3, #2
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d0f8      	beq.n	800099a <adns2610_sendByte+0x22>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, value);
 80009a8:	4b0d      	ldr	r3, [pc, #52]	; (80009e0 <adns2610_sendByte+0x68>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	330c      	adds	r3, #12
 80009ae:	79ba      	ldrb	r2, [r7, #6]
 80009b0:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 80009b2:	bf00      	nop
 80009b4:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <adns2610_sendByte+0x68>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d0f8      	beq.n	80009b4 <adns2610_sendByte+0x3c>
	READ_REG(*(__IO uint8_t*) &SPIx->DR);
 80009c2:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <adns2610_sendByte+0x68>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	330c      	adds	r3, #12
 80009c8:	781b      	ldrb	r3, [r3, #0]
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 80009ca:	bf00      	nop
 80009cc:	370c      	adds	r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	40003800 	.word	0x40003800
 80009dc:	40003c00 	.word	0x40003c00
 80009e0:	20000084 	.word	0x20000084

080009e4 <adns2610_checkPixel>:
			idx++;
		}
	}
}

void adns2610_checkPixel(pixelTypeDef* Pixel, uint16_t* idx){
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
	if(*Pixel & ADNS2610_PIXEL_VALID){
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d02c      	beq.n	8000a54 <adns2610_checkPixel+0x70>
		if((!*idx) & (*Pixel & ADNS2610_PIXEL_SOF)){
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	881b      	ldrh	r3, [r3, #0]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	bf0c      	ite	eq
 8000a02:	2301      	moveq	r3, #1
 8000a04:	2300      	movne	r3, #0
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	461a      	mov	r2, r3
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	4013      	ands	r3, r2
 8000a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d006      	beq.n	8000a26 <adns2610_checkPixel+0x42>
			(*idx)++;
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	881b      	ldrh	r3, [r3, #0]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	801a      	strh	r2, [r3, #0]
//		}
//	}
//	else if (*Pixel & PIXEL_VALID){
//		(*idx)++;
//	}
}
 8000a24:	e016      	b.n	8000a54 <adns2610_checkPixel+0x70>
		else if(*idx & !(*Pixel & ADNS2610_PIXEL_SOF)){
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	881b      	ldrh	r3, [r3, #0]
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b25b      	sxtb	r3, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	09db      	lsrs	r3, r3, #7
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d006      	beq.n	8000a4e <adns2610_checkPixel+0x6a>
			(*idx)++;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	3301      	adds	r3, #1
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	801a      	strh	r2, [r3, #0]
}
 8000a4c:	e002      	b.n	8000a54 <adns2610_checkPixel+0x70>
			FSM_state = TRIGGER_FRAME;
 8000a4e:	4b04      	ldr	r3, [pc, #16]	; (8000a60 <adns2610_checkPixel+0x7c>)
 8000a50:	2201      	movs	r2, #1
 8000a52:	701a      	strb	r2, [r3, #0]
}
 8000a54:	bf00      	nop
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr
 8000a60:	20000088 	.word	0x20000088

08000a64 <printImage>:

void printImage(pixelTypeDef frame[]){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
	uint16_t i = 0;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	81fb      	strh	r3, [r7, #14]

	printf("=======================================================\r\n||");
 8000a70:	481c      	ldr	r0, [pc, #112]	; (8000ae4 <printImage+0x80>)
 8000a72:	f002 f967 	bl	8002d44 <iprintf>

	while(i < PIXEL_QTY){
 8000a76:	e029      	b.n	8000acc <printImage+0x68>
		if(!(i % 18) & (i > 1)){
 8000a78:	89fa      	ldrh	r2, [r7, #14]
 8000a7a:	4b1b      	ldr	r3, [pc, #108]	; (8000ae8 <printImage+0x84>)
 8000a7c:	fba3 1302 	umull	r1, r3, r3, r2
 8000a80:	0899      	lsrs	r1, r3, #2
 8000a82:	460b      	mov	r3, r1
 8000a84:	00db      	lsls	r3, r3, #3
 8000a86:	440b      	add	r3, r1
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	1ad3      	subs	r3, r2, r3
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	bf0c      	ite	eq
 8000a92:	2301      	moveq	r3, #1
 8000a94:	2300      	movne	r3, #0
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	89fb      	ldrh	r3, [r7, #14]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	bf8c      	ite	hi
 8000a9e:	2301      	movhi	r3, #1
 8000aa0:	2300      	movls	r3, #0
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d002      	beq.n	8000ab2 <printImage+0x4e>
			printf("||\r\n||");
 8000aac:	480f      	ldr	r0, [pc, #60]	; (8000aec <printImage+0x88>)
 8000aae:	f002 f949 	bl	8002d44 <iprintf>
		}
		printf("%02d ", frame[i] & ADNS2610_PIXEL_DATA);
 8000ab2:	89fb      	ldrh	r3, [r7, #14]
 8000ab4:	687a      	ldr	r2, [r7, #4]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000abe:	4619      	mov	r1, r3
 8000ac0:	480b      	ldr	r0, [pc, #44]	; (8000af0 <printImage+0x8c>)
 8000ac2:	f002 f93f 	bl	8002d44 <iprintf>
		i++;
 8000ac6:	89fb      	ldrh	r3, [r7, #14]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	81fb      	strh	r3, [r7, #14]
	while(i < PIXEL_QTY){
 8000acc:	89fb      	ldrh	r3, [r7, #14]
 8000ace:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8000ad2:	d3d1      	bcc.n	8000a78 <printImage+0x14>
	}

	printf("||\r\n=======================================================\r\n");
 8000ad4:	4807      	ldr	r0, [pc, #28]	; (8000af4 <printImage+0x90>)
 8000ad6:	f002 f9a9 	bl	8002e2c <puts>
}
 8000ada:	bf00      	nop
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	08003d78 	.word	0x08003d78
 8000ae8:	38e38e39 	.word	0x38e38e39
 8000aec:	08003db4 	.word	0x08003db4
 8000af0:	08003dbc 	.word	0x08003dbc
 8000af4:	08003dc4 	.word	0x08003dc4

08000af8 <TIM1_UP_TIM16_IRQHandler>:

void TIM1_UP_TIM16_IRQHandler(void){
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
	// If the interrupt flag is enabled
	if(READ_BIT(TIM1->SR, TIM_SR_UIF)){
 8000afc:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <TIM1_UP_TIM16_IRQHandler+0x24>)
 8000afe:	691b      	ldr	r3, [r3, #16]
 8000b00:	f003 0301 	and.w	r3, r3, #1
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d007      	beq.n	8000b18 <TIM1_UP_TIM16_IRQHandler+0x20>
		// Clear pending interrupt flag
		CLEAR_BIT(TIM1->SR, TIM_SR_UIF);
 8000b08:	4b04      	ldr	r3, [pc, #16]	; (8000b1c <TIM1_UP_TIM16_IRQHandler+0x24>)
 8000b0a:	691b      	ldr	r3, [r3, #16]
 8000b0c:	4a03      	ldr	r2, [pc, #12]	; (8000b1c <TIM1_UP_TIM16_IRQHandler+0x24>)
 8000b0e:	f023 0301 	bic.w	r3, r3, #1
 8000b12:	6113      	str	r3, [r2, #16]
		// Process FSM
		adns2610_processFSM();
 8000b14:	f7ff fc62 	bl	80003dc <adns2610_processFSM>
	}
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40012c00 	.word	0x40012c00

08000b20 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b085      	sub	sp, #20
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b28:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b2c:	4907      	ldr	r1, [pc, #28]	; (8000b4c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b34:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b3e:	68fb      	ldr	r3, [r7, #12]
}
 8000b40:	bf00      	nop
 8000b42:	3714      	adds	r7, #20
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr
 8000b4c:	40021000 	.word	0x40021000

08000b50 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b087      	sub	sp, #28
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000b5a:	4a17      	ldr	r2, [pc, #92]	; (8000bb8 <LL_SYSCFG_SetEXTISource+0x68>)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	3302      	adds	r3, #2
 8000b62:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	0c1b      	lsrs	r3, r3, #16
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	ea02 0103 	and.w	r1, r2, r3
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	0c1b      	lsrs	r3, r3, #16
 8000b74:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	fa93 f3a3 	rbit	r3, r3
 8000b7c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d101      	bne.n	8000b8c <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8000b88:	2320      	movs	r3, #32
 8000b8a:	e003      	b.n	8000b94 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	fab3 f383 	clz	r3, r3
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	461a      	mov	r2, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	fa03 f202 	lsl.w	r2, r3, r2
 8000b9c:	4806      	ldr	r0, [pc, #24]	; (8000bb8 <LL_SYSCFG_SetEXTISource+0x68>)
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	3302      	adds	r3, #2
 8000ba6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000baa:	bf00      	nop
 8000bac:	371c      	adds	r7, #28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	40010000 	.word	0x40010000

08000bbc <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b08b      	sub	sp, #44	; 0x2c
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	fa93 f3a3 	rbit	r3, r3
 8000bd6:	613b      	str	r3, [r7, #16]
  return result;
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000bdc:	69bb      	ldr	r3, [r7, #24]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d101      	bne.n	8000be6 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000be2:	2320      	movs	r3, #32
 8000be4:	e003      	b.n	8000bee <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	fab3 f383 	clz	r3, r3
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	2103      	movs	r1, #3
 8000bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	401a      	ands	r2, r3
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bfe:	6a3b      	ldr	r3, [r7, #32]
 8000c00:	fa93 f3a3 	rbit	r3, r3
 8000c04:	61fb      	str	r3, [r7, #28]
  return result;
 8000c06:	69fb      	ldr	r3, [r7, #28]
 8000c08:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d101      	bne.n	8000c14 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000c10:	2320      	movs	r3, #32
 8000c12:	e003      	b.n	8000c1c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c16:	fab3 f383 	clz	r3, r3
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	6879      	ldr	r1, [r7, #4]
 8000c20:	fa01 f303 	lsl.w	r3, r1, r3
 8000c24:	431a      	orrs	r2, r3
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	601a      	str	r2, [r3, #0]
}
 8000c2a:	bf00      	nop
 8000c2c:	372c      	adds	r7, #44	; 0x2c
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b08b      	sub	sp, #44	; 0x2c
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	60f8      	str	r0, [r7, #12]
 8000c3e:	60b9      	str	r1, [r7, #8]
 8000c40:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	68da      	ldr	r2, [r3, #12]
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	fa93 f3a3 	rbit	r3, r3
 8000c50:	613b      	str	r3, [r7, #16]
  return result;
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d101      	bne.n	8000c60 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000c5c:	2320      	movs	r3, #32
 8000c5e:	e003      	b.n	8000c68 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000c60:	69bb      	ldr	r3, [r7, #24]
 8000c62:	fab3 f383 	clz	r3, r3
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	2103      	movs	r1, #3
 8000c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c70:	43db      	mvns	r3, r3
 8000c72:	401a      	ands	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c78:	6a3b      	ldr	r3, [r7, #32]
 8000c7a:	fa93 f3a3 	rbit	r3, r3
 8000c7e:	61fb      	str	r3, [r7, #28]
  return result;
 8000c80:	69fb      	ldr	r3, [r7, #28]
 8000c82:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d101      	bne.n	8000c8e <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000c8a:	2320      	movs	r3, #32
 8000c8c:	e003      	b.n	8000c96 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c90:	fab3 f383 	clz	r3, r3
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	6879      	ldr	r1, [r7, #4]
 8000c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	60da      	str	r2, [r3, #12]
}
 8000ca4:	bf00      	nop
 8000ca6:	372c      	adds	r7, #44	; 0x2c
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	683a      	ldr	r2, [r7, #0]
 8000cbe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b08a      	sub	sp, #40	; 0x28
 8000cd0:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000cd2:	f107 031c 	add.w	r3, r7, #28
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cde:	1d3b      	adds	r3, r7, #4
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	60da      	str	r2, [r3, #12]
 8000cea:	611a      	str	r2, [r3, #16]
 8000cec:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000cee:	2004      	movs	r0, #4
 8000cf0:	f7ff ff16 	bl	8000b20 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 8000cf4:	2080      	movs	r0, #128	; 0x80
 8000cf6:	f7ff ff13 	bl	8000b20 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	f7ff ff10 	bl	8000b20 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000d00:	2002      	movs	r0, #2
 8000d02:	f7ff ff0d 	bl	8000b20 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8000d06:	2120      	movs	r1, #32
 8000d08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d0c:	f7ff ffd0 	bl	8000cb0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8000d10:	491b      	ldr	r1, [pc, #108]	; (8000d80 <MX_GPIO_Init+0xb4>)
 8000d12:	2002      	movs	r0, #2
 8000d14:	f7ff ff1c 	bl	8000b50 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000d18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d1c:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000d22:	2301      	movs	r3, #1
 8000d24:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000d34:	f107 031c 	add.w	r3, r7, #28
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f000 fee5 	bl	8001b08 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d44:	480f      	ldr	r0, [pc, #60]	; (8000d84 <MX_GPIO_Init+0xb8>)
 8000d46:	f7ff ff76 	bl	8000c36 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d50:	480c      	ldr	r0, [pc, #48]	; (8000d84 <MX_GPIO_Init+0xb8>)
 8000d52:	f7ff ff33 	bl	8000bbc <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d56:	2320      	movs	r3, #32
 8000d58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d72:	f001 f900 	bl	8001f76 <LL_GPIO_Init>

}
 8000d76:	bf00      	nop
 8000d78:	3728      	adds	r7, #40	; 0x28
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	00f00003 	.word	0x00f00003
 8000d84:	48000800 	.word	0x48000800

08000d88 <__NVIC_SetPriorityGrouping>:
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d98:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9e:	68ba      	ldr	r2, [r7, #8]
 8000da0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000da4:	4013      	ands	r3, r2
 8000da6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000db0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000db4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dba:	4a04      	ldr	r2, [pc, #16]	; (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	60d3      	str	r3, [r2, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000dd4:	4b05      	ldr	r3, [pc, #20]	; (8000dec <LL_RCC_HSI_Enable+0x1c>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a04      	ldr	r2, [pc, #16]	; (8000dec <LL_RCC_HSI_Enable+0x1c>)
 8000dda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dde:	6013      	str	r3, [r2, #0]
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	40021000 	.word	0x40021000

08000df0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8000df4:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <LL_RCC_HSI_IsReady+0x24>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e00:	d101      	bne.n	8000e06 <LL_RCC_HSI_IsReady+0x16>
 8000e02:	2301      	movs	r3, #1
 8000e04:	e000      	b.n	8000e08 <LL_RCC_HSI_IsReady+0x18>
 8000e06:	2300      	movs	r3, #0
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	40021000 	.word	0x40021000

08000e18 <LL_RCC_HSI_SetCalibTrimming>:
  * @param  Value Between Min_Data = 0 and Max_Data = 31 on STM32L47x/STM32L48x or
  *               between Min_Data = 0 and Max_Data = 127 on other devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000e20:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	061b      	lsls	r3, r3, #24
 8000e2c:	4904      	ldr	r1, [pc, #16]	; (8000e40 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	604b      	str	r3, [r1, #4]
}
 8000e32:	bf00      	nop
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000

08000e44 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000e4c:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <LL_RCC_SetSysClkSource+0x24>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	f023 0203 	bic.w	r2, r3, #3
 8000e54:	4904      	ldr	r1, [pc, #16]	; (8000e68 <LL_RCC_SetSysClkSource+0x24>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	608b      	str	r3, [r1, #8]
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	40021000 	.word	0x40021000

08000e6c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000e70:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <LL_RCC_GetSysClkSource+0x18>)
 8000e72:	689b      	ldr	r3, [r3, #8]
 8000e74:	f003 030c 	and.w	r3, r3, #12
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	40021000 	.word	0x40021000

08000e88 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <LL_RCC_SetAHBPrescaler+0x24>)
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e98:	4904      	ldr	r1, [pc, #16]	; (8000eac <LL_RCC_SetAHBPrescaler+0x24>)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	608b      	str	r3, [r1, #8]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	40021000 	.word	0x40021000

08000eb0 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000ec0:	4904      	ldr	r1, [pc, #16]	; (8000ed4 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	608b      	str	r3, [r1, #8]
}
 8000ec8:	bf00      	nop
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	40021000 	.word	0x40021000

08000ed8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <LL_RCC_SetAPB2Prescaler+0x24>)
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000ee8:	4904      	ldr	r1, [pc, #16]	; (8000efc <LL_RCC_SetAPB2Prescaler+0x24>)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	608b      	str	r3, [r1, #8]
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	40021000 	.word	0x40021000

08000f00 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8000f08:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <LL_RCC_SetUSARTClockSource+0x30>)
 8000f0a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	0c1b      	lsrs	r3, r3, #16
 8000f12:	43db      	mvns	r3, r3
 8000f14:	401a      	ands	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	4905      	ldr	r1, [pc, #20]	; (8000f30 <LL_RCC_SetUSARTClockSource+0x30>)
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	40021000 	.word	0x40021000

08000f34 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000f38:	4b05      	ldr	r3, [pc, #20]	; (8000f50 <LL_RCC_PLL_Enable+0x1c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a04      	ldr	r2, [pc, #16]	; (8000f50 <LL_RCC_PLL_Enable+0x1c>)
 8000f3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f42:	6013      	str	r3, [r2, #0]
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000

08000f54 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000f58:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <LL_RCC_PLL_IsReady+0x24>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000f64:	d101      	bne.n	8000f6a <LL_RCC_PLL_IsReady+0x16>
 8000f66:	2301      	movs	r3, #1
 8000f68:	e000      	b.n	8000f6c <LL_RCC_PLL_IsReady+0x18>
 8000f6a:	2300      	movs	r3, #0
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000

08000f7c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
 8000f88:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000f8a:	4b0a      	ldr	r3, [pc, #40]	; (8000fb4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000f8c:	68da      	ldr	r2, [r3, #12]
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000f90:	4013      	ands	r3, r2
 8000f92:	68f9      	ldr	r1, [r7, #12]
 8000f94:	68ba      	ldr	r2, [r7, #8]
 8000f96:	4311      	orrs	r1, r2
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	0212      	lsls	r2, r2, #8
 8000f9c:	4311      	orrs	r1, r2
 8000f9e:	683a      	ldr	r2, [r7, #0]
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	4904      	ldr	r1, [pc, #16]	; (8000fb4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000fa8:	bf00      	nop
 8000faa:	3714      	adds	r7, #20
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	f9ff808c 	.word	0xf9ff808c

08000fbc <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	4a04      	ldr	r2, [pc, #16]	; (8000fd8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000fc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fca:	60d3      	str	r3, [r2, #12]
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40021000 	.word	0x40021000

08000fdc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fe6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000fe8:	4907      	ldr	r1, [pc, #28]	; (8001008 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000ff0:	4b05      	ldr	r3, [pc, #20]	; (8001008 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ff2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
}
 8000ffc:	bf00      	nop
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	40021000 	.word	0x40021000

0800100c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001014:	4b08      	ldr	r3, [pc, #32]	; (8001038 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001016:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001018:	4907      	ldr	r1, [pc, #28]	; (8001038 <LL_APB2_GRP1_EnableClock+0x2c>)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4313      	orrs	r3, r2
 800101e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001022:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4013      	ands	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800102a:	68fb      	ldr	r3, [r7, #12]
}
 800102c:	bf00      	nop
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	40021000 	.word	0x40021000

0800103c <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001044:	4b06      	ldr	r3, [pc, #24]	; (8001060 <LL_FLASH_SetLatency+0x24>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f023 0207 	bic.w	r2, r3, #7
 800104c:	4904      	ldr	r1, [pc, #16]	; (8001060 <LL_FLASH_SetLatency+0x24>)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4313      	orrs	r3, r2
 8001052:	600b      	str	r3, [r1, #0]
}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	40022000 	.word	0x40022000

08001064 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <LL_FLASH_GetLatency+0x18>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0307 	and.w	r3, r3, #7
}
 8001070:	4618      	mov	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	40022000 	.word	0x40022000

08001080 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001090:	4904      	ldr	r1, [pc, #16]	; (80010a4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4313      	orrs	r3, r2
 8001096:	600b      	str	r3, [r1, #0]
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	40007000 	.word	0x40007000

080010a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80010ac:	2001      	movs	r0, #1
 80010ae:	f7ff ffad 	bl	800100c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80010b2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80010b6:	f7ff ff91 	bl	8000fdc <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ba:	2003      	movs	r0, #3
 80010bc:	f7ff fe64 	bl	8000d88 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c0:	f000 f810 	bl	80010e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c4:	f7ff fe02 	bl	8000ccc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010c8:	f000 fb74 	bl	80017b4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80010cc:	f000 f8a8 	bl	8001220 <MX_SPI2_Init>
  MX_TIM1_Init();
 80010d0:	f000 fa90 	bl	80015f4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  startupPrint();
 80010d4:	f000 fb40 	bl	8001758 <startupPrint>

  adns2610_init(ADNS2610_RIGHT);
 80010d8:	2000      	movs	r0, #0
 80010da:	f7ff f911 	bl	8000300 <adns2610_init>
//  adns2610_readFrameSync(ADNS2610_RIGHT, a);
//  printf("COMPLETED\r\n");
  adns2610_start();
 80010de:	f7ff f96d 	bl	80003bc <adns2610_start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010e2:	e7fe      	b.n	80010e2 <main+0x3a>

080010e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 80010e8:	2003      	movs	r0, #3
 80010ea:	f7ff ffa7 	bl	800103c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 80010ee:	bf00      	nop
 80010f0:	f7ff ffb8 	bl	8001064 <LL_FLASH_GetLatency>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b03      	cmp	r3, #3
 80010f8:	d1fa      	bne.n	80010f0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80010fa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010fe:	f7ff ffbf 	bl	8001080 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8001102:	f7ff fe65 	bl	8000dd0 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001106:	bf00      	nop
 8001108:	f7ff fe72 	bl	8000df0 <LL_RCC_HSI_IsReady>
 800110c:	4603      	mov	r3, r0
 800110e:	2b01      	cmp	r3, #1
 8001110:	d1fa      	bne.n	8001108 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001112:	2010      	movs	r0, #16
 8001114:	f7ff fe80 	bl	8000e18 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_1, 8, LL_RCC_PLLR_DIV_2);
 8001118:	2300      	movs	r3, #0
 800111a:	2208      	movs	r2, #8
 800111c:	2100      	movs	r1, #0
 800111e:	2002      	movs	r0, #2
 8001120:	f7ff ff2c 	bl	8000f7c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8001124:	f7ff ff4a 	bl	8000fbc <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8001128:	f7ff ff04 	bl	8000f34 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800112c:	bf00      	nop
 800112e:	f7ff ff11 	bl	8000f54 <LL_RCC_PLL_IsReady>
 8001132:	4603      	mov	r3, r0
 8001134:	2b01      	cmp	r3, #1
 8001136:	d1fa      	bne.n	800112e <SystemClock_Config+0x4a>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001138:	2003      	movs	r0, #3
 800113a:	f7ff fe83 	bl	8000e44 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800113e:	bf00      	nop
 8001140:	f7ff fe94 	bl	8000e6c <LL_RCC_GetSysClkSource>
 8001144:	4603      	mov	r3, r0
 8001146:	2b0c      	cmp	r3, #12
 8001148:	d1fa      	bne.n	8001140 <SystemClock_Config+0x5c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800114a:	2000      	movs	r0, #0
 800114c:	f7ff fe9c 	bl	8000e88 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001150:	2000      	movs	r0, #0
 8001152:	f7ff fead 	bl	8000eb0 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001156:	2000      	movs	r0, #0
 8001158:	f7ff febe 	bl	8000ed8 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(64000000);
 800115c:	4805      	ldr	r0, [pc, #20]	; (8001174 <SystemClock_Config+0x90>)
 800115e:	f001 fd7b 	bl	8002c58 <LL_Init1msTick>

  LL_SetSystemCoreClock(64000000);
 8001162:	4804      	ldr	r0, [pc, #16]	; (8001174 <SystemClock_Config+0x90>)
 8001164:	f001 fdac 	bl	8002cc0 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 8001168:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 800116c:	f7ff fec8 	bl	8000f00 <LL_RCC_SetUSARTClockSource>
}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}
 8001174:	03d09000 	.word	0x03d09000

08001178 <LL_AHB2_GRP1_EnableClock>:
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001180:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001182:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001184:	4907      	ldr	r1, [pc, #28]	; (80011a4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4313      	orrs	r3, r2
 800118a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800118c:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800118e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4013      	ands	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001196:	68fb      	ldr	r3, [r7, #12]
}
 8001198:	bf00      	nop
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	40021000 	.word	0x40021000

080011a8 <LL_APB1_GRP1_EnableClock>:
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80011b0:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80011b2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80011b4:	4907      	ldr	r1, [pc, #28]	; (80011d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80011bc:	4b05      	ldr	r3, [pc, #20]	; (80011d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80011be:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4013      	ands	r3, r2
 80011c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011c6:	68fb      	ldr	r3, [r7, #12]
}
 80011c8:	bf00      	nop
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	40021000 	.word	0x40021000

080011d8 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f023 0210 	bic.w	r2, r3, #16
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	431a      	orrs	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	605a      	str	r2, [r3, #4]
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f023 0208 	bic.w	r2, r3, #8
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	605a      	str	r2, [r3, #4]
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
	...

08001220 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b090      	sub	sp, #64	; 0x40
 8001224:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001226:	f107 0318 	add.w	r3, r7, #24
 800122a:	2228      	movs	r2, #40	; 0x28
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f001 fd80 	bl	8002d34 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001234:	463b      	mov	r3, r7
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]
 8001242:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001244:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001248:	f7ff ffae 	bl	80011a8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800124c:	2004      	movs	r0, #4
 800124e:	f7ff ff93 	bl	8001178 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001252:	2002      	movs	r0, #2
 8001254:	f7ff ff90 	bl	8001178 <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PC2   ------> SPI2_MISO
  PC3   ------> SPI2_MOSI
  PB10   ------> SPI2_SCK
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8001258:	230c      	movs	r3, #12
 800125a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800125c:	2302      	movs	r3, #2
 800125e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001260:	2303      	movs	r3, #3
 8001262:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001268:	2300      	movs	r3, #0
 800126a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800126c:	2305      	movs	r3, #5
 800126e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001270:	463b      	mov	r3, r7
 8001272:	4619      	mov	r1, r3
 8001274:	481e      	ldr	r0, [pc, #120]	; (80012f0 <MX_SPI2_Init+0xd0>)
 8001276:	f000 fe7e 	bl	8001f76 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800127a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800127e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001280:	2302      	movs	r3, #2
 8001282:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001284:	2303      	movs	r3, #3
 8001286:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800128c:	2300      	movs	r3, #0
 800128e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001290:	2305      	movs	r3, #5
 8001292:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001294:	463b      	mov	r3, r7
 8001296:	4619      	mov	r1, r3
 8001298:	4816      	ldr	r0, [pc, #88]	; (80012f4 <MX_SPI2_Init+0xd4>)
 800129a:	f000 fe6c 	bl	8001f76 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800129e:	2300      	movs	r3, #0
 80012a0:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80012a2:	f44f 7382 	mov.w	r3, #260	; 0x104
 80012a6:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80012a8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80012ac:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80012ae:	2302      	movs	r3, #2
 80012b0:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80012b2:	2301      	movs	r3, #1
 80012b4:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80012b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 80012bc:	2320      	movs	r3, #32
 80012be:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80012c0:	2300      	movs	r3, #0
 80012c2:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80012c4:	2300      	movs	r3, #0
 80012c6:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 80012c8:	2307      	movs	r3, #7
 80012ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80012cc:	f107 0318 	add.w	r3, r7, #24
 80012d0:	4619      	mov	r1, r3
 80012d2:	4809      	ldr	r0, [pc, #36]	; (80012f8 <MX_SPI2_Init+0xd8>)
 80012d4:	f001 fa9d 	bl	8002812 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 80012d8:	2100      	movs	r1, #0
 80012da:	4807      	ldr	r0, [pc, #28]	; (80012f8 <MX_SPI2_Init+0xd8>)
 80012dc:	f7ff ff7c 	bl	80011d8 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 80012e0:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_SPI2_Init+0xd8>)
 80012e2:	f7ff ff8c 	bl	80011fe <LL_SPI_DisableNSSPulseMgt>

}
 80012e6:	bf00      	nop
 80012e8:	3740      	adds	r7, #64	; 0x40
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	48000800 	.word	0x48000800
 80012f4:	48000400 	.word	0x48000400
 80012f8:	40003800 	.word	0x40003800

080012fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800130e:	e7fe      	b.n	800130e <HardFault_Handler+0x4>

08001310 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001314:	e7fe      	b.n	8001314 <MemManage_Handler+0x4>

08001316 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001316:	b480      	push	{r7}
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800131a:	e7fe      	b.n	800131a <BusFault_Handler+0x4>

0800131c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001320:	e7fe      	b.n	8001320 <UsageFault_Handler+0x4>

08001322 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr

0800133e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800133e:	b480      	push	{r7}
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001342:	bf00      	nop
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b086      	sub	sp, #24
 800135e:	af00      	add	r7, sp, #0
 8001360:	60f8      	str	r0, [r7, #12]
 8001362:	60b9      	str	r1, [r7, #8]
 8001364:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	e00a      	b.n	8001382 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800136c:	f000 f9ec 	bl	8001748 <__io_getchar>
 8001370:	4601      	mov	r1, r0
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	1c5a      	adds	r2, r3, #1
 8001376:	60ba      	str	r2, [r7, #8]
 8001378:	b2ca      	uxtb	r2, r1
 800137a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	3301      	adds	r3, #1
 8001380:	617b      	str	r3, [r7, #20]
 8001382:	697a      	ldr	r2, [r7, #20]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	429a      	cmp	r2, r3
 8001388:	dbf0      	blt.n	800136c <_read+0x12>
	}

return len;
 800138a:	687b      	ldr	r3, [r7, #4]
}
 800138c:	4618      	mov	r0, r3
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]
 80013a4:	e009      	b.n	80013ba <_write+0x26>
	{
		__io_putchar(*ptr++);
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	1c5a      	adds	r2, r3, #1
 80013aa:	60ba      	str	r2, [r7, #8]
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 f9ac 	bl	800170c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	3301      	adds	r3, #1
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	697a      	ldr	r2, [r7, #20]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	429a      	cmp	r2, r3
 80013c0:	dbf1      	blt.n	80013a6 <_write+0x12>
	}
	return len;
 80013c2:	687b      	ldr	r3, [r7, #4]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3718      	adds	r7, #24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <_close>:

int _close(int file)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	return -1;
 80013d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013d8:	4618      	mov	r0, r3
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013f4:	605a      	str	r2, [r3, #4]
	return 0;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <_isatty>:

int _isatty(int file)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
	return 1;
 800140c:	2301      	movs	r3, #1
}
 800140e:	4618      	mov	r0, r3
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800141a:	b480      	push	{r7}
 800141c:	b085      	sub	sp, #20
 800141e:	af00      	add	r7, sp, #0
 8001420:	60f8      	str	r0, [r7, #12]
 8001422:	60b9      	str	r1, [r7, #8]
 8001424:	607a      	str	r2, [r7, #4]
	return 0;
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800143c:	4a14      	ldr	r2, [pc, #80]	; (8001490 <_sbrk+0x5c>)
 800143e:	4b15      	ldr	r3, [pc, #84]	; (8001494 <_sbrk+0x60>)
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001448:	4b13      	ldr	r3, [pc, #76]	; (8001498 <_sbrk+0x64>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d102      	bne.n	8001456 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001450:	4b11      	ldr	r3, [pc, #68]	; (8001498 <_sbrk+0x64>)
 8001452:	4a12      	ldr	r2, [pc, #72]	; (800149c <_sbrk+0x68>)
 8001454:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001456:	4b10      	ldr	r3, [pc, #64]	; (8001498 <_sbrk+0x64>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	429a      	cmp	r2, r3
 8001462:	d207      	bcs.n	8001474 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001464:	f001 fc3c 	bl	8002ce0 <__errno>
 8001468:	4602      	mov	r2, r0
 800146a:	230c      	movs	r3, #12
 800146c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800146e:	f04f 33ff 	mov.w	r3, #4294967295
 8001472:	e009      	b.n	8001488 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001474:	4b08      	ldr	r3, [pc, #32]	; (8001498 <_sbrk+0x64>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800147a:	4b07      	ldr	r3, [pc, #28]	; (8001498 <_sbrk+0x64>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4413      	add	r3, r2
 8001482:	4a05      	ldr	r2, [pc, #20]	; (8001498 <_sbrk+0x64>)
 8001484:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001486:	68fb      	ldr	r3, [r7, #12]
}
 8001488:	4618      	mov	r0, r3
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20018000 	.word	0x20018000
 8001494:	00000400 	.word	0x00000400
 8001498:	2000008c 	.word	0x2000008c
 800149c:	20000328 	.word	0x20000328

080014a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014a4:	4b17      	ldr	r3, [pc, #92]	; (8001504 <SystemInit+0x64>)
 80014a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014aa:	4a16      	ldr	r2, [pc, #88]	; (8001504 <SystemInit+0x64>)
 80014ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <SystemInit+0x68>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a13      	ldr	r2, [pc, #76]	; (8001508 <SystemInit+0x68>)
 80014ba:	f043 0301 	orr.w	r3, r3, #1
 80014be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <SystemInit+0x68>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <SystemInit+0x68>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a0f      	ldr	r2, [pc, #60]	; (8001508 <SystemInit+0x68>)
 80014cc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80014d0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80014d4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <SystemInit+0x68>)
 80014d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014dc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014de:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <SystemInit+0x68>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a09      	ldr	r2, [pc, #36]	; (8001508 <SystemInit+0x68>)
 80014e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014e8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80014ea:	4b07      	ldr	r3, [pc, #28]	; (8001508 <SystemInit+0x68>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014f0:	4b04      	ldr	r3, [pc, #16]	; (8001504 <SystemInit+0x64>)
 80014f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014f6:	609a      	str	r2, [r3, #8]
#endif
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	e000ed00 	.word	0xe000ed00
 8001508:	40021000 	.word	0x40021000

0800150c <LL_APB2_GRP1_EnableClock>:
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001516:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001518:	4907      	ldr	r1, [pc, #28]	; (8001538 <LL_APB2_GRP1_EnableClock+0x2c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4313      	orrs	r3, r2
 800151e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001520:	4b05      	ldr	r3, [pc, #20]	; (8001538 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001522:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	4013      	ands	r3, r2
 8001528:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800152a:	68fb      	ldr	r3, [r7, #12]
}
 800152c:	bf00      	nop
 800152e:	3714      	adds	r7, #20
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	40021000 	.word	0x40021000

0800153c <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	601a      	str	r2, [r3, #0]
}
 8001550:	bf00      	nop
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800156e:	f023 0307 	bic.w	r3, r3, #7
 8001572:	683a      	ldr	r2, [r7, #0]
 8001574:	431a      	orrs	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	609a      	str	r2, [r3, #8]
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	431a      	orrs	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	605a      	str	r2, [r3, #4]
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <LL_TIM_SetTriggerOutput2>:
  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	431a      	orrs	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	605a      	str	r2, [r3, #4]
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr

080015d2 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b083      	sub	sp, #12
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	609a      	str	r2, [r3, #8]
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
	...

080015f4 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8001608:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800160c:	f7ff ff7e 	bl	800150c <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 15;
 8001610:	230f      	movs	r3, #15
 8001612:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001614:	2300      	movs	r3, #0
 8001616:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 400;
 8001618:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800161c:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	4619      	mov	r1, r3
 800162a:	480c      	ldr	r0, [pc, #48]	; (800165c <MX_TIM1_Init+0x68>)
 800162c:	f001 f97a 	bl	8002924 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8001630:	480a      	ldr	r0, [pc, #40]	; (800165c <MX_TIM1_Init+0x68>)
 8001632:	f7ff ff83 	bl	800153c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001636:	2100      	movs	r1, #0
 8001638:	4808      	ldr	r0, [pc, #32]	; (800165c <MX_TIM1_Init+0x68>)
 800163a:	f7ff ff8f 	bl	800155c <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 800163e:	2100      	movs	r1, #0
 8001640:	4806      	ldr	r0, [pc, #24]	; (800165c <MX_TIM1_Init+0x68>)
 8001642:	f7ff ffa0 	bl	8001586 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 8001646:	2100      	movs	r1, #0
 8001648:	4804      	ldr	r0, [pc, #16]	; (800165c <MX_TIM1_Init+0x68>)
 800164a:	f7ff ffaf 	bl	80015ac <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800164e:	4803      	ldr	r0, [pc, #12]	; (800165c <MX_TIM1_Init+0x68>)
 8001650:	f7ff ffbf 	bl	80015d2 <LL_TIM_DisableMasterSlaveMode>

}
 8001654:	bf00      	nop
 8001656:	3718      	adds	r7, #24
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40012c00 	.word	0x40012c00

08001660 <LL_AHB2_GRP1_EnableClock>:
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800166a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800166c:	4907      	ldr	r1, [pc, #28]	; (800168c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4313      	orrs	r3, r2
 8001672:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001674:	4b05      	ldr	r3, [pc, #20]	; (800168c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001676:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4013      	ands	r3, r2
 800167c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800167e:	68fb      	ldr	r3, [r7, #12]
}
 8001680:	bf00      	nop
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	40021000 	.word	0x40021000

08001690 <LL_APB1_GRP1_EnableClock>:
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001698:	4b08      	ldr	r3, [pc, #32]	; (80016bc <LL_APB1_GRP1_EnableClock+0x2c>)
 800169a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800169c:	4907      	ldr	r1, [pc, #28]	; (80016bc <LL_APB1_GRP1_EnableClock+0x2c>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80016a4:	4b05      	ldr	r3, [pc, #20]	; (80016bc <LL_APB1_GRP1_EnableClock+0x2c>)
 80016a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4013      	ands	r3, r2
 80016ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016ae:	68fb      	ldr	r3, [r7, #12]
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	40021000 	.word	0x40021000

080016c0 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f043 0201 	orr.w	r2, r3, #1
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	601a      	str	r2, [r3, #0]
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	609a      	str	r2, [r3, #8]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <__io_putchar>:

/* Includes ------------------------------------------------------------------*/
#include "usart.h"

/* USER CODE BEGIN 0 */
void __io_putchar(int ch){
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
#if DEBUG_TO_CONSOLE
	// Wait until all data have been transmitted
	while(!READ_BIT(USART2->ISR, USART_ISR_TXE));
 8001714:	bf00      	nop
 8001716:	4b0b      	ldr	r3, [pc, #44]	; (8001744 <__io_putchar+0x38>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800171e:	2b00      	cmp	r3, #0
 8001720:	d0f9      	beq.n	8001716 <__io_putchar+0xa>
	// Write data to transmit register
	WRITE_REG(USART2->TDR, ch);
 8001722:	4b08      	ldr	r3, [pc, #32]	; (8001744 <__io_putchar+0x38>)
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	b292      	uxth	r2, r2
 8001728:	851a      	strh	r2, [r3, #40]	; 0x28
	// Wait until transmission completed
	while(!READ_BIT(USART2->ISR, USART_ISR_TC));
 800172a:	bf00      	nop
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <__io_putchar+0x38>)
 800172e:	69db      	ldr	r3, [r3, #28]
 8001730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0f9      	beq.n	800172c <__io_putchar+0x20>
#endif
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	40004400 	.word	0x40004400

08001748 <__io_getchar>:

void __io_getchar(void){
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
	// NOT IMPLEMENTED
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
	...

08001758 <startupPrint>:

void startupPrint(void){
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
	printf("\r\n");
 800175c:	480b      	ldr	r0, [pc, #44]	; (800178c <startupPrint+0x34>)
 800175e:	f001 fb65 	bl	8002e2c <puts>
	printf("+==============================================================+\r\n");
 8001762:	480b      	ldr	r0, [pc, #44]	; (8001790 <startupPrint+0x38>)
 8001764:	f001 fb62 	bl	8002e2c <puts>
	printf("|%62.62s|\r\n", DESCRIPTION);
 8001768:	490a      	ldr	r1, [pc, #40]	; (8001794 <startupPrint+0x3c>)
 800176a:	480b      	ldr	r0, [pc, #44]	; (8001798 <startupPrint+0x40>)
 800176c:	f001 faea 	bl	8002d44 <iprintf>
	printf("+--------------------+--------------------+--------------------+\r\n");
 8001770:	480a      	ldr	r0, [pc, #40]	; (800179c <startupPrint+0x44>)
 8001772:	f001 fb5b 	bl	8002e2c <puts>
	printf("+ %18.18s | HW: %14.14s | VER.%14.14s |\r\n", "Rafael de la Rosa", HW, FIRM_VERSION);
 8001776:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <startupPrint+0x48>)
 8001778:	4a0a      	ldr	r2, [pc, #40]	; (80017a4 <startupPrint+0x4c>)
 800177a:	490b      	ldr	r1, [pc, #44]	; (80017a8 <startupPrint+0x50>)
 800177c:	480b      	ldr	r0, [pc, #44]	; (80017ac <startupPrint+0x54>)
 800177e:	f001 fae1 	bl	8002d44 <iprintf>
	printf("+==============================================================+\r\n\r\n");
 8001782:	480b      	ldr	r0, [pc, #44]	; (80017b0 <startupPrint+0x58>)
 8001784:	f001 fb52 	bl	8002e2c <puts>
}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	08003e04 	.word	0x08003e04
 8001790:	08003e08 	.word	0x08003e08
 8001794:	08003e4c 	.word	0x08003e4c
 8001798:	08003e74 	.word	0x08003e74
 800179c:	08003e80 	.word	0x08003e80
 80017a0:	08003ec4 	.word	0x08003ec4
 80017a4:	08003ec8 	.word	0x08003ec8
 80017a8:	08003ed4 	.word	0x08003ed4
 80017ac:	08003ee8 	.word	0x08003ee8
 80017b0:	08003f14 	.word	0x08003f14

080017b4 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08e      	sub	sp, #56	; 0x38
 80017b8:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80017ba:	f107 031c 	add.w	r3, r7, #28
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	60da      	str	r2, [r3, #12]
 80017c8:	611a      	str	r2, [r3, #16]
 80017ca:	615a      	str	r2, [r3, #20]
 80017cc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
 80017dc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80017de:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017e2:	f7ff ff55 	bl	8001690 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80017e6:	2001      	movs	r0, #1
 80017e8:	f7ff ff3a 	bl	8001660 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017ec:	230c      	movs	r3, #12
 80017ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80017f0:	2302      	movs	r3, #2
 80017f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80017f4:	2303      	movs	r3, #3
 80017f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001800:	2307      	movs	r3, #7
 8001802:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	4619      	mov	r1, r3
 8001808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800180c:	f000 fbb3 	bl	8001f76 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 921600;
 8001810:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8001814:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001816:	2300      	movs	r3, #0
 8001818:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800181a:	2300      	movs	r3, #0
 800181c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800181e:	2300      	movs	r3, #0
 8001820:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001822:	230c      	movs	r3, #12
 8001824:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001826:	2300      	movs	r3, #0
 8001828:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800182a:	2300      	movs	r3, #0
 800182c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800182e:	f107 031c 	add.w	r3, r7, #28
 8001832:	4619      	mov	r1, r3
 8001834:	4806      	ldr	r0, [pc, #24]	; (8001850 <MX_USART2_UART_Init+0x9c>)
 8001836:	f001 f979 	bl	8002b2c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 800183a:	4805      	ldr	r0, [pc, #20]	; (8001850 <MX_USART2_UART_Init+0x9c>)
 800183c:	f7ff ff50 	bl	80016e0 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001840:	4803      	ldr	r0, [pc, #12]	; (8001850 <MX_USART2_UART_Init+0x9c>)
 8001842:	f7ff ff3d 	bl	80016c0 <LL_USART_Enable>

}
 8001846:	bf00      	nop
 8001848:	3738      	adds	r7, #56	; 0x38
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40004400 	.word	0x40004400

08001854 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001854:	f8df d034 	ldr.w	sp, [pc, #52]	; 800188c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001858:	f7ff fe22 	bl	80014a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800185c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800185e:	e003      	b.n	8001868 <LoopCopyDataInit>

08001860 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001860:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001862:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001864:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001866:	3104      	adds	r1, #4

08001868 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001868:	480a      	ldr	r0, [pc, #40]	; (8001894 <LoopForever+0xa>)
	ldr	r3, =_edata
 800186a:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <LoopForever+0xe>)
	adds	r2, r0, r1
 800186c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800186e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001870:	d3f6      	bcc.n	8001860 <CopyDataInit>
	ldr	r2, =_sbss
 8001872:	4a0a      	ldr	r2, [pc, #40]	; (800189c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001874:	e002      	b.n	800187c <LoopFillZerobss>

08001876 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001876:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001878:	f842 3b04 	str.w	r3, [r2], #4

0800187c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800187c:	4b08      	ldr	r3, [pc, #32]	; (80018a0 <LoopForever+0x16>)
	cmp	r2, r3
 800187e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001880:	d3f9      	bcc.n	8001876 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001882:	f001 fa33 	bl	8002cec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001886:	f7ff fc0f 	bl	80010a8 <main>

0800188a <LoopForever>:

LoopForever:
    b LoopForever
 800188a:	e7fe      	b.n	800188a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800188c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001890:	08004040 	.word	0x08004040
	ldr	r0, =_sdata
 8001894:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001898:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 800189c:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 80018a0:	20000328 	.word	0x20000328

080018a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018a4:	e7fe      	b.n	80018a4 <ADC1_2_IRQHandler>
	...

080018a8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <LL_EXTI_EnableIT_0_31+0x20>)
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4904      	ldr	r1, [pc, #16]	; (80018c8 <LL_EXTI_EnableIT_0_31+0x20>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	600b      	str	r3, [r1, #0]
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	40010400 	.word	0x40010400

080018cc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80018d4:	4b05      	ldr	r3, [pc, #20]	; (80018ec <LL_EXTI_EnableIT_32_63+0x20>)
 80018d6:	6a1a      	ldr	r2, [r3, #32]
 80018d8:	4904      	ldr	r1, [pc, #16]	; (80018ec <LL_EXTI_EnableIT_32_63+0x20>)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4313      	orrs	r3, r2
 80018de:	620b      	str	r3, [r1, #32]
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	40010400 	.word	0x40010400

080018f0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80018f8:	4b06      	ldr	r3, [pc, #24]	; (8001914 <LL_EXTI_DisableIT_0_31+0x24>)
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	43db      	mvns	r3, r3
 8001900:	4904      	ldr	r1, [pc, #16]	; (8001914 <LL_EXTI_DisableIT_0_31+0x24>)
 8001902:	4013      	ands	r3, r2
 8001904:	600b      	str	r3, [r1, #0]
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40010400 	.word	0x40010400

08001918 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <LL_EXTI_DisableIT_32_63+0x24>)
 8001922:	6a1a      	ldr	r2, [r3, #32]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	43db      	mvns	r3, r3
 8001928:	4904      	ldr	r1, [pc, #16]	; (800193c <LL_EXTI_DisableIT_32_63+0x24>)
 800192a:	4013      	ands	r3, r2
 800192c:	620b      	str	r3, [r1, #32]
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	40010400 	.word	0x40010400

08001940 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001948:	4b05      	ldr	r3, [pc, #20]	; (8001960 <LL_EXTI_EnableEvent_0_31+0x20>)
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	4904      	ldr	r1, [pc, #16]	; (8001960 <LL_EXTI_EnableEvent_0_31+0x20>)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4313      	orrs	r3, r2
 8001952:	604b      	str	r3, [r1, #4]

}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	40010400 	.word	0x40010400

08001964 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800196c:	4b05      	ldr	r3, [pc, #20]	; (8001984 <LL_EXTI_EnableEvent_32_63+0x20>)
 800196e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001970:	4904      	ldr	r1, [pc, #16]	; (8001984 <LL_EXTI_EnableEvent_32_63+0x20>)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4313      	orrs	r3, r2
 8001976:	624b      	str	r3, [r1, #36]	; 0x24
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	40010400 	.word	0x40010400

08001988 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <LL_EXTI_DisableEvent_0_31+0x24>)
 8001992:	685a      	ldr	r2, [r3, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	43db      	mvns	r3, r3
 8001998:	4904      	ldr	r1, [pc, #16]	; (80019ac <LL_EXTI_DisableEvent_0_31+0x24>)
 800199a:	4013      	ands	r3, r2
 800199c:	604b      	str	r3, [r1, #4]
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40010400 	.word	0x40010400

080019b0 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <LL_EXTI_DisableEvent_32_63+0x24>)
 80019ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	43db      	mvns	r3, r3
 80019c0:	4904      	ldr	r1, [pc, #16]	; (80019d4 <LL_EXTI_DisableEvent_32_63+0x24>)
 80019c2:	4013      	ands	r3, r2
 80019c4:	624b      	str	r3, [r1, #36]	; 0x24
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	40010400 	.word	0x40010400

080019d8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80019e0:	4b05      	ldr	r3, [pc, #20]	; (80019f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	4904      	ldr	r1, [pc, #16]	; (80019f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	608b      	str	r3, [r1, #8]

}
 80019ec:	bf00      	nop
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	40010400 	.word	0x40010400

080019fc <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001a04:	4b05      	ldr	r3, [pc, #20]	; (8001a1c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001a06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a08:	4904      	ldr	r1, [pc, #16]	; (8001a1c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	40010400 	.word	0x40010400

08001a20 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001a28:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	4904      	ldr	r1, [pc, #16]	; (8001a44 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001a32:	4013      	ands	r3, r2
 8001a34:	608b      	str	r3, [r1, #8]

}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	40010400 	.word	0x40010400

08001a48 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001a52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	43db      	mvns	r3, r3
 8001a58:	4904      	ldr	r1, [pc, #16]	; (8001a6c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40010400 	.word	0x40010400

08001a70 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001a78:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001a7a:	68da      	ldr	r2, [r3, #12]
 8001a7c:	4904      	ldr	r1, [pc, #16]	; (8001a90 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	60cb      	str	r3, [r1, #12]
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	40010400 	.word	0x40010400

08001a94 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001aa0:	4904      	ldr	r1, [pc, #16]	; (8001ab4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	40010400 	.word	0x40010400

08001ab8 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001ac0:	4b06      	ldr	r3, [pc, #24]	; (8001adc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001ac2:	68da      	ldr	r2, [r3, #12]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	43db      	mvns	r3, r3
 8001ac8:	4904      	ldr	r1, [pc, #16]	; (8001adc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001aca:	4013      	ands	r3, r2
 8001acc:	60cb      	str	r3, [r1, #12]
}
 8001ace:	bf00      	nop
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	40010400 	.word	0x40010400

08001ae0 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8001ae8:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	43db      	mvns	r3, r3
 8001af0:	4904      	ldr	r1, [pc, #16]	; (8001b04 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001af2:	4013      	ands	r3, r2
 8001af4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	40010400 	.word	0x40010400

08001b08 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	7a1b      	ldrb	r3, [r3, #8]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	f000 80c6 	beq.w	8001caa <LL_EXTI_Init+0x1a2>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d05d      	beq.n	8001be2 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	7a5b      	ldrb	r3, [r3, #9]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d00e      	beq.n	8001b4c <LL_EXTI_Init+0x44>
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d017      	beq.n	8001b62 <LL_EXTI_Init+0x5a>
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d120      	bne.n	8001b78 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ff24 	bl	8001988 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff feaf 	bl	80018a8 <LL_EXTI_EnableIT_0_31>
          break;
 8001b4a:	e018      	b.n	8001b7e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff fecd 	bl	80018f0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fef0 	bl	8001940 <LL_EXTI_EnableEvent_0_31>
          break;
 8001b60:	e00d      	b.n	8001b7e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff fe9e 	bl	80018a8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff fee5 	bl	8001940 <LL_EXTI_EnableEvent_0_31>
          break;
 8001b76:	e002      	b.n	8001b7e <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	60fb      	str	r3, [r7, #12]
          break;
 8001b7c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	7a9b      	ldrb	r3, [r3, #10]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d02d      	beq.n	8001be2 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	7a9b      	ldrb	r3, [r3, #10]
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d00e      	beq.n	8001bac <LL_EXTI_Init+0xa4>
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	d017      	beq.n	8001bc2 <LL_EXTI_Init+0xba>
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d120      	bne.n	8001bd8 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff ff8c 	bl	8001ab8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff ff17 	bl	80019d8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001baa:	e01b      	b.n	8001be4 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff ff35 	bl	8001a20 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff ff58 	bl	8001a70 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001bc0:	e010      	b.n	8001be4 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff ff06 	bl	80019d8 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff ff4d 	bl	8001a70 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001bd6:	e005      	b.n	8001be4 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f043 0302 	orr.w	r3, r3, #2
 8001bde:	60fb      	str	r3, [r7, #12]
            break;
 8001be0:	e000      	b.n	8001be4 <LL_EXTI_Init+0xdc>
        }
      }
 8001be2:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d073      	beq.n	8001cd4 <LL_EXTI_Init+0x1cc>
    {
      switch (EXTI_InitStruct->Mode)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	7a5b      	ldrb	r3, [r3, #9]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d00e      	beq.n	8001c12 <LL_EXTI_Init+0x10a>
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d017      	beq.n	8001c28 <LL_EXTI_Init+0x120>
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d120      	bne.n	8001c3e <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fed5 	bl	80019b0 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fe5e 	bl	80018cc <LL_EXTI_EnableIT_32_63>
          break;
 8001c10:	e01a      	b.n	8001c48 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fe7e 	bl	8001918 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fe9f 	bl	8001964 <LL_EXTI_EnableEvent_32_63>
          break;
 8001c26:	e00f      	b.n	8001c48 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fe4d 	bl	80018cc <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fe94 	bl	8001964 <LL_EXTI_EnableEvent_32_63>
          break;
 8001c3c:	e004      	b.n	8001c48 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	f043 0304 	orr.w	r3, r3, #4
 8001c44:	60fb      	str	r3, [r7, #12]
          break;
 8001c46:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	7a9b      	ldrb	r3, [r3, #10]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d041      	beq.n	8001cd4 <LL_EXTI_Init+0x1cc>
      {
        switch (EXTI_InitStruct->Trigger)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	7a9b      	ldrb	r3, [r3, #10]
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d00e      	beq.n	8001c76 <LL_EXTI_Init+0x16e>
 8001c58:	2b03      	cmp	r3, #3
 8001c5a:	d017      	beq.n	8001c8c <LL_EXTI_Init+0x184>
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d120      	bne.n	8001ca2 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff ff3b 	bl	8001ae0 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fec4 	bl	80019fc <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8001c74:	e02f      	b.n	8001cd6 <LL_EXTI_Init+0x1ce>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff fee4 	bl	8001a48 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff05 	bl	8001a94 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001c8a:	e024      	b.n	8001cd6 <LL_EXTI_Init+0x1ce>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff feb3 	bl	80019fc <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff fefa 	bl	8001a94 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001ca0:	e019      	b.n	8001cd6 <LL_EXTI_Init+0x1ce>
          default:
            status = ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	60fb      	str	r3, [r7, #12]
            break;
 8001ca6:	bf00      	nop
 8001ca8:	e015      	b.n	8001cd6 <LL_EXTI_Init+0x1ce>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff fe1e 	bl	80018f0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fe65 	bl	8001988 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff fe28 	bl	8001918 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fe6f 	bl	80019b0 <LL_EXTI_DisableEvent_32_63>
 8001cd2:	e000      	b.n	8001cd6 <LL_EXTI_Init+0x1ce>
      }
 8001cd4:	bf00      	nop
  }

  return status;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <LL_GPIO_SetPinMode>:
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b08b      	sub	sp, #44	; 0x2c
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	fa93 f3a3 	rbit	r3, r3
 8001cfa:	613b      	str	r3, [r7, #16]
  return result;
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001d06:	2320      	movs	r3, #32
 8001d08:	e003      	b.n	8001d12 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	fab3 f383 	clz	r3, r3
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	2103      	movs	r1, #3
 8001d16:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	401a      	ands	r2, r3
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d22:	6a3b      	ldr	r3, [r7, #32]
 8001d24:	fa93 f3a3 	rbit	r3, r3
 8001d28:	61fb      	str	r3, [r7, #28]
  return result;
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d101      	bne.n	8001d38 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001d34:	2320      	movs	r3, #32
 8001d36:	e003      	b.n	8001d40 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3a:	fab3 f383 	clz	r3, r3
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	6879      	ldr	r1, [r7, #4]
 8001d44:	fa01 f303 	lsl.w	r3, r1, r3
 8001d48:	431a      	orrs	r2, r3
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	601a      	str	r2, [r3, #0]
}
 8001d4e:	bf00      	nop
 8001d50:	372c      	adds	r7, #44	; 0x2c
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <LL_GPIO_SetPinOutputType>:
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b085      	sub	sp, #20
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	60f8      	str	r0, [r7, #12]
 8001d62:	60b9      	str	r1, [r7, #8]
 8001d64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	685a      	ldr	r2, [r3, #4]
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	401a      	ands	r2, r3
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	fb01 f303 	mul.w	r3, r1, r3
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	605a      	str	r2, [r3, #4]
}
 8001d7e:	bf00      	nop
 8001d80:	3714      	adds	r7, #20
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <LL_GPIO_SetPinSpeed>:
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b08b      	sub	sp, #44	; 0x2c
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	60f8      	str	r0, [r7, #12]
 8001d92:	60b9      	str	r1, [r7, #8]
 8001d94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	fa93 f3a3 	rbit	r3, r3
 8001da4:	613b      	str	r3, [r7, #16]
  return result;
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d101      	bne.n	8001db4 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001db0:	2320      	movs	r3, #32
 8001db2:	e003      	b.n	8001dbc <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	fab3 f383 	clz	r3, r3
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	2103      	movs	r1, #3
 8001dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	401a      	ands	r2, r3
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dcc:	6a3b      	ldr	r3, [r7, #32]
 8001dce:	fa93 f3a3 	rbit	r3, r3
 8001dd2:	61fb      	str	r3, [r7, #28]
  return result;
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001dde:	2320      	movs	r3, #32
 8001de0:	e003      	b.n	8001dea <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	fab3 f383 	clz	r3, r3
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	6879      	ldr	r1, [r7, #4]
 8001dee:	fa01 f303 	lsl.w	r3, r1, r3
 8001df2:	431a      	orrs	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	609a      	str	r2, [r3, #8]
}
 8001df8:	bf00      	nop
 8001dfa:	372c      	adds	r7, #44	; 0x2c
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <LL_GPIO_SetPinPull>:
{
 8001e04:	b480      	push	{r7}
 8001e06:	b08b      	sub	sp, #44	; 0x2c
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	68da      	ldr	r2, [r3, #12]
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fa93 f3a3 	rbit	r3, r3
 8001e1e:	613b      	str	r3, [r7, #16]
  return result;
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d101      	bne.n	8001e2e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001e2a:	2320      	movs	r3, #32
 8001e2c:	e003      	b.n	8001e36 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	fab3 f383 	clz	r3, r3
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	2103      	movs	r1, #3
 8001e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	401a      	ands	r2, r3
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e46:	6a3b      	ldr	r3, [r7, #32]
 8001e48:	fa93 f3a3 	rbit	r3, r3
 8001e4c:	61fb      	str	r3, [r7, #28]
  return result;
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d101      	bne.n	8001e5c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001e58:	2320      	movs	r3, #32
 8001e5a:	e003      	b.n	8001e64 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5e:	fab3 f383 	clz	r3, r3
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6c:	431a      	orrs	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	60da      	str	r2, [r3, #12]
}
 8001e72:	bf00      	nop
 8001e74:	372c      	adds	r7, #44	; 0x2c
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <LL_GPIO_SetAFPin_0_7>:
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b08b      	sub	sp, #44	; 0x2c
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	6a1a      	ldr	r2, [r3, #32]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	fa93 f3a3 	rbit	r3, r3
 8001e98:	613b      	str	r3, [r7, #16]
  return result;
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d101      	bne.n	8001ea8 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001ea4:	2320      	movs	r3, #32
 8001ea6:	e003      	b.n	8001eb0 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	fab3 f383 	clz	r3, r3
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	210f      	movs	r1, #15
 8001eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	401a      	ands	r2, r3
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec0:	6a3b      	ldr	r3, [r7, #32]
 8001ec2:	fa93 f3a3 	rbit	r3, r3
 8001ec6:	61fb      	str	r3, [r7, #28]
  return result;
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001ed2:	2320      	movs	r3, #32
 8001ed4:	e003      	b.n	8001ede <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed8:	fab3 f383 	clz	r3, r3
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	6879      	ldr	r1, [r7, #4]
 8001ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	621a      	str	r2, [r3, #32]
}
 8001eec:	bf00      	nop
 8001eee:	372c      	adds	r7, #44	; 0x2c
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <LL_GPIO_SetAFPin_8_15>:
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b08b      	sub	sp, #44	; 0x2c
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	0a1b      	lsrs	r3, r3, #8
 8001f0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	fa93 f3a3 	rbit	r3, r3
 8001f14:	613b      	str	r3, [r7, #16]
  return result;
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001f20:	2320      	movs	r3, #32
 8001f22:	e003      	b.n	8001f2c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	fab3 f383 	clz	r3, r3
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	210f      	movs	r1, #15
 8001f30:	fa01 f303 	lsl.w	r3, r1, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	401a      	ands	r2, r3
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	0a1b      	lsrs	r3, r3, #8
 8001f3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	fa93 f3a3 	rbit	r3, r3
 8001f44:	61fb      	str	r3, [r7, #28]
  return result;
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d101      	bne.n	8001f54 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001f50:	2320      	movs	r3, #32
 8001f52:	e003      	b.n	8001f5c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f56:	fab3 f383 	clz	r3, r3
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	fa01 f303 	lsl.w	r3, r1, r3
 8001f64:	431a      	orrs	r2, r3
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001f6a:	bf00      	nop
 8001f6c:	372c      	adds	r7, #44	; 0x2c
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b088      	sub	sp, #32
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	fa93 f3a3 	rbit	r3, r3
 8001f8c:	60fb      	str	r3, [r7, #12]
  return result;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d101      	bne.n	8001f9c <LL_GPIO_Init+0x26>
    return 32U;
 8001f98:	2320      	movs	r3, #32
 8001f9a:	e003      	b.n	8001fa4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	fab3 f383 	clz	r3, r3
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001fa6:	e040      	b.n	800202a <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	2101      	movs	r1, #1
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d032      	beq.n	8002024 <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	69b9      	ldr	r1, [r7, #24]
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f7ff fe8a 	bl	8001ce0 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d003      	beq.n	8001fdc <LL_GPIO_Init+0x66>
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d106      	bne.n	8001fea <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	69b9      	ldr	r1, [r7, #24]
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff fed0 	bl	8001d8a <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	69b9      	ldr	r1, [r7, #24]
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff ff06 	bl	8001e04 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d111      	bne.n	8002024 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	2bff      	cmp	r3, #255	; 0xff
 8002004:	d807      	bhi.n	8002016 <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	461a      	mov	r2, r3
 800200c:	69b9      	ldr	r1, [r7, #24]
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff ff35 	bl	8001e7e <LL_GPIO_SetAFPin_0_7>
 8002014:	e006      	b.n	8002024 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	461a      	mov	r2, r3
 800201c:	69b9      	ldr	r1, [r7, #24]
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff ff6a 	bl	8001ef8 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	3301      	adds	r3, #1
 8002028:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	fa22 f303 	lsr.w	r3, r2, r3
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1b7      	bne.n	8001fa8 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d003      	beq.n	8002048 <LL_GPIO_Init+0xd2>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	2b02      	cmp	r3, #2
 8002046:	d107      	bne.n	8002058 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	6819      	ldr	r1, [r3, #0]
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	461a      	mov	r2, r3
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff fe81 	bl	8001d5a <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3720      	adds	r7, #32
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <LL_RCC_HSI_IsReady>:
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8002068:	4b07      	ldr	r3, [pc, #28]	; (8002088 <LL_RCC_HSI_IsReady+0x24>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002070:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002074:	d101      	bne.n	800207a <LL_RCC_HSI_IsReady+0x16>
 8002076:	2301      	movs	r3, #1
 8002078:	e000      	b.n	800207c <LL_RCC_HSI_IsReady+0x18>
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40021000 	.word	0x40021000

0800208c <LL_RCC_LSE_IsReady>:
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8002090:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <LL_RCC_LSE_IsReady+0x24>)
 8002092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b02      	cmp	r3, #2
 800209c:	d101      	bne.n	80020a2 <LL_RCC_LSE_IsReady+0x16>
 800209e:	2301      	movs	r3, #1
 80020a0:	e000      	b.n	80020a4 <LL_RCC_LSE_IsReady+0x18>
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40021000 	.word	0x40021000

080020b4 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 80020b8:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0308 	and.w	r3, r3, #8
 80020c0:	2b08      	cmp	r3, #8
 80020c2:	d101      	bne.n	80020c8 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 80020c4:	2301      	movs	r3, #1
 80020c6:	e000      	b.n	80020ca <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	40021000 	.word	0x40021000

080020d8 <LL_RCC_MSI_GetRange>:
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80020dc:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <LL_RCC_MSI_GetRange+0x18>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	40021000 	.word	0x40021000

080020f4 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80020f8:	4b04      	ldr	r3, [pc, #16]	; (800210c <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 80020fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020fe:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8002102:	4618      	mov	r0, r3
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	40021000 	.word	0x40021000

08002110 <LL_RCC_GetSysClkSource>:
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002114:	4b04      	ldr	r3, [pc, #16]	; (8002128 <LL_RCC_GetSysClkSource+0x18>)
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f003 030c 	and.w	r3, r3, #12
}
 800211c:	4618      	mov	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	40021000 	.word	0x40021000

0800212c <LL_RCC_GetAHBPrescaler>:
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002130:	4b04      	ldr	r3, [pc, #16]	; (8002144 <LL_RCC_GetAHBPrescaler+0x18>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002138:	4618      	mov	r0, r3
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	40021000 	.word	0x40021000

08002148 <LL_RCC_GetAPB1Prescaler>:
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800214c:	4b04      	ldr	r3, [pc, #16]	; (8002160 <LL_RCC_GetAPB1Prescaler+0x18>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002154:	4618      	mov	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000

08002164 <LL_RCC_GetAPB2Prescaler>:
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002168:	4b04      	ldr	r3, [pc, #16]	; (800217c <LL_RCC_GetAPB2Prescaler+0x18>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002170:	4618      	mov	r0, r3
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	40021000 	.word	0x40021000

08002180 <LL_RCC_GetUSARTClockSource>:
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <LL_RCC_GetUSARTClockSource+0x24>)
 800218a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	401a      	ands	r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	041b      	lsls	r3, r3, #16
 8002196:	4313      	orrs	r3, r2
}
 8002198:	4618      	mov	r0, r3
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	40021000 	.word	0x40021000

080021a8 <LL_RCC_GetUARTClockSource>:
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80021b0:	4b06      	ldr	r3, [pc, #24]	; (80021cc <LL_RCC_GetUARTClockSource+0x24>)
 80021b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	401a      	ands	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	041b      	lsls	r3, r3, #16
 80021be:	4313      	orrs	r3, r2
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	40021000 	.word	0x40021000

080021d0 <LL_RCC_PLL_GetMainSource>:
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80021d4:	4b04      	ldr	r3, [pc, #16]	; (80021e8 <LL_RCC_PLL_GetMainSource+0x18>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f003 0303 	and.w	r3, r3, #3
}
 80021dc:	4618      	mov	r0, r3
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	40021000 	.word	0x40021000

080021ec <LL_RCC_PLL_GetN>:
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80021f0:	4b04      	ldr	r3, [pc, #16]	; (8002204 <LL_RCC_PLL_GetN+0x18>)
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	0a1b      	lsrs	r3, r3, #8
 80021f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	40021000 	.word	0x40021000

08002208 <LL_RCC_PLL_GetR>:
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800220c:	4b04      	ldr	r3, [pc, #16]	; (8002220 <LL_RCC_PLL_GetR+0x18>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8002214:	4618      	mov	r0, r3
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	40021000 	.word	0x40021000

08002224 <LL_RCC_PLL_GetDivider>:
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002228:	4b04      	ldr	r3, [pc, #16]	; (800223c <LL_RCC_PLL_GetDivider+0x18>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002230:	4618      	mov	r0, r3
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	40021000 	.word	0x40021000

08002240 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002248:	2300      	movs	r3, #0
 800224a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b03      	cmp	r3, #3
 8002250:	d137      	bne.n	80022c2 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff ff94 	bl	8002180 <LL_RCC_GetUSARTClockSource>
 8002258:	4603      	mov	r3, r0
 800225a:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800225e:	2b03      	cmp	r3, #3
 8002260:	f200 80b2 	bhi.w	80023c8 <LL_RCC_GetUSARTClockFreq+0x188>
 8002264:	a201      	add	r2, pc, #4	; (adr r2, 800226c <LL_RCC_GetUSARTClockFreq+0x2c>)
 8002266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800226a:	bf00      	nop
 800226c:	080022ab 	.word	0x080022ab
 8002270:	0800227d 	.word	0x0800227d
 8002274:	08002285 	.word	0x08002285
 8002278:	08002297 	.word	0x08002297
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800227c:	f000 f952 	bl	8002524 <RCC_GetSystemClockFreq>
 8002280:	60f8      	str	r0, [r7, #12]
        break;
 8002282:	e0b2      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002284:	f7ff feee 	bl	8002064 <LL_RCC_HSI_IsReady>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	f000 809e 	beq.w	80023cc <LL_RCC_GetUSARTClockFreq+0x18c>
        {
          usart_frequency = HSI_VALUE;
 8002290:	4b58      	ldr	r3, [pc, #352]	; (80023f4 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8002292:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002294:	e09a      	b.n	80023cc <LL_RCC_GetUSARTClockFreq+0x18c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002296:	f7ff fef9 	bl	800208c <LL_RCC_LSE_IsReady>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 8097 	beq.w	80023d0 <LL_RCC_GetUSARTClockFreq+0x190>
        {
          usart_frequency = LSE_VALUE;
 80022a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022a6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80022a8:	e092      	b.n	80023d0 <LL_RCC_GetUSARTClockFreq+0x190>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80022aa:	f000 f93b 	bl	8002524 <RCC_GetSystemClockFreq>
 80022ae:	4603      	mov	r3, r0
 80022b0:	4618      	mov	r0, r3
 80022b2:	f000 f9c7 	bl	8002644 <RCC_GetHCLKClockFreq>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4618      	mov	r0, r3
 80022ba:	f000 f9ed 	bl	8002698 <RCC_GetPCLK2ClockFreq>
 80022be:	60f8      	str	r0, [r7, #12]
        break;
 80022c0:	e093      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b0c      	cmp	r3, #12
 80022c6:	d146      	bne.n	8002356 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f7ff ff59 	bl	8002180 <LL_RCC_GetUSARTClockSource>
 80022ce:	4603      	mov	r3, r0
 80022d0:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80022d4:	2b0c      	cmp	r3, #12
 80022d6:	d87d      	bhi.n	80023d4 <LL_RCC_GetUSARTClockFreq+0x194>
 80022d8:	a201      	add	r2, pc, #4	; (adr r2, 80022e0 <LL_RCC_GetUSARTClockFreq+0xa0>)
 80022da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022de:	bf00      	nop
 80022e0:	0800233f 	.word	0x0800233f
 80022e4:	080023d5 	.word	0x080023d5
 80022e8:	080023d5 	.word	0x080023d5
 80022ec:	080023d5 	.word	0x080023d5
 80022f0:	08002315 	.word	0x08002315
 80022f4:	080023d5 	.word	0x080023d5
 80022f8:	080023d5 	.word	0x080023d5
 80022fc:	080023d5 	.word	0x080023d5
 8002300:	0800231d 	.word	0x0800231d
 8002304:	080023d5 	.word	0x080023d5
 8002308:	080023d5 	.word	0x080023d5
 800230c:	080023d5 	.word	0x080023d5
 8002310:	0800232d 	.word	0x0800232d
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002314:	f000 f906 	bl	8002524 <RCC_GetSystemClockFreq>
 8002318:	60f8      	str	r0, [r7, #12]
        break;
 800231a:	e066      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800231c:	f7ff fea2 	bl	8002064 <LL_RCC_HSI_IsReady>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d058      	beq.n	80023d8 <LL_RCC_GetUSARTClockFreq+0x198>
        {
          usart_frequency = HSI_VALUE;
 8002326:	4b33      	ldr	r3, [pc, #204]	; (80023f4 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8002328:	60fb      	str	r3, [r7, #12]
        }
        break;
 800232a:	e055      	b.n	80023d8 <LL_RCC_GetUSARTClockFreq+0x198>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800232c:	f7ff feae 	bl	800208c <LL_RCC_LSE_IsReady>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d052      	beq.n	80023dc <LL_RCC_GetUSARTClockFreq+0x19c>
        {
          usart_frequency = LSE_VALUE;
 8002336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800233a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800233c:	e04e      	b.n	80023dc <LL_RCC_GetUSARTClockFreq+0x19c>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800233e:	f000 f8f1 	bl	8002524 <RCC_GetSystemClockFreq>
 8002342:	4603      	mov	r3, r0
 8002344:	4618      	mov	r0, r3
 8002346:	f000 f97d 	bl	8002644 <RCC_GetHCLKClockFreq>
 800234a:	4603      	mov	r3, r0
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f98f 	bl	8002670 <RCC_GetPCLK1ClockFreq>
 8002352:	60f8      	str	r0, [r7, #12]
        break;
 8002354:	e049      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b30      	cmp	r3, #48	; 0x30
 800235a:	d141      	bne.n	80023e0 <LL_RCC_GetUSARTClockFreq+0x1a0>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff ff0f 	bl	8002180 <LL_RCC_GetUSARTClockSource>
 8002362:	4603      	mov	r3, r0
 8002364:	4a24      	ldr	r2, [pc, #144]	; (80023f8 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d00d      	beq.n	8002386 <LL_RCC_GetUSARTClockFreq+0x146>
 800236a:	4a23      	ldr	r2, [pc, #140]	; (80023f8 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d803      	bhi.n	8002378 <LL_RCC_GetUSARTClockFreq+0x138>
 8002370:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002374:	d01c      	beq.n	80023b0 <LL_RCC_GetUSARTClockFreq+0x170>
        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
          break;

        default:
          break;
 8002376:	e038      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002378:	4a20      	ldr	r2, [pc, #128]	; (80023fc <LL_RCC_GetUSARTClockFreq+0x1bc>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d007      	beq.n	800238e <LL_RCC_GetUSARTClockFreq+0x14e>
 800237e:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8002382:	d00c      	beq.n	800239e <LL_RCC_GetUSARTClockFreq+0x15e>
          break;
 8002384:	e031      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
          usart_frequency = RCC_GetSystemClockFreq();
 8002386:	f000 f8cd 	bl	8002524 <RCC_GetSystemClockFreq>
 800238a:	60f8      	str	r0, [r7, #12]
          break;
 800238c:	e02d      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
          if (LL_RCC_HSI_IsReady() != 0U)
 800238e:	f7ff fe69 	bl	8002064 <LL_RCC_HSI_IsReady>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d025      	beq.n	80023e4 <LL_RCC_GetUSARTClockFreq+0x1a4>
            usart_frequency = HSI_VALUE;
 8002398:	4b16      	ldr	r3, [pc, #88]	; (80023f4 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 800239a:	60fb      	str	r3, [r7, #12]
          break;
 800239c:	e022      	b.n	80023e4 <LL_RCC_GetUSARTClockFreq+0x1a4>
          if (LL_RCC_LSE_IsReady() != 0U)
 800239e:	f7ff fe75 	bl	800208c <LL_RCC_LSE_IsReady>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d01f      	beq.n	80023e8 <LL_RCC_GetUSARTClockFreq+0x1a8>
            usart_frequency = LSE_VALUE;
 80023a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023ac:	60fb      	str	r3, [r7, #12]
          break;
 80023ae:	e01b      	b.n	80023e8 <LL_RCC_GetUSARTClockFreq+0x1a8>
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80023b0:	f000 f8b8 	bl	8002524 <RCC_GetSystemClockFreq>
 80023b4:	4603      	mov	r3, r0
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 f944 	bl	8002644 <RCC_GetHCLKClockFreq>
 80023bc:	4603      	mov	r3, r0
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f956 	bl	8002670 <RCC_GetPCLK1ClockFreq>
 80023c4:	60f8      	str	r0, [r7, #12]
          break;
 80023c6:	e010      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80023c8:	bf00      	nop
 80023ca:	e00e      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80023cc:	bf00      	nop
 80023ce:	e00c      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80023d0:	bf00      	nop
 80023d2:	e00a      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80023d4:	bf00      	nop
 80023d6:	e008      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80023d8:	bf00      	nop
 80023da:	e006      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80023dc:	bf00      	nop
 80023de:	e004      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
      }
    }
 80023e0:	bf00      	nop
 80023e2:	e002      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
          break;
 80023e4:	bf00      	nop
 80023e6:	e000      	b.n	80023ea <LL_RCC_GetUSARTClockFreq+0x1aa>
          break;
 80023e8:	bf00      	nop
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 80023ea:	68fb      	ldr	r3, [r7, #12]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3710      	adds	r7, #16
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	00f42400 	.word	0x00f42400
 80023f8:	00300010 	.word	0x00300010
 80023fc:	00300020 	.word	0x00300020

08002400 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002408:	2300      	movs	r3, #0
 800240a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2bc0      	cmp	r3, #192	; 0xc0
 8002410:	d135      	bne.n	800247e <LL_RCC_GetUARTClockFreq+0x7e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7ff fec8 	bl	80021a8 <LL_RCC_GetUARTClockSource>
 8002418:	4603      	mov	r3, r0
 800241a:	4a3d      	ldr	r2, [pc, #244]	; (8002510 <LL_RCC_GetUARTClockFreq+0x110>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d00d      	beq.n	800243c <LL_RCC_GetUARTClockFreq+0x3c>
 8002420:	4a3b      	ldr	r2, [pc, #236]	; (8002510 <LL_RCC_GetUARTClockFreq+0x110>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d803      	bhi.n	800242e <LL_RCC_GetUARTClockFreq+0x2e>
 8002426:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800242a:	d01c      	beq.n	8002466 <LL_RCC_GetUARTClockFreq+0x66>
      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;

      default:
        break;
 800242c:	e02c      	b.n	8002488 <LL_RCC_GetUARTClockFreq+0x88>
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800242e:	4a39      	ldr	r2, [pc, #228]	; (8002514 <LL_RCC_GetUARTClockFreq+0x114>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d007      	beq.n	8002444 <LL_RCC_GetUARTClockFreq+0x44>
 8002434:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8002438:	d00c      	beq.n	8002454 <LL_RCC_GetUARTClockFreq+0x54>
        break;
 800243a:	e025      	b.n	8002488 <LL_RCC_GetUARTClockFreq+0x88>
        uart_frequency = RCC_GetSystemClockFreq();
 800243c:	f000 f872 	bl	8002524 <RCC_GetSystemClockFreq>
 8002440:	60f8      	str	r0, [r7, #12]
        break;
 8002442:	e021      	b.n	8002488 <LL_RCC_GetUARTClockFreq+0x88>
        if (LL_RCC_HSI_IsReady() != 0U)
 8002444:	f7ff fe0e 	bl	8002064 <LL_RCC_HSI_IsReady>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d019      	beq.n	8002482 <LL_RCC_GetUARTClockFreq+0x82>
          uart_frequency = HSI_VALUE;
 800244e:	4b32      	ldr	r3, [pc, #200]	; (8002518 <LL_RCC_GetUARTClockFreq+0x118>)
 8002450:	60fb      	str	r3, [r7, #12]
        break;
 8002452:	e016      	b.n	8002482 <LL_RCC_GetUARTClockFreq+0x82>
        if (LL_RCC_LSE_IsReady() != 0U)
 8002454:	f7ff fe1a 	bl	800208c <LL_RCC_LSE_IsReady>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d013      	beq.n	8002486 <LL_RCC_GetUARTClockFreq+0x86>
          uart_frequency = LSE_VALUE;
 800245e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002462:	60fb      	str	r3, [r7, #12]
        break;
 8002464:	e00f      	b.n	8002486 <LL_RCC_GetUARTClockFreq+0x86>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002466:	f000 f85d 	bl	8002524 <RCC_GetSystemClockFreq>
 800246a:	4603      	mov	r3, r0
 800246c:	4618      	mov	r0, r3
 800246e:	f000 f8e9 	bl	8002644 <RCC_GetHCLKClockFreq>
 8002472:	4603      	mov	r3, r0
 8002474:	4618      	mov	r0, r3
 8002476:	f000 f8fb 	bl	8002670 <RCC_GetPCLK1ClockFreq>
 800247a:	60f8      	str	r0, [r7, #12]
        break;
 800247c:	e004      	b.n	8002488 <LL_RCC_GetUARTClockFreq+0x88>
    }
  }
 800247e:	bf00      	nop
 8002480:	e002      	b.n	8002488 <LL_RCC_GetUARTClockFreq+0x88>
        break;
 8002482:	bf00      	nop
 8002484:	e000      	b.n	8002488 <LL_RCC_GetUARTClockFreq+0x88>
        break;
 8002486:	bf00      	nop
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800248e:	d135      	bne.n	80024fc <LL_RCC_GetUARTClockFreq+0xfc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f7ff fe89 	bl	80021a8 <LL_RCC_GetUARTClockSource>
 8002496:	4603      	mov	r3, r0
 8002498:	4a20      	ldr	r2, [pc, #128]	; (800251c <LL_RCC_GetUARTClockFreq+0x11c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d00d      	beq.n	80024ba <LL_RCC_GetUARTClockFreq+0xba>
 800249e:	4a1f      	ldr	r2, [pc, #124]	; (800251c <LL_RCC_GetUARTClockFreq+0x11c>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d803      	bhi.n	80024ac <LL_RCC_GetUARTClockFreq+0xac>
 80024a4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80024a8:	d01c      	beq.n	80024e4 <LL_RCC_GetUARTClockFreq+0xe4>
      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;

      default:
        break;
 80024aa:	e02c      	b.n	8002506 <LL_RCC_GetUARTClockFreq+0x106>
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80024ac:	4a1c      	ldr	r2, [pc, #112]	; (8002520 <LL_RCC_GetUARTClockFreq+0x120>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d007      	beq.n	80024c2 <LL_RCC_GetUARTClockFreq+0xc2>
 80024b2:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80024b6:	d00c      	beq.n	80024d2 <LL_RCC_GetUARTClockFreq+0xd2>
        break;
 80024b8:	e025      	b.n	8002506 <LL_RCC_GetUARTClockFreq+0x106>
        uart_frequency = RCC_GetSystemClockFreq();
 80024ba:	f000 f833 	bl	8002524 <RCC_GetSystemClockFreq>
 80024be:	60f8      	str	r0, [r7, #12]
        break;
 80024c0:	e021      	b.n	8002506 <LL_RCC_GetUARTClockFreq+0x106>
        if (LL_RCC_HSI_IsReady() != 0U)
 80024c2:	f7ff fdcf 	bl	8002064 <LL_RCC_HSI_IsReady>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d019      	beq.n	8002500 <LL_RCC_GetUARTClockFreq+0x100>
          uart_frequency = HSI_VALUE;
 80024cc:	4b12      	ldr	r3, [pc, #72]	; (8002518 <LL_RCC_GetUARTClockFreq+0x118>)
 80024ce:	60fb      	str	r3, [r7, #12]
        break;
 80024d0:	e016      	b.n	8002500 <LL_RCC_GetUARTClockFreq+0x100>
        if (LL_RCC_LSE_IsReady() != 0U)
 80024d2:	f7ff fddb 	bl	800208c <LL_RCC_LSE_IsReady>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d013      	beq.n	8002504 <LL_RCC_GetUARTClockFreq+0x104>
          uart_frequency = LSE_VALUE;
 80024dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024e0:	60fb      	str	r3, [r7, #12]
        break;
 80024e2:	e00f      	b.n	8002504 <LL_RCC_GetUARTClockFreq+0x104>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80024e4:	f000 f81e 	bl	8002524 <RCC_GetSystemClockFreq>
 80024e8:	4603      	mov	r3, r0
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 f8aa 	bl	8002644 <RCC_GetHCLKClockFreq>
 80024f0:	4603      	mov	r3, r0
 80024f2:	4618      	mov	r0, r3
 80024f4:	f000 f8bc 	bl	8002670 <RCC_GetPCLK1ClockFreq>
 80024f8:	60f8      	str	r0, [r7, #12]
        break;
 80024fa:	e004      	b.n	8002506 <LL_RCC_GetUARTClockFreq+0x106>
    }
  }
 80024fc:	bf00      	nop
 80024fe:	e002      	b.n	8002506 <LL_RCC_GetUARTClockFreq+0x106>
        break;
 8002500:	bf00      	nop
 8002502:	e000      	b.n	8002506 <LL_RCC_GetUARTClockFreq+0x106>
        break;
 8002504:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8002506:	68fb      	ldr	r3, [r7, #12]
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	00c00040 	.word	0x00c00040
 8002514:	00c00080 	.word	0x00c00080
 8002518:	00f42400 	.word	0x00f42400
 800251c:	03000100 	.word	0x03000100
 8002520:	03000200 	.word	0x03000200

08002524 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800252a:	f7ff fdf1 	bl	8002110 <LL_RCC_GetSysClkSource>
 800252e:	4603      	mov	r3, r0
 8002530:	2b0c      	cmp	r3, #12
 8002532:	d851      	bhi.n	80025d8 <RCC_GetSystemClockFreq+0xb4>
 8002534:	a201      	add	r2, pc, #4	; (adr r2, 800253c <RCC_GetSystemClockFreq+0x18>)
 8002536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253a:	bf00      	nop
 800253c:	08002571 	.word	0x08002571
 8002540:	080025d9 	.word	0x080025d9
 8002544:	080025d9 	.word	0x080025d9
 8002548:	080025d9 	.word	0x080025d9
 800254c:	080025c5 	.word	0x080025c5
 8002550:	080025d9 	.word	0x080025d9
 8002554:	080025d9 	.word	0x080025d9
 8002558:	080025d9 	.word	0x080025d9
 800255c:	080025cb 	.word	0x080025cb
 8002560:	080025d9 	.word	0x080025d9
 8002564:	080025d9 	.word	0x080025d9
 8002568:	080025d9 	.word	0x080025d9
 800256c:	080025d1 	.word	0x080025d1
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002570:	f7ff fda0 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d111      	bne.n	800259e <RCC_GetSystemClockFreq+0x7a>
 800257a:	f7ff fd9b 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d004      	beq.n	800258e <RCC_GetSystemClockFreq+0x6a>
 8002584:	f7ff fda8 	bl	80020d8 <LL_RCC_MSI_GetRange>
 8002588:	4603      	mov	r3, r0
 800258a:	0a1b      	lsrs	r3, r3, #8
 800258c:	e003      	b.n	8002596 <RCC_GetSystemClockFreq+0x72>
 800258e:	f7ff fdb1 	bl	80020f4 <LL_RCC_MSI_GetRangeAfterStandby>
 8002592:	4603      	mov	r3, r0
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	4a28      	ldr	r2, [pc, #160]	; (8002638 <RCC_GetSystemClockFreq+0x114>)
 8002598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259c:	e010      	b.n	80025c0 <RCC_GetSystemClockFreq+0x9c>
 800259e:	f7ff fd89 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d004      	beq.n	80025b2 <RCC_GetSystemClockFreq+0x8e>
 80025a8:	f7ff fd96 	bl	80020d8 <LL_RCC_MSI_GetRange>
 80025ac:	4603      	mov	r3, r0
 80025ae:	091b      	lsrs	r3, r3, #4
 80025b0:	e003      	b.n	80025ba <RCC_GetSystemClockFreq+0x96>
 80025b2:	f7ff fd9f 	bl	80020f4 <LL_RCC_MSI_GetRangeAfterStandby>
 80025b6:	4603      	mov	r3, r0
 80025b8:	091b      	lsrs	r3, r3, #4
 80025ba:	4a1f      	ldr	r2, [pc, #124]	; (8002638 <RCC_GetSystemClockFreq+0x114>)
 80025bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c0:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80025c2:	e033      	b.n	800262c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80025c4:	4b1d      	ldr	r3, [pc, #116]	; (800263c <RCC_GetSystemClockFreq+0x118>)
 80025c6:	607b      	str	r3, [r7, #4]
      break;
 80025c8:	e030      	b.n	800262c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80025ca:	4b1d      	ldr	r3, [pc, #116]	; (8002640 <RCC_GetSystemClockFreq+0x11c>)
 80025cc:	607b      	str	r3, [r7, #4]
      break;
 80025ce:	e02d      	b.n	800262c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80025d0:	f000 f876 	bl	80026c0 <RCC_PLL_GetFreqDomain_SYS>
 80025d4:	6078      	str	r0, [r7, #4]
      break;
 80025d6:	e029      	b.n	800262c <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80025d8:	f7ff fd6c 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d111      	bne.n	8002606 <RCC_GetSystemClockFreq+0xe2>
 80025e2:	f7ff fd67 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d004      	beq.n	80025f6 <RCC_GetSystemClockFreq+0xd2>
 80025ec:	f7ff fd74 	bl	80020d8 <LL_RCC_MSI_GetRange>
 80025f0:	4603      	mov	r3, r0
 80025f2:	0a1b      	lsrs	r3, r3, #8
 80025f4:	e003      	b.n	80025fe <RCC_GetSystemClockFreq+0xda>
 80025f6:	f7ff fd7d 	bl	80020f4 <LL_RCC_MSI_GetRangeAfterStandby>
 80025fa:	4603      	mov	r3, r0
 80025fc:	0a1b      	lsrs	r3, r3, #8
 80025fe:	4a0e      	ldr	r2, [pc, #56]	; (8002638 <RCC_GetSystemClockFreq+0x114>)
 8002600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002604:	e010      	b.n	8002628 <RCC_GetSystemClockFreq+0x104>
 8002606:	f7ff fd55 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d004      	beq.n	800261a <RCC_GetSystemClockFreq+0xf6>
 8002610:	f7ff fd62 	bl	80020d8 <LL_RCC_MSI_GetRange>
 8002614:	4603      	mov	r3, r0
 8002616:	091b      	lsrs	r3, r3, #4
 8002618:	e003      	b.n	8002622 <RCC_GetSystemClockFreq+0xfe>
 800261a:	f7ff fd6b 	bl	80020f4 <LL_RCC_MSI_GetRangeAfterStandby>
 800261e:	4603      	mov	r3, r0
 8002620:	091b      	lsrs	r3, r3, #4
 8002622:	4a05      	ldr	r2, [pc, #20]	; (8002638 <RCC_GetSystemClockFreq+0x114>)
 8002624:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002628:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800262a:	bf00      	nop
  }

  return frequency;
 800262c:	687b      	ldr	r3, [r7, #4]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	08003f70 	.word	0x08003f70
 800263c:	00f42400 	.word	0x00f42400
 8002640:	007a1200 	.word	0x007a1200

08002644 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800264c:	f7ff fd6e 	bl	800212c <LL_RCC_GetAHBPrescaler>
 8002650:	4603      	mov	r3, r0
 8002652:	091b      	lsrs	r3, r3, #4
 8002654:	f003 030f 	and.w	r3, r3, #15
 8002658:	4a04      	ldr	r2, [pc, #16]	; (800266c <RCC_GetHCLKClockFreq+0x28>)
 800265a:	5cd3      	ldrb	r3, [r2, r3]
 800265c:	461a      	mov	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	40d3      	lsrs	r3, r2
}
 8002662:	4618      	mov	r0, r3
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	08003f58 	.word	0x08003f58

08002670 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002678:	f7ff fd66 	bl	8002148 <LL_RCC_GetAPB1Prescaler>
 800267c:	4603      	mov	r3, r0
 800267e:	0a1b      	lsrs	r3, r3, #8
 8002680:	4a04      	ldr	r2, [pc, #16]	; (8002694 <RCC_GetPCLK1ClockFreq+0x24>)
 8002682:	5cd3      	ldrb	r3, [r2, r3]
 8002684:	461a      	mov	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	40d3      	lsrs	r3, r2
}
 800268a:	4618      	mov	r0, r3
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	08003f68 	.word	0x08003f68

08002698 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80026a0:	f7ff fd60 	bl	8002164 <LL_RCC_GetAPB2Prescaler>
 80026a4:	4603      	mov	r3, r0
 80026a6:	0adb      	lsrs	r3, r3, #11
 80026a8:	4a04      	ldr	r2, [pc, #16]	; (80026bc <RCC_GetPCLK2ClockFreq+0x24>)
 80026aa:	5cd3      	ldrb	r3, [r2, r3]
 80026ac:	461a      	mov	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	40d3      	lsrs	r3, r2
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	08003f68 	.word	0x08003f68

080026c0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80026c0:	b590      	push	{r4, r7, lr}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80026c6:	f7ff fd83 	bl	80021d0 <LL_RCC_PLL_GetMainSource>
 80026ca:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d02d      	beq.n	800272e <RCC_PLL_GetFreqDomain_SYS+0x6e>
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d02e      	beq.n	8002734 <RCC_PLL_GetFreqDomain_SYS+0x74>
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d12f      	bne.n	800273a <RCC_PLL_GetFreqDomain_SYS+0x7a>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80026da:	f7ff fceb 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d111      	bne.n	8002708 <RCC_PLL_GetFreqDomain_SYS+0x48>
 80026e4:	f7ff fce6 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d004      	beq.n	80026f8 <RCC_PLL_GetFreqDomain_SYS+0x38>
 80026ee:	f7ff fcf3 	bl	80020d8 <LL_RCC_MSI_GetRange>
 80026f2:	4603      	mov	r3, r0
 80026f4:	0a1b      	lsrs	r3, r3, #8
 80026f6:	e003      	b.n	8002700 <RCC_PLL_GetFreqDomain_SYS+0x40>
 80026f8:	f7ff fcfc 	bl	80020f4 <LL_RCC_MSI_GetRangeAfterStandby>
 80026fc:	4603      	mov	r3, r0
 80026fe:	0a1b      	lsrs	r3, r3, #8
 8002700:	4a2f      	ldr	r2, [pc, #188]	; (80027c0 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8002702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002706:	e010      	b.n	800272a <RCC_PLL_GetFreqDomain_SYS+0x6a>
 8002708:	f7ff fcd4 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d004      	beq.n	800271c <RCC_PLL_GetFreqDomain_SYS+0x5c>
 8002712:	f7ff fce1 	bl	80020d8 <LL_RCC_MSI_GetRange>
 8002716:	4603      	mov	r3, r0
 8002718:	091b      	lsrs	r3, r3, #4
 800271a:	e003      	b.n	8002724 <RCC_PLL_GetFreqDomain_SYS+0x64>
 800271c:	f7ff fcea 	bl	80020f4 <LL_RCC_MSI_GetRangeAfterStandby>
 8002720:	4603      	mov	r3, r0
 8002722:	091b      	lsrs	r3, r3, #4
 8002724:	4a26      	ldr	r2, [pc, #152]	; (80027c0 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8002726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800272a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800272c:	e02f      	b.n	800278e <RCC_PLL_GetFreqDomain_SYS+0xce>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800272e:	4b25      	ldr	r3, [pc, #148]	; (80027c4 <RCC_PLL_GetFreqDomain_SYS+0x104>)
 8002730:	607b      	str	r3, [r7, #4]
      break;
 8002732:	e02c      	b.n	800278e <RCC_PLL_GetFreqDomain_SYS+0xce>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002734:	4b24      	ldr	r3, [pc, #144]	; (80027c8 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8002736:	607b      	str	r3, [r7, #4]
      break;
 8002738:	e029      	b.n	800278e <RCC_PLL_GetFreqDomain_SYS+0xce>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800273a:	f7ff fcbb 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d111      	bne.n	8002768 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 8002744:	f7ff fcb6 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d004      	beq.n	8002758 <RCC_PLL_GetFreqDomain_SYS+0x98>
 800274e:	f7ff fcc3 	bl	80020d8 <LL_RCC_MSI_GetRange>
 8002752:	4603      	mov	r3, r0
 8002754:	0a1b      	lsrs	r3, r3, #8
 8002756:	e003      	b.n	8002760 <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8002758:	f7ff fccc 	bl	80020f4 <LL_RCC_MSI_GetRangeAfterStandby>
 800275c:	4603      	mov	r3, r0
 800275e:	0a1b      	lsrs	r3, r3, #8
 8002760:	4a17      	ldr	r2, [pc, #92]	; (80027c0 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8002762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002766:	e010      	b.n	800278a <RCC_PLL_GetFreqDomain_SYS+0xca>
 8002768:	f7ff fca4 	bl	80020b4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d004      	beq.n	800277c <RCC_PLL_GetFreqDomain_SYS+0xbc>
 8002772:	f7ff fcb1 	bl	80020d8 <LL_RCC_MSI_GetRange>
 8002776:	4603      	mov	r3, r0
 8002778:	091b      	lsrs	r3, r3, #4
 800277a:	e003      	b.n	8002784 <RCC_PLL_GetFreqDomain_SYS+0xc4>
 800277c:	f7ff fcba 	bl	80020f4 <LL_RCC_MSI_GetRangeAfterStandby>
 8002780:	4603      	mov	r3, r0
 8002782:	091b      	lsrs	r3, r3, #4
 8002784:	4a0e      	ldr	r2, [pc, #56]	; (80027c0 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8002786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800278c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800278e:	f7ff fd49 	bl	8002224 <LL_RCC_PLL_GetDivider>
 8002792:	4603      	mov	r3, r0
 8002794:	091b      	lsrs	r3, r3, #4
 8002796:	3301      	adds	r3, #1
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	fbb2 f4f3 	udiv	r4, r2, r3
 800279e:	f7ff fd25 	bl	80021ec <LL_RCC_PLL_GetN>
 80027a2:	4603      	mov	r3, r0
 80027a4:	fb03 f404 	mul.w	r4, r3, r4
 80027a8:	f7ff fd2e 	bl	8002208 <LL_RCC_PLL_GetR>
 80027ac:	4603      	mov	r3, r0
 80027ae:	0e5b      	lsrs	r3, r3, #25
 80027b0:	3301      	adds	r3, #1
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd90      	pop	{r4, r7, pc}
 80027c0:	08003f70 	.word	0x08003f70
 80027c4:	00f42400 	.word	0x00f42400
 80027c8:	007a1200 	.word	0x007a1200

080027cc <LL_SPI_IsEnabled>:
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027dc:	2b40      	cmp	r3, #64	; 0x40
 80027de:	d101      	bne.n	80027e4 <LL_SPI_IsEnabled+0x18>
 80027e0:	2301      	movs	r3, #1
 80027e2:	e000      	b.n	80027e6 <LL_SPI_IsEnabled+0x1a>
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <LL_SPI_SetCRCPolynomial>:
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	b29b      	uxth	r3, r3
 8002800:	461a      	mov	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	611a      	str	r2, [r3, #16]
}
 8002806:	bf00      	nop
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr

08002812 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b084      	sub	sp, #16
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
 800281a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff ffd3 	bl	80027cc <LL_SPI_IsEnabled>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d13b      	bne.n	80028a4 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002834:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	6811      	ldr	r1, [r2, #0]
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	6852      	ldr	r2, [r2, #4]
 8002840:	4311      	orrs	r1, r2
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	68d2      	ldr	r2, [r2, #12]
 8002846:	4311      	orrs	r1, r2
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	6912      	ldr	r2, [r2, #16]
 800284c:	4311      	orrs	r1, r2
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	6952      	ldr	r2, [r2, #20]
 8002852:	4311      	orrs	r1, r2
 8002854:	683a      	ldr	r2, [r7, #0]
 8002856:	6992      	ldr	r2, [r2, #24]
 8002858:	4311      	orrs	r1, r2
 800285a:	683a      	ldr	r2, [r7, #0]
 800285c:	69d2      	ldr	r2, [r2, #28]
 800285e:	4311      	orrs	r1, r2
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	6a12      	ldr	r2, [r2, #32]
 8002864:	430a      	orrs	r2, r1
 8002866:	431a      	orrs	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002874:	f023 0304 	bic.w	r3, r3, #4
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	6891      	ldr	r1, [r2, #8]
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	6952      	ldr	r2, [r2, #20]
 8002880:	0c12      	lsrs	r2, r2, #16
 8002882:	430a      	orrs	r2, r1
 8002884:	431a      	orrs	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	6a1b      	ldr	r3, [r3, #32]
 800288e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002892:	d105      	bne.n	80028a0 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002898:	4619      	mov	r1, r3
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff ffa9 	bl	80027f2 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80028a0:	2300      	movs	r3, #0
 80028a2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <LL_TIM_SetPrescaler>:
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
 80028b6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	683a      	ldr	r2, [r7, #0]
 80028bc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr

080028ca <LL_TIM_SetAutoReload>:
{
 80028ca:	b480      	push	{r7}
 80028cc:	b083      	sub	sp, #12
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
 80028d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <LL_TIM_SetRepetitionCounter>:
{
 80028e6:	b480      	push	{r7}
 80028e8:	b083      	sub	sp, #12
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
 80028ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	683a      	ldr	r2, [r7, #0]
 80028f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80028f6:	bf00      	nop
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002902:	b480      	push	{r7}
 8002904:	b083      	sub	sp, #12
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	695b      	ldr	r3, [r3, #20]
 800290e:	f043 0201 	orr.w	r2, r3, #1
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	615a      	str	r2, [r3, #20]
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
	...

08002924 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a3d      	ldr	r2, [pc, #244]	; (8002a2c <LL_TIM_Init+0x108>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d013      	beq.n	8002964 <LL_TIM_Init+0x40>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002942:	d00f      	beq.n	8002964 <LL_TIM_Init+0x40>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a3a      	ldr	r2, [pc, #232]	; (8002a30 <LL_TIM_Init+0x10c>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d00b      	beq.n	8002964 <LL_TIM_Init+0x40>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a39      	ldr	r2, [pc, #228]	; (8002a34 <LL_TIM_Init+0x110>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d007      	beq.n	8002964 <LL_TIM_Init+0x40>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4a38      	ldr	r2, [pc, #224]	; (8002a38 <LL_TIM_Init+0x114>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d003      	beq.n	8002964 <LL_TIM_Init+0x40>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a37      	ldr	r2, [pc, #220]	; (8002a3c <LL_TIM_Init+0x118>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d106      	bne.n	8002972 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	4313      	orrs	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a2d      	ldr	r2, [pc, #180]	; (8002a2c <LL_TIM_Init+0x108>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d01f      	beq.n	80029ba <LL_TIM_Init+0x96>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002980:	d01b      	beq.n	80029ba <LL_TIM_Init+0x96>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a2a      	ldr	r2, [pc, #168]	; (8002a30 <LL_TIM_Init+0x10c>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d017      	beq.n	80029ba <LL_TIM_Init+0x96>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a29      	ldr	r2, [pc, #164]	; (8002a34 <LL_TIM_Init+0x110>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d013      	beq.n	80029ba <LL_TIM_Init+0x96>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a28      	ldr	r2, [pc, #160]	; (8002a38 <LL_TIM_Init+0x114>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d00f      	beq.n	80029ba <LL_TIM_Init+0x96>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a27      	ldr	r2, [pc, #156]	; (8002a3c <LL_TIM_Init+0x118>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d00b      	beq.n	80029ba <LL_TIM_Init+0x96>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a26      	ldr	r2, [pc, #152]	; (8002a40 <LL_TIM_Init+0x11c>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d007      	beq.n	80029ba <LL_TIM_Init+0x96>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a25      	ldr	r2, [pc, #148]	; (8002a44 <LL_TIM_Init+0x120>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d003      	beq.n	80029ba <LL_TIM_Init+0x96>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a24      	ldr	r2, [pc, #144]	; (8002a48 <LL_TIM_Init+0x124>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d106      	bne.n	80029c8 <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	4619      	mov	r1, r3
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f7ff ff78 	bl	80028ca <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	881b      	ldrh	r3, [r3, #0]
 80029de:	4619      	mov	r1, r3
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff ff64 	bl	80028ae <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a10      	ldr	r2, [pc, #64]	; (8002a2c <LL_TIM_Init+0x108>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d00f      	beq.n	8002a0e <LL_TIM_Init+0xea>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a12      	ldr	r2, [pc, #72]	; (8002a3c <LL_TIM_Init+0x118>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d00b      	beq.n	8002a0e <LL_TIM_Init+0xea>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a11      	ldr	r2, [pc, #68]	; (8002a40 <LL_TIM_Init+0x11c>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d007      	beq.n	8002a0e <LL_TIM_Init+0xea>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a10      	ldr	r2, [pc, #64]	; (8002a44 <LL_TIM_Init+0x120>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d003      	beq.n	8002a0e <LL_TIM_Init+0xea>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a0f      	ldr	r2, [pc, #60]	; (8002a48 <LL_TIM_Init+0x124>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d105      	bne.n	8002a1a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	4619      	mov	r1, r3
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f7ff ff66 	bl	80028e6 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f7ff ff71 	bl	8002902 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	40012c00 	.word	0x40012c00
 8002a30:	40000400 	.word	0x40000400
 8002a34:	40000800 	.word	0x40000800
 8002a38:	40000c00 	.word	0x40000c00
 8002a3c:	40013400 	.word	0x40013400
 8002a40:	40014000 	.word	0x40014000
 8002a44:	40014400 	.word	0x40014400
 8002a48:	40014800 	.word	0x40014800

08002a4c <LL_USART_IsEnabled>:
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d101      	bne.n	8002a64 <LL_USART_IsEnabled+0x18>
 8002a60:	2301      	movs	r3, #1
 8002a62:	e000      	b.n	8002a66 <LL_USART_IsEnabled+0x1a>
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <LL_USART_SetStopBitsLength>:
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
 8002a7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	431a      	orrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	605a      	str	r2, [r3, #4]
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <LL_USART_SetHWFlowCtrl>:
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	431a      	orrs	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	609a      	str	r2, [r3, #8]
}
 8002ab2:	bf00      	nop
 8002ab4:	370c      	adds	r7, #12
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr

08002abe <LL_USART_SetBaudRate>:
{
 8002abe:	b480      	push	{r7}
 8002ac0:	b087      	sub	sp, #28
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	60f8      	str	r0, [r7, #12]
 8002ac6:	60b9      	str	r1, [r7, #8]
 8002ac8:	607a      	str	r2, [r7, #4]
 8002aca:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ad2:	d11a      	bne.n	8002b0a <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	005a      	lsls	r2, r3, #1
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	085b      	lsrs	r3, r3, #1
 8002adc:	441a      	add	r2, r3
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8002aee:	4013      	ands	r3, r2
 8002af0:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	085b      	lsrs	r3, r3, #1
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	f003 0307 	and.w	r3, r3, #7
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	60da      	str	r2, [r3, #12]
}
 8002b08:	e00a      	b.n	8002b20 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	085a      	lsrs	r2, r3, #1
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	441a      	add	r2, r3
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	60da      	str	r2, [r3, #12]
}
 8002b20:	bf00      	nop
 8002b22:	371c      	adds	r7, #28
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7ff ff84 	bl	8002a4c <LL_USART_IsEnabled>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d15b      	bne.n	8002c02 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	4b2f      	ldr	r3, [pc, #188]	; (8002c0c <LL_USART_Init+0xe0>)
 8002b50:	4013      	ands	r3, r2
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	6851      	ldr	r1, [r2, #4]
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	68d2      	ldr	r2, [r2, #12]
 8002b5a:	4311      	orrs	r1, r2
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	6912      	ldr	r2, [r2, #16]
 8002b60:	4311      	orrs	r1, r2
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	6992      	ldr	r2, [r2, #24]
 8002b66:	430a      	orrs	r2, r1
 8002b68:	431a      	orrs	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	4619      	mov	r1, r3
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7ff ff7c 	bl	8002a72 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	4619      	mov	r1, r3
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ff89 	bl	8002a98 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a21      	ldr	r2, [pc, #132]	; (8002c10 <LL_USART_Init+0xe4>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d104      	bne.n	8002b98 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002b8e:	2003      	movs	r0, #3
 8002b90:	f7ff fb56 	bl	8002240 <LL_RCC_GetUSARTClockFreq>
 8002b94:	60b8      	str	r0, [r7, #8]
 8002b96:	e023      	b.n	8002be0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a1e      	ldr	r2, [pc, #120]	; (8002c14 <LL_USART_Init+0xe8>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d104      	bne.n	8002baa <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8002ba0:	200c      	movs	r0, #12
 8002ba2:	f7ff fb4d 	bl	8002240 <LL_RCC_GetUSARTClockFreq>
 8002ba6:	60b8      	str	r0, [r7, #8]
 8002ba8:	e01a      	b.n	8002be0 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a1a      	ldr	r2, [pc, #104]	; (8002c18 <LL_USART_Init+0xec>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d104      	bne.n	8002bbc <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8002bb2:	2030      	movs	r0, #48	; 0x30
 8002bb4:	f7ff fb44 	bl	8002240 <LL_RCC_GetUSARTClockFreq>
 8002bb8:	60b8      	str	r0, [r7, #8]
 8002bba:	e011      	b.n	8002be0 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a17      	ldr	r2, [pc, #92]	; (8002c1c <LL_USART_Init+0xf0>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d104      	bne.n	8002bce <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8002bc4:	20c0      	movs	r0, #192	; 0xc0
 8002bc6:	f7ff fc1b 	bl	8002400 <LL_RCC_GetUARTClockFreq>
 8002bca:	60b8      	str	r0, [r7, #8]
 8002bcc:	e008      	b.n	8002be0 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a13      	ldr	r2, [pc, #76]	; (8002c20 <LL_USART_Init+0xf4>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d104      	bne.n	8002be0 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8002bd6:	f44f 7040 	mov.w	r0, #768	; 0x300
 8002bda:	f7ff fc11 	bl	8002400 <LL_RCC_GetUARTClockFreq>
 8002bde:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00d      	beq.n	8002c02 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d009      	beq.n	8002c02 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	699a      	ldr	r2, [r3, #24]
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	68b9      	ldr	r1, [r7, #8]
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f7ff ff5e 	bl	8002abe <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	efff69f3 	.word	0xefff69f3
 8002c10:	40013800 	.word	0x40013800
 8002c14:	40004400 	.word	0x40004400
 8002c18:	40004800 	.word	0x40004800
 8002c1c:	40004c00 	.word	0x40004c00
 8002c20:	40005000 	.word	0x40005000

08002c24 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c36:	4a07      	ldr	r2, [pc, #28]	; (8002c54 <LL_InitTick+0x30>)
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002c3c:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <LL_InitTick+0x30>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c42:	4b04      	ldr	r3, [pc, #16]	; (8002c54 <LL_InitTick+0x30>)
 8002c44:	2205      	movs	r2, #5
 8002c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	e000e010 	.word	0xe000e010

08002c58 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002c60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f7ff ffdd 	bl	8002c24 <LL_InitTick>
}
 8002c6a:	bf00      	nop
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
	...

08002c74 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002c7c:	4b0f      	ldr	r3, [pc, #60]	; (8002cbc <LL_mDelay+0x48>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002c86:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8e:	d00c      	beq.n	8002caa <LL_mDelay+0x36>
  {
    tmpDelay++;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	3301      	adds	r3, #1
 8002c94:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8002c96:	e008      	b.n	8002caa <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002c98:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <LL_mDelay+0x48>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d002      	beq.n	8002caa <LL_mDelay+0x36>
    {
      tmpDelay--;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d1f3      	bne.n	8002c98 <LL_mDelay+0x24>
    }
  }
}
 8002cb0:	bf00      	nop
 8002cb2:	3714      	adds	r7, #20
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	e000e010 	.word	0xe000e010

08002cc0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002cc8:	4a04      	ldr	r2, [pc, #16]	; (8002cdc <LL_SetSystemCoreClock+0x1c>)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6013      	str	r3, [r2, #0]
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	20000000 	.word	0x20000000

08002ce0 <__errno>:
 8002ce0:	4b01      	ldr	r3, [pc, #4]	; (8002ce8 <__errno+0x8>)
 8002ce2:	6818      	ldr	r0, [r3, #0]
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	20000004 	.word	0x20000004

08002cec <__libc_init_array>:
 8002cec:	b570      	push	{r4, r5, r6, lr}
 8002cee:	4e0d      	ldr	r6, [pc, #52]	; (8002d24 <__libc_init_array+0x38>)
 8002cf0:	4c0d      	ldr	r4, [pc, #52]	; (8002d28 <__libc_init_array+0x3c>)
 8002cf2:	1ba4      	subs	r4, r4, r6
 8002cf4:	10a4      	asrs	r4, r4, #2
 8002cf6:	2500      	movs	r5, #0
 8002cf8:	42a5      	cmp	r5, r4
 8002cfa:	d109      	bne.n	8002d10 <__libc_init_array+0x24>
 8002cfc:	4e0b      	ldr	r6, [pc, #44]	; (8002d2c <__libc_init_array+0x40>)
 8002cfe:	4c0c      	ldr	r4, [pc, #48]	; (8002d30 <__libc_init_array+0x44>)
 8002d00:	f000 ff68 	bl	8003bd4 <_init>
 8002d04:	1ba4      	subs	r4, r4, r6
 8002d06:	10a4      	asrs	r4, r4, #2
 8002d08:	2500      	movs	r5, #0
 8002d0a:	42a5      	cmp	r5, r4
 8002d0c:	d105      	bne.n	8002d1a <__libc_init_array+0x2e>
 8002d0e:	bd70      	pop	{r4, r5, r6, pc}
 8002d10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d14:	4798      	blx	r3
 8002d16:	3501      	adds	r5, #1
 8002d18:	e7ee      	b.n	8002cf8 <__libc_init_array+0xc>
 8002d1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d1e:	4798      	blx	r3
 8002d20:	3501      	adds	r5, #1
 8002d22:	e7f2      	b.n	8002d0a <__libc_init_array+0x1e>
 8002d24:	08004038 	.word	0x08004038
 8002d28:	08004038 	.word	0x08004038
 8002d2c:	08004038 	.word	0x08004038
 8002d30:	0800403c 	.word	0x0800403c

08002d34 <memset>:
 8002d34:	4402      	add	r2, r0
 8002d36:	4603      	mov	r3, r0
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d100      	bne.n	8002d3e <memset+0xa>
 8002d3c:	4770      	bx	lr
 8002d3e:	f803 1b01 	strb.w	r1, [r3], #1
 8002d42:	e7f9      	b.n	8002d38 <memset+0x4>

08002d44 <iprintf>:
 8002d44:	b40f      	push	{r0, r1, r2, r3}
 8002d46:	4b0a      	ldr	r3, [pc, #40]	; (8002d70 <iprintf+0x2c>)
 8002d48:	b513      	push	{r0, r1, r4, lr}
 8002d4a:	681c      	ldr	r4, [r3, #0]
 8002d4c:	b124      	cbz	r4, 8002d58 <iprintf+0x14>
 8002d4e:	69a3      	ldr	r3, [r4, #24]
 8002d50:	b913      	cbnz	r3, 8002d58 <iprintf+0x14>
 8002d52:	4620      	mov	r0, r4
 8002d54:	f000 fa22 	bl	800319c <__sinit>
 8002d58:	ab05      	add	r3, sp, #20
 8002d5a:	9a04      	ldr	r2, [sp, #16]
 8002d5c:	68a1      	ldr	r1, [r4, #8]
 8002d5e:	9301      	str	r3, [sp, #4]
 8002d60:	4620      	mov	r0, r4
 8002d62:	f000 fbdb 	bl	800351c <_vfiprintf_r>
 8002d66:	b002      	add	sp, #8
 8002d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d6c:	b004      	add	sp, #16
 8002d6e:	4770      	bx	lr
 8002d70:	20000004 	.word	0x20000004

08002d74 <_puts_r>:
 8002d74:	b570      	push	{r4, r5, r6, lr}
 8002d76:	460e      	mov	r6, r1
 8002d78:	4605      	mov	r5, r0
 8002d7a:	b118      	cbz	r0, 8002d84 <_puts_r+0x10>
 8002d7c:	6983      	ldr	r3, [r0, #24]
 8002d7e:	b90b      	cbnz	r3, 8002d84 <_puts_r+0x10>
 8002d80:	f000 fa0c 	bl	800319c <__sinit>
 8002d84:	69ab      	ldr	r3, [r5, #24]
 8002d86:	68ac      	ldr	r4, [r5, #8]
 8002d88:	b913      	cbnz	r3, 8002d90 <_puts_r+0x1c>
 8002d8a:	4628      	mov	r0, r5
 8002d8c:	f000 fa06 	bl	800319c <__sinit>
 8002d90:	4b23      	ldr	r3, [pc, #140]	; (8002e20 <_puts_r+0xac>)
 8002d92:	429c      	cmp	r4, r3
 8002d94:	d117      	bne.n	8002dc6 <_puts_r+0x52>
 8002d96:	686c      	ldr	r4, [r5, #4]
 8002d98:	89a3      	ldrh	r3, [r4, #12]
 8002d9a:	071b      	lsls	r3, r3, #28
 8002d9c:	d51d      	bpl.n	8002dda <_puts_r+0x66>
 8002d9e:	6923      	ldr	r3, [r4, #16]
 8002da0:	b1db      	cbz	r3, 8002dda <_puts_r+0x66>
 8002da2:	3e01      	subs	r6, #1
 8002da4:	68a3      	ldr	r3, [r4, #8]
 8002da6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002daa:	3b01      	subs	r3, #1
 8002dac:	60a3      	str	r3, [r4, #8]
 8002dae:	b9e9      	cbnz	r1, 8002dec <_puts_r+0x78>
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	da2e      	bge.n	8002e12 <_puts_r+0x9e>
 8002db4:	4622      	mov	r2, r4
 8002db6:	210a      	movs	r1, #10
 8002db8:	4628      	mov	r0, r5
 8002dba:	f000 f83f 	bl	8002e3c <__swbuf_r>
 8002dbe:	3001      	adds	r0, #1
 8002dc0:	d011      	beq.n	8002de6 <_puts_r+0x72>
 8002dc2:	200a      	movs	r0, #10
 8002dc4:	e011      	b.n	8002dea <_puts_r+0x76>
 8002dc6:	4b17      	ldr	r3, [pc, #92]	; (8002e24 <_puts_r+0xb0>)
 8002dc8:	429c      	cmp	r4, r3
 8002dca:	d101      	bne.n	8002dd0 <_puts_r+0x5c>
 8002dcc:	68ac      	ldr	r4, [r5, #8]
 8002dce:	e7e3      	b.n	8002d98 <_puts_r+0x24>
 8002dd0:	4b15      	ldr	r3, [pc, #84]	; (8002e28 <_puts_r+0xb4>)
 8002dd2:	429c      	cmp	r4, r3
 8002dd4:	bf08      	it	eq
 8002dd6:	68ec      	ldreq	r4, [r5, #12]
 8002dd8:	e7de      	b.n	8002d98 <_puts_r+0x24>
 8002dda:	4621      	mov	r1, r4
 8002ddc:	4628      	mov	r0, r5
 8002dde:	f000 f87f 	bl	8002ee0 <__swsetup_r>
 8002de2:	2800      	cmp	r0, #0
 8002de4:	d0dd      	beq.n	8002da2 <_puts_r+0x2e>
 8002de6:	f04f 30ff 	mov.w	r0, #4294967295
 8002dea:	bd70      	pop	{r4, r5, r6, pc}
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	da04      	bge.n	8002dfa <_puts_r+0x86>
 8002df0:	69a2      	ldr	r2, [r4, #24]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	dc06      	bgt.n	8002e04 <_puts_r+0x90>
 8002df6:	290a      	cmp	r1, #10
 8002df8:	d004      	beq.n	8002e04 <_puts_r+0x90>
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	6022      	str	r2, [r4, #0]
 8002e00:	7019      	strb	r1, [r3, #0]
 8002e02:	e7cf      	b.n	8002da4 <_puts_r+0x30>
 8002e04:	4622      	mov	r2, r4
 8002e06:	4628      	mov	r0, r5
 8002e08:	f000 f818 	bl	8002e3c <__swbuf_r>
 8002e0c:	3001      	adds	r0, #1
 8002e0e:	d1c9      	bne.n	8002da4 <_puts_r+0x30>
 8002e10:	e7e9      	b.n	8002de6 <_puts_r+0x72>
 8002e12:	6823      	ldr	r3, [r4, #0]
 8002e14:	200a      	movs	r0, #10
 8002e16:	1c5a      	adds	r2, r3, #1
 8002e18:	6022      	str	r2, [r4, #0]
 8002e1a:	7018      	strb	r0, [r3, #0]
 8002e1c:	e7e5      	b.n	8002dea <_puts_r+0x76>
 8002e1e:	bf00      	nop
 8002e20:	08003fc4 	.word	0x08003fc4
 8002e24:	08003fe4 	.word	0x08003fe4
 8002e28:	08003fa4 	.word	0x08003fa4

08002e2c <puts>:
 8002e2c:	4b02      	ldr	r3, [pc, #8]	; (8002e38 <puts+0xc>)
 8002e2e:	4601      	mov	r1, r0
 8002e30:	6818      	ldr	r0, [r3, #0]
 8002e32:	f7ff bf9f 	b.w	8002d74 <_puts_r>
 8002e36:	bf00      	nop
 8002e38:	20000004 	.word	0x20000004

08002e3c <__swbuf_r>:
 8002e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e3e:	460e      	mov	r6, r1
 8002e40:	4614      	mov	r4, r2
 8002e42:	4605      	mov	r5, r0
 8002e44:	b118      	cbz	r0, 8002e4e <__swbuf_r+0x12>
 8002e46:	6983      	ldr	r3, [r0, #24]
 8002e48:	b90b      	cbnz	r3, 8002e4e <__swbuf_r+0x12>
 8002e4a:	f000 f9a7 	bl	800319c <__sinit>
 8002e4e:	4b21      	ldr	r3, [pc, #132]	; (8002ed4 <__swbuf_r+0x98>)
 8002e50:	429c      	cmp	r4, r3
 8002e52:	d12a      	bne.n	8002eaa <__swbuf_r+0x6e>
 8002e54:	686c      	ldr	r4, [r5, #4]
 8002e56:	69a3      	ldr	r3, [r4, #24]
 8002e58:	60a3      	str	r3, [r4, #8]
 8002e5a:	89a3      	ldrh	r3, [r4, #12]
 8002e5c:	071a      	lsls	r2, r3, #28
 8002e5e:	d52e      	bpl.n	8002ebe <__swbuf_r+0x82>
 8002e60:	6923      	ldr	r3, [r4, #16]
 8002e62:	b363      	cbz	r3, 8002ebe <__swbuf_r+0x82>
 8002e64:	6923      	ldr	r3, [r4, #16]
 8002e66:	6820      	ldr	r0, [r4, #0]
 8002e68:	1ac0      	subs	r0, r0, r3
 8002e6a:	6963      	ldr	r3, [r4, #20]
 8002e6c:	b2f6      	uxtb	r6, r6
 8002e6e:	4283      	cmp	r3, r0
 8002e70:	4637      	mov	r7, r6
 8002e72:	dc04      	bgt.n	8002e7e <__swbuf_r+0x42>
 8002e74:	4621      	mov	r1, r4
 8002e76:	4628      	mov	r0, r5
 8002e78:	f000 f926 	bl	80030c8 <_fflush_r>
 8002e7c:	bb28      	cbnz	r0, 8002eca <__swbuf_r+0x8e>
 8002e7e:	68a3      	ldr	r3, [r4, #8]
 8002e80:	3b01      	subs	r3, #1
 8002e82:	60a3      	str	r3, [r4, #8]
 8002e84:	6823      	ldr	r3, [r4, #0]
 8002e86:	1c5a      	adds	r2, r3, #1
 8002e88:	6022      	str	r2, [r4, #0]
 8002e8a:	701e      	strb	r6, [r3, #0]
 8002e8c:	6963      	ldr	r3, [r4, #20]
 8002e8e:	3001      	adds	r0, #1
 8002e90:	4283      	cmp	r3, r0
 8002e92:	d004      	beq.n	8002e9e <__swbuf_r+0x62>
 8002e94:	89a3      	ldrh	r3, [r4, #12]
 8002e96:	07db      	lsls	r3, r3, #31
 8002e98:	d519      	bpl.n	8002ece <__swbuf_r+0x92>
 8002e9a:	2e0a      	cmp	r6, #10
 8002e9c:	d117      	bne.n	8002ece <__swbuf_r+0x92>
 8002e9e:	4621      	mov	r1, r4
 8002ea0:	4628      	mov	r0, r5
 8002ea2:	f000 f911 	bl	80030c8 <_fflush_r>
 8002ea6:	b190      	cbz	r0, 8002ece <__swbuf_r+0x92>
 8002ea8:	e00f      	b.n	8002eca <__swbuf_r+0x8e>
 8002eaa:	4b0b      	ldr	r3, [pc, #44]	; (8002ed8 <__swbuf_r+0x9c>)
 8002eac:	429c      	cmp	r4, r3
 8002eae:	d101      	bne.n	8002eb4 <__swbuf_r+0x78>
 8002eb0:	68ac      	ldr	r4, [r5, #8]
 8002eb2:	e7d0      	b.n	8002e56 <__swbuf_r+0x1a>
 8002eb4:	4b09      	ldr	r3, [pc, #36]	; (8002edc <__swbuf_r+0xa0>)
 8002eb6:	429c      	cmp	r4, r3
 8002eb8:	bf08      	it	eq
 8002eba:	68ec      	ldreq	r4, [r5, #12]
 8002ebc:	e7cb      	b.n	8002e56 <__swbuf_r+0x1a>
 8002ebe:	4621      	mov	r1, r4
 8002ec0:	4628      	mov	r0, r5
 8002ec2:	f000 f80d 	bl	8002ee0 <__swsetup_r>
 8002ec6:	2800      	cmp	r0, #0
 8002ec8:	d0cc      	beq.n	8002e64 <__swbuf_r+0x28>
 8002eca:	f04f 37ff 	mov.w	r7, #4294967295
 8002ece:	4638      	mov	r0, r7
 8002ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	08003fc4 	.word	0x08003fc4
 8002ed8:	08003fe4 	.word	0x08003fe4
 8002edc:	08003fa4 	.word	0x08003fa4

08002ee0 <__swsetup_r>:
 8002ee0:	4b32      	ldr	r3, [pc, #200]	; (8002fac <__swsetup_r+0xcc>)
 8002ee2:	b570      	push	{r4, r5, r6, lr}
 8002ee4:	681d      	ldr	r5, [r3, #0]
 8002ee6:	4606      	mov	r6, r0
 8002ee8:	460c      	mov	r4, r1
 8002eea:	b125      	cbz	r5, 8002ef6 <__swsetup_r+0x16>
 8002eec:	69ab      	ldr	r3, [r5, #24]
 8002eee:	b913      	cbnz	r3, 8002ef6 <__swsetup_r+0x16>
 8002ef0:	4628      	mov	r0, r5
 8002ef2:	f000 f953 	bl	800319c <__sinit>
 8002ef6:	4b2e      	ldr	r3, [pc, #184]	; (8002fb0 <__swsetup_r+0xd0>)
 8002ef8:	429c      	cmp	r4, r3
 8002efa:	d10f      	bne.n	8002f1c <__swsetup_r+0x3c>
 8002efc:	686c      	ldr	r4, [r5, #4]
 8002efe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	0715      	lsls	r5, r2, #28
 8002f06:	d42c      	bmi.n	8002f62 <__swsetup_r+0x82>
 8002f08:	06d0      	lsls	r0, r2, #27
 8002f0a:	d411      	bmi.n	8002f30 <__swsetup_r+0x50>
 8002f0c:	2209      	movs	r2, #9
 8002f0e:	6032      	str	r2, [r6, #0]
 8002f10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f14:	81a3      	strh	r3, [r4, #12]
 8002f16:	f04f 30ff 	mov.w	r0, #4294967295
 8002f1a:	e03e      	b.n	8002f9a <__swsetup_r+0xba>
 8002f1c:	4b25      	ldr	r3, [pc, #148]	; (8002fb4 <__swsetup_r+0xd4>)
 8002f1e:	429c      	cmp	r4, r3
 8002f20:	d101      	bne.n	8002f26 <__swsetup_r+0x46>
 8002f22:	68ac      	ldr	r4, [r5, #8]
 8002f24:	e7eb      	b.n	8002efe <__swsetup_r+0x1e>
 8002f26:	4b24      	ldr	r3, [pc, #144]	; (8002fb8 <__swsetup_r+0xd8>)
 8002f28:	429c      	cmp	r4, r3
 8002f2a:	bf08      	it	eq
 8002f2c:	68ec      	ldreq	r4, [r5, #12]
 8002f2e:	e7e6      	b.n	8002efe <__swsetup_r+0x1e>
 8002f30:	0751      	lsls	r1, r2, #29
 8002f32:	d512      	bpl.n	8002f5a <__swsetup_r+0x7a>
 8002f34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f36:	b141      	cbz	r1, 8002f4a <__swsetup_r+0x6a>
 8002f38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f3c:	4299      	cmp	r1, r3
 8002f3e:	d002      	beq.n	8002f46 <__swsetup_r+0x66>
 8002f40:	4630      	mov	r0, r6
 8002f42:	f000 fa19 	bl	8003378 <_free_r>
 8002f46:	2300      	movs	r3, #0
 8002f48:	6363      	str	r3, [r4, #52]	; 0x34
 8002f4a:	89a3      	ldrh	r3, [r4, #12]
 8002f4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002f50:	81a3      	strh	r3, [r4, #12]
 8002f52:	2300      	movs	r3, #0
 8002f54:	6063      	str	r3, [r4, #4]
 8002f56:	6923      	ldr	r3, [r4, #16]
 8002f58:	6023      	str	r3, [r4, #0]
 8002f5a:	89a3      	ldrh	r3, [r4, #12]
 8002f5c:	f043 0308 	orr.w	r3, r3, #8
 8002f60:	81a3      	strh	r3, [r4, #12]
 8002f62:	6923      	ldr	r3, [r4, #16]
 8002f64:	b94b      	cbnz	r3, 8002f7a <__swsetup_r+0x9a>
 8002f66:	89a3      	ldrh	r3, [r4, #12]
 8002f68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002f6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f70:	d003      	beq.n	8002f7a <__swsetup_r+0x9a>
 8002f72:	4621      	mov	r1, r4
 8002f74:	4630      	mov	r0, r6
 8002f76:	f000 f9bf 	bl	80032f8 <__smakebuf_r>
 8002f7a:	89a2      	ldrh	r2, [r4, #12]
 8002f7c:	f012 0301 	ands.w	r3, r2, #1
 8002f80:	d00c      	beq.n	8002f9c <__swsetup_r+0xbc>
 8002f82:	2300      	movs	r3, #0
 8002f84:	60a3      	str	r3, [r4, #8]
 8002f86:	6963      	ldr	r3, [r4, #20]
 8002f88:	425b      	negs	r3, r3
 8002f8a:	61a3      	str	r3, [r4, #24]
 8002f8c:	6923      	ldr	r3, [r4, #16]
 8002f8e:	b953      	cbnz	r3, 8002fa6 <__swsetup_r+0xc6>
 8002f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f94:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002f98:	d1ba      	bne.n	8002f10 <__swsetup_r+0x30>
 8002f9a:	bd70      	pop	{r4, r5, r6, pc}
 8002f9c:	0792      	lsls	r2, r2, #30
 8002f9e:	bf58      	it	pl
 8002fa0:	6963      	ldrpl	r3, [r4, #20]
 8002fa2:	60a3      	str	r3, [r4, #8]
 8002fa4:	e7f2      	b.n	8002f8c <__swsetup_r+0xac>
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	e7f7      	b.n	8002f9a <__swsetup_r+0xba>
 8002faa:	bf00      	nop
 8002fac:	20000004 	.word	0x20000004
 8002fb0:	08003fc4 	.word	0x08003fc4
 8002fb4:	08003fe4 	.word	0x08003fe4
 8002fb8:	08003fa4 	.word	0x08003fa4

08002fbc <__sflush_r>:
 8002fbc:	898a      	ldrh	r2, [r1, #12]
 8002fbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fc2:	4605      	mov	r5, r0
 8002fc4:	0710      	lsls	r0, r2, #28
 8002fc6:	460c      	mov	r4, r1
 8002fc8:	d458      	bmi.n	800307c <__sflush_r+0xc0>
 8002fca:	684b      	ldr	r3, [r1, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	dc05      	bgt.n	8002fdc <__sflush_r+0x20>
 8002fd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	dc02      	bgt.n	8002fdc <__sflush_r+0x20>
 8002fd6:	2000      	movs	r0, #0
 8002fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002fde:	2e00      	cmp	r6, #0
 8002fe0:	d0f9      	beq.n	8002fd6 <__sflush_r+0x1a>
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002fe8:	682f      	ldr	r7, [r5, #0]
 8002fea:	6a21      	ldr	r1, [r4, #32]
 8002fec:	602b      	str	r3, [r5, #0]
 8002fee:	d032      	beq.n	8003056 <__sflush_r+0x9a>
 8002ff0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002ff2:	89a3      	ldrh	r3, [r4, #12]
 8002ff4:	075a      	lsls	r2, r3, #29
 8002ff6:	d505      	bpl.n	8003004 <__sflush_r+0x48>
 8002ff8:	6863      	ldr	r3, [r4, #4]
 8002ffa:	1ac0      	subs	r0, r0, r3
 8002ffc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ffe:	b10b      	cbz	r3, 8003004 <__sflush_r+0x48>
 8003000:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003002:	1ac0      	subs	r0, r0, r3
 8003004:	2300      	movs	r3, #0
 8003006:	4602      	mov	r2, r0
 8003008:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800300a:	6a21      	ldr	r1, [r4, #32]
 800300c:	4628      	mov	r0, r5
 800300e:	47b0      	blx	r6
 8003010:	1c43      	adds	r3, r0, #1
 8003012:	89a3      	ldrh	r3, [r4, #12]
 8003014:	d106      	bne.n	8003024 <__sflush_r+0x68>
 8003016:	6829      	ldr	r1, [r5, #0]
 8003018:	291d      	cmp	r1, #29
 800301a:	d848      	bhi.n	80030ae <__sflush_r+0xf2>
 800301c:	4a29      	ldr	r2, [pc, #164]	; (80030c4 <__sflush_r+0x108>)
 800301e:	40ca      	lsrs	r2, r1
 8003020:	07d6      	lsls	r6, r2, #31
 8003022:	d544      	bpl.n	80030ae <__sflush_r+0xf2>
 8003024:	2200      	movs	r2, #0
 8003026:	6062      	str	r2, [r4, #4]
 8003028:	04d9      	lsls	r1, r3, #19
 800302a:	6922      	ldr	r2, [r4, #16]
 800302c:	6022      	str	r2, [r4, #0]
 800302e:	d504      	bpl.n	800303a <__sflush_r+0x7e>
 8003030:	1c42      	adds	r2, r0, #1
 8003032:	d101      	bne.n	8003038 <__sflush_r+0x7c>
 8003034:	682b      	ldr	r3, [r5, #0]
 8003036:	b903      	cbnz	r3, 800303a <__sflush_r+0x7e>
 8003038:	6560      	str	r0, [r4, #84]	; 0x54
 800303a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800303c:	602f      	str	r7, [r5, #0]
 800303e:	2900      	cmp	r1, #0
 8003040:	d0c9      	beq.n	8002fd6 <__sflush_r+0x1a>
 8003042:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003046:	4299      	cmp	r1, r3
 8003048:	d002      	beq.n	8003050 <__sflush_r+0x94>
 800304a:	4628      	mov	r0, r5
 800304c:	f000 f994 	bl	8003378 <_free_r>
 8003050:	2000      	movs	r0, #0
 8003052:	6360      	str	r0, [r4, #52]	; 0x34
 8003054:	e7c0      	b.n	8002fd8 <__sflush_r+0x1c>
 8003056:	2301      	movs	r3, #1
 8003058:	4628      	mov	r0, r5
 800305a:	47b0      	blx	r6
 800305c:	1c41      	adds	r1, r0, #1
 800305e:	d1c8      	bne.n	8002ff2 <__sflush_r+0x36>
 8003060:	682b      	ldr	r3, [r5, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d0c5      	beq.n	8002ff2 <__sflush_r+0x36>
 8003066:	2b1d      	cmp	r3, #29
 8003068:	d001      	beq.n	800306e <__sflush_r+0xb2>
 800306a:	2b16      	cmp	r3, #22
 800306c:	d101      	bne.n	8003072 <__sflush_r+0xb6>
 800306e:	602f      	str	r7, [r5, #0]
 8003070:	e7b1      	b.n	8002fd6 <__sflush_r+0x1a>
 8003072:	89a3      	ldrh	r3, [r4, #12]
 8003074:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003078:	81a3      	strh	r3, [r4, #12]
 800307a:	e7ad      	b.n	8002fd8 <__sflush_r+0x1c>
 800307c:	690f      	ldr	r7, [r1, #16]
 800307e:	2f00      	cmp	r7, #0
 8003080:	d0a9      	beq.n	8002fd6 <__sflush_r+0x1a>
 8003082:	0793      	lsls	r3, r2, #30
 8003084:	680e      	ldr	r6, [r1, #0]
 8003086:	bf08      	it	eq
 8003088:	694b      	ldreq	r3, [r1, #20]
 800308a:	600f      	str	r7, [r1, #0]
 800308c:	bf18      	it	ne
 800308e:	2300      	movne	r3, #0
 8003090:	eba6 0807 	sub.w	r8, r6, r7
 8003094:	608b      	str	r3, [r1, #8]
 8003096:	f1b8 0f00 	cmp.w	r8, #0
 800309a:	dd9c      	ble.n	8002fd6 <__sflush_r+0x1a>
 800309c:	4643      	mov	r3, r8
 800309e:	463a      	mov	r2, r7
 80030a0:	6a21      	ldr	r1, [r4, #32]
 80030a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80030a4:	4628      	mov	r0, r5
 80030a6:	47b0      	blx	r6
 80030a8:	2800      	cmp	r0, #0
 80030aa:	dc06      	bgt.n	80030ba <__sflush_r+0xfe>
 80030ac:	89a3      	ldrh	r3, [r4, #12]
 80030ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030b2:	81a3      	strh	r3, [r4, #12]
 80030b4:	f04f 30ff 	mov.w	r0, #4294967295
 80030b8:	e78e      	b.n	8002fd8 <__sflush_r+0x1c>
 80030ba:	4407      	add	r7, r0
 80030bc:	eba8 0800 	sub.w	r8, r8, r0
 80030c0:	e7e9      	b.n	8003096 <__sflush_r+0xda>
 80030c2:	bf00      	nop
 80030c4:	20400001 	.word	0x20400001

080030c8 <_fflush_r>:
 80030c8:	b538      	push	{r3, r4, r5, lr}
 80030ca:	690b      	ldr	r3, [r1, #16]
 80030cc:	4605      	mov	r5, r0
 80030ce:	460c      	mov	r4, r1
 80030d0:	b1db      	cbz	r3, 800310a <_fflush_r+0x42>
 80030d2:	b118      	cbz	r0, 80030dc <_fflush_r+0x14>
 80030d4:	6983      	ldr	r3, [r0, #24]
 80030d6:	b90b      	cbnz	r3, 80030dc <_fflush_r+0x14>
 80030d8:	f000 f860 	bl	800319c <__sinit>
 80030dc:	4b0c      	ldr	r3, [pc, #48]	; (8003110 <_fflush_r+0x48>)
 80030de:	429c      	cmp	r4, r3
 80030e0:	d109      	bne.n	80030f6 <_fflush_r+0x2e>
 80030e2:	686c      	ldr	r4, [r5, #4]
 80030e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030e8:	b17b      	cbz	r3, 800310a <_fflush_r+0x42>
 80030ea:	4621      	mov	r1, r4
 80030ec:	4628      	mov	r0, r5
 80030ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030f2:	f7ff bf63 	b.w	8002fbc <__sflush_r>
 80030f6:	4b07      	ldr	r3, [pc, #28]	; (8003114 <_fflush_r+0x4c>)
 80030f8:	429c      	cmp	r4, r3
 80030fa:	d101      	bne.n	8003100 <_fflush_r+0x38>
 80030fc:	68ac      	ldr	r4, [r5, #8]
 80030fe:	e7f1      	b.n	80030e4 <_fflush_r+0x1c>
 8003100:	4b05      	ldr	r3, [pc, #20]	; (8003118 <_fflush_r+0x50>)
 8003102:	429c      	cmp	r4, r3
 8003104:	bf08      	it	eq
 8003106:	68ec      	ldreq	r4, [r5, #12]
 8003108:	e7ec      	b.n	80030e4 <_fflush_r+0x1c>
 800310a:	2000      	movs	r0, #0
 800310c:	bd38      	pop	{r3, r4, r5, pc}
 800310e:	bf00      	nop
 8003110:	08003fc4 	.word	0x08003fc4
 8003114:	08003fe4 	.word	0x08003fe4
 8003118:	08003fa4 	.word	0x08003fa4

0800311c <std>:
 800311c:	2300      	movs	r3, #0
 800311e:	b510      	push	{r4, lr}
 8003120:	4604      	mov	r4, r0
 8003122:	e9c0 3300 	strd	r3, r3, [r0]
 8003126:	6083      	str	r3, [r0, #8]
 8003128:	8181      	strh	r1, [r0, #12]
 800312a:	6643      	str	r3, [r0, #100]	; 0x64
 800312c:	81c2      	strh	r2, [r0, #14]
 800312e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003132:	6183      	str	r3, [r0, #24]
 8003134:	4619      	mov	r1, r3
 8003136:	2208      	movs	r2, #8
 8003138:	305c      	adds	r0, #92	; 0x5c
 800313a:	f7ff fdfb 	bl	8002d34 <memset>
 800313e:	4b05      	ldr	r3, [pc, #20]	; (8003154 <std+0x38>)
 8003140:	6263      	str	r3, [r4, #36]	; 0x24
 8003142:	4b05      	ldr	r3, [pc, #20]	; (8003158 <std+0x3c>)
 8003144:	62a3      	str	r3, [r4, #40]	; 0x28
 8003146:	4b05      	ldr	r3, [pc, #20]	; (800315c <std+0x40>)
 8003148:	62e3      	str	r3, [r4, #44]	; 0x2c
 800314a:	4b05      	ldr	r3, [pc, #20]	; (8003160 <std+0x44>)
 800314c:	6224      	str	r4, [r4, #32]
 800314e:	6323      	str	r3, [r4, #48]	; 0x30
 8003150:	bd10      	pop	{r4, pc}
 8003152:	bf00      	nop
 8003154:	08003a79 	.word	0x08003a79
 8003158:	08003a9b 	.word	0x08003a9b
 800315c:	08003ad3 	.word	0x08003ad3
 8003160:	08003af7 	.word	0x08003af7

08003164 <_cleanup_r>:
 8003164:	4901      	ldr	r1, [pc, #4]	; (800316c <_cleanup_r+0x8>)
 8003166:	f000 b885 	b.w	8003274 <_fwalk_reent>
 800316a:	bf00      	nop
 800316c:	080030c9 	.word	0x080030c9

08003170 <__sfmoreglue>:
 8003170:	b570      	push	{r4, r5, r6, lr}
 8003172:	1e4a      	subs	r2, r1, #1
 8003174:	2568      	movs	r5, #104	; 0x68
 8003176:	4355      	muls	r5, r2
 8003178:	460e      	mov	r6, r1
 800317a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800317e:	f000 f949 	bl	8003414 <_malloc_r>
 8003182:	4604      	mov	r4, r0
 8003184:	b140      	cbz	r0, 8003198 <__sfmoreglue+0x28>
 8003186:	2100      	movs	r1, #0
 8003188:	e9c0 1600 	strd	r1, r6, [r0]
 800318c:	300c      	adds	r0, #12
 800318e:	60a0      	str	r0, [r4, #8]
 8003190:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003194:	f7ff fdce 	bl	8002d34 <memset>
 8003198:	4620      	mov	r0, r4
 800319a:	bd70      	pop	{r4, r5, r6, pc}

0800319c <__sinit>:
 800319c:	6983      	ldr	r3, [r0, #24]
 800319e:	b510      	push	{r4, lr}
 80031a0:	4604      	mov	r4, r0
 80031a2:	bb33      	cbnz	r3, 80031f2 <__sinit+0x56>
 80031a4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80031a8:	6503      	str	r3, [r0, #80]	; 0x50
 80031aa:	4b12      	ldr	r3, [pc, #72]	; (80031f4 <__sinit+0x58>)
 80031ac:	4a12      	ldr	r2, [pc, #72]	; (80031f8 <__sinit+0x5c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6282      	str	r2, [r0, #40]	; 0x28
 80031b2:	4298      	cmp	r0, r3
 80031b4:	bf04      	itt	eq
 80031b6:	2301      	moveq	r3, #1
 80031b8:	6183      	streq	r3, [r0, #24]
 80031ba:	f000 f81f 	bl	80031fc <__sfp>
 80031be:	6060      	str	r0, [r4, #4]
 80031c0:	4620      	mov	r0, r4
 80031c2:	f000 f81b 	bl	80031fc <__sfp>
 80031c6:	60a0      	str	r0, [r4, #8]
 80031c8:	4620      	mov	r0, r4
 80031ca:	f000 f817 	bl	80031fc <__sfp>
 80031ce:	2200      	movs	r2, #0
 80031d0:	60e0      	str	r0, [r4, #12]
 80031d2:	2104      	movs	r1, #4
 80031d4:	6860      	ldr	r0, [r4, #4]
 80031d6:	f7ff ffa1 	bl	800311c <std>
 80031da:	2201      	movs	r2, #1
 80031dc:	2109      	movs	r1, #9
 80031de:	68a0      	ldr	r0, [r4, #8]
 80031e0:	f7ff ff9c 	bl	800311c <std>
 80031e4:	2202      	movs	r2, #2
 80031e6:	2112      	movs	r1, #18
 80031e8:	68e0      	ldr	r0, [r4, #12]
 80031ea:	f7ff ff97 	bl	800311c <std>
 80031ee:	2301      	movs	r3, #1
 80031f0:	61a3      	str	r3, [r4, #24]
 80031f2:	bd10      	pop	{r4, pc}
 80031f4:	08003fa0 	.word	0x08003fa0
 80031f8:	08003165 	.word	0x08003165

080031fc <__sfp>:
 80031fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031fe:	4b1b      	ldr	r3, [pc, #108]	; (800326c <__sfp+0x70>)
 8003200:	681e      	ldr	r6, [r3, #0]
 8003202:	69b3      	ldr	r3, [r6, #24]
 8003204:	4607      	mov	r7, r0
 8003206:	b913      	cbnz	r3, 800320e <__sfp+0x12>
 8003208:	4630      	mov	r0, r6
 800320a:	f7ff ffc7 	bl	800319c <__sinit>
 800320e:	3648      	adds	r6, #72	; 0x48
 8003210:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003214:	3b01      	subs	r3, #1
 8003216:	d503      	bpl.n	8003220 <__sfp+0x24>
 8003218:	6833      	ldr	r3, [r6, #0]
 800321a:	b133      	cbz	r3, 800322a <__sfp+0x2e>
 800321c:	6836      	ldr	r6, [r6, #0]
 800321e:	e7f7      	b.n	8003210 <__sfp+0x14>
 8003220:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003224:	b16d      	cbz	r5, 8003242 <__sfp+0x46>
 8003226:	3468      	adds	r4, #104	; 0x68
 8003228:	e7f4      	b.n	8003214 <__sfp+0x18>
 800322a:	2104      	movs	r1, #4
 800322c:	4638      	mov	r0, r7
 800322e:	f7ff ff9f 	bl	8003170 <__sfmoreglue>
 8003232:	6030      	str	r0, [r6, #0]
 8003234:	2800      	cmp	r0, #0
 8003236:	d1f1      	bne.n	800321c <__sfp+0x20>
 8003238:	230c      	movs	r3, #12
 800323a:	603b      	str	r3, [r7, #0]
 800323c:	4604      	mov	r4, r0
 800323e:	4620      	mov	r0, r4
 8003240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003242:	4b0b      	ldr	r3, [pc, #44]	; (8003270 <__sfp+0x74>)
 8003244:	6665      	str	r5, [r4, #100]	; 0x64
 8003246:	e9c4 5500 	strd	r5, r5, [r4]
 800324a:	60a5      	str	r5, [r4, #8]
 800324c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8003250:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8003254:	2208      	movs	r2, #8
 8003256:	4629      	mov	r1, r5
 8003258:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800325c:	f7ff fd6a 	bl	8002d34 <memset>
 8003260:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003264:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003268:	e7e9      	b.n	800323e <__sfp+0x42>
 800326a:	bf00      	nop
 800326c:	08003fa0 	.word	0x08003fa0
 8003270:	ffff0001 	.word	0xffff0001

08003274 <_fwalk_reent>:
 8003274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003278:	4680      	mov	r8, r0
 800327a:	4689      	mov	r9, r1
 800327c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003280:	2600      	movs	r6, #0
 8003282:	b914      	cbnz	r4, 800328a <_fwalk_reent+0x16>
 8003284:	4630      	mov	r0, r6
 8003286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800328a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800328e:	3f01      	subs	r7, #1
 8003290:	d501      	bpl.n	8003296 <_fwalk_reent+0x22>
 8003292:	6824      	ldr	r4, [r4, #0]
 8003294:	e7f5      	b.n	8003282 <_fwalk_reent+0xe>
 8003296:	89ab      	ldrh	r3, [r5, #12]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d907      	bls.n	80032ac <_fwalk_reent+0x38>
 800329c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032a0:	3301      	adds	r3, #1
 80032a2:	d003      	beq.n	80032ac <_fwalk_reent+0x38>
 80032a4:	4629      	mov	r1, r5
 80032a6:	4640      	mov	r0, r8
 80032a8:	47c8      	blx	r9
 80032aa:	4306      	orrs	r6, r0
 80032ac:	3568      	adds	r5, #104	; 0x68
 80032ae:	e7ee      	b.n	800328e <_fwalk_reent+0x1a>

080032b0 <__swhatbuf_r>:
 80032b0:	b570      	push	{r4, r5, r6, lr}
 80032b2:	460e      	mov	r6, r1
 80032b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032b8:	2900      	cmp	r1, #0
 80032ba:	b096      	sub	sp, #88	; 0x58
 80032bc:	4614      	mov	r4, r2
 80032be:	461d      	mov	r5, r3
 80032c0:	da07      	bge.n	80032d2 <__swhatbuf_r+0x22>
 80032c2:	2300      	movs	r3, #0
 80032c4:	602b      	str	r3, [r5, #0]
 80032c6:	89b3      	ldrh	r3, [r6, #12]
 80032c8:	061a      	lsls	r2, r3, #24
 80032ca:	d410      	bmi.n	80032ee <__swhatbuf_r+0x3e>
 80032cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032d0:	e00e      	b.n	80032f0 <__swhatbuf_r+0x40>
 80032d2:	466a      	mov	r2, sp
 80032d4:	f000 fc36 	bl	8003b44 <_fstat_r>
 80032d8:	2800      	cmp	r0, #0
 80032da:	dbf2      	blt.n	80032c2 <__swhatbuf_r+0x12>
 80032dc:	9a01      	ldr	r2, [sp, #4]
 80032de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80032e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80032e6:	425a      	negs	r2, r3
 80032e8:	415a      	adcs	r2, r3
 80032ea:	602a      	str	r2, [r5, #0]
 80032ec:	e7ee      	b.n	80032cc <__swhatbuf_r+0x1c>
 80032ee:	2340      	movs	r3, #64	; 0x40
 80032f0:	2000      	movs	r0, #0
 80032f2:	6023      	str	r3, [r4, #0]
 80032f4:	b016      	add	sp, #88	; 0x58
 80032f6:	bd70      	pop	{r4, r5, r6, pc}

080032f8 <__smakebuf_r>:
 80032f8:	898b      	ldrh	r3, [r1, #12]
 80032fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80032fc:	079d      	lsls	r5, r3, #30
 80032fe:	4606      	mov	r6, r0
 8003300:	460c      	mov	r4, r1
 8003302:	d507      	bpl.n	8003314 <__smakebuf_r+0x1c>
 8003304:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003308:	6023      	str	r3, [r4, #0]
 800330a:	6123      	str	r3, [r4, #16]
 800330c:	2301      	movs	r3, #1
 800330e:	6163      	str	r3, [r4, #20]
 8003310:	b002      	add	sp, #8
 8003312:	bd70      	pop	{r4, r5, r6, pc}
 8003314:	ab01      	add	r3, sp, #4
 8003316:	466a      	mov	r2, sp
 8003318:	f7ff ffca 	bl	80032b0 <__swhatbuf_r>
 800331c:	9900      	ldr	r1, [sp, #0]
 800331e:	4605      	mov	r5, r0
 8003320:	4630      	mov	r0, r6
 8003322:	f000 f877 	bl	8003414 <_malloc_r>
 8003326:	b948      	cbnz	r0, 800333c <__smakebuf_r+0x44>
 8003328:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800332c:	059a      	lsls	r2, r3, #22
 800332e:	d4ef      	bmi.n	8003310 <__smakebuf_r+0x18>
 8003330:	f023 0303 	bic.w	r3, r3, #3
 8003334:	f043 0302 	orr.w	r3, r3, #2
 8003338:	81a3      	strh	r3, [r4, #12]
 800333a:	e7e3      	b.n	8003304 <__smakebuf_r+0xc>
 800333c:	4b0d      	ldr	r3, [pc, #52]	; (8003374 <__smakebuf_r+0x7c>)
 800333e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003340:	89a3      	ldrh	r3, [r4, #12]
 8003342:	6020      	str	r0, [r4, #0]
 8003344:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003348:	81a3      	strh	r3, [r4, #12]
 800334a:	9b00      	ldr	r3, [sp, #0]
 800334c:	6163      	str	r3, [r4, #20]
 800334e:	9b01      	ldr	r3, [sp, #4]
 8003350:	6120      	str	r0, [r4, #16]
 8003352:	b15b      	cbz	r3, 800336c <__smakebuf_r+0x74>
 8003354:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003358:	4630      	mov	r0, r6
 800335a:	f000 fc05 	bl	8003b68 <_isatty_r>
 800335e:	b128      	cbz	r0, 800336c <__smakebuf_r+0x74>
 8003360:	89a3      	ldrh	r3, [r4, #12]
 8003362:	f023 0303 	bic.w	r3, r3, #3
 8003366:	f043 0301 	orr.w	r3, r3, #1
 800336a:	81a3      	strh	r3, [r4, #12]
 800336c:	89a3      	ldrh	r3, [r4, #12]
 800336e:	431d      	orrs	r5, r3
 8003370:	81a5      	strh	r5, [r4, #12]
 8003372:	e7cd      	b.n	8003310 <__smakebuf_r+0x18>
 8003374:	08003165 	.word	0x08003165

08003378 <_free_r>:
 8003378:	b538      	push	{r3, r4, r5, lr}
 800337a:	4605      	mov	r5, r0
 800337c:	2900      	cmp	r1, #0
 800337e:	d045      	beq.n	800340c <_free_r+0x94>
 8003380:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003384:	1f0c      	subs	r4, r1, #4
 8003386:	2b00      	cmp	r3, #0
 8003388:	bfb8      	it	lt
 800338a:	18e4      	addlt	r4, r4, r3
 800338c:	f000 fc0e 	bl	8003bac <__malloc_lock>
 8003390:	4a1f      	ldr	r2, [pc, #124]	; (8003410 <_free_r+0x98>)
 8003392:	6813      	ldr	r3, [r2, #0]
 8003394:	4610      	mov	r0, r2
 8003396:	b933      	cbnz	r3, 80033a6 <_free_r+0x2e>
 8003398:	6063      	str	r3, [r4, #4]
 800339a:	6014      	str	r4, [r2, #0]
 800339c:	4628      	mov	r0, r5
 800339e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033a2:	f000 bc04 	b.w	8003bae <__malloc_unlock>
 80033a6:	42a3      	cmp	r3, r4
 80033a8:	d90c      	bls.n	80033c4 <_free_r+0x4c>
 80033aa:	6821      	ldr	r1, [r4, #0]
 80033ac:	1862      	adds	r2, r4, r1
 80033ae:	4293      	cmp	r3, r2
 80033b0:	bf04      	itt	eq
 80033b2:	681a      	ldreq	r2, [r3, #0]
 80033b4:	685b      	ldreq	r3, [r3, #4]
 80033b6:	6063      	str	r3, [r4, #4]
 80033b8:	bf04      	itt	eq
 80033ba:	1852      	addeq	r2, r2, r1
 80033bc:	6022      	streq	r2, [r4, #0]
 80033be:	6004      	str	r4, [r0, #0]
 80033c0:	e7ec      	b.n	800339c <_free_r+0x24>
 80033c2:	4613      	mov	r3, r2
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	b10a      	cbz	r2, 80033cc <_free_r+0x54>
 80033c8:	42a2      	cmp	r2, r4
 80033ca:	d9fa      	bls.n	80033c2 <_free_r+0x4a>
 80033cc:	6819      	ldr	r1, [r3, #0]
 80033ce:	1858      	adds	r0, r3, r1
 80033d0:	42a0      	cmp	r0, r4
 80033d2:	d10b      	bne.n	80033ec <_free_r+0x74>
 80033d4:	6820      	ldr	r0, [r4, #0]
 80033d6:	4401      	add	r1, r0
 80033d8:	1858      	adds	r0, r3, r1
 80033da:	4282      	cmp	r2, r0
 80033dc:	6019      	str	r1, [r3, #0]
 80033de:	d1dd      	bne.n	800339c <_free_r+0x24>
 80033e0:	6810      	ldr	r0, [r2, #0]
 80033e2:	6852      	ldr	r2, [r2, #4]
 80033e4:	605a      	str	r2, [r3, #4]
 80033e6:	4401      	add	r1, r0
 80033e8:	6019      	str	r1, [r3, #0]
 80033ea:	e7d7      	b.n	800339c <_free_r+0x24>
 80033ec:	d902      	bls.n	80033f4 <_free_r+0x7c>
 80033ee:	230c      	movs	r3, #12
 80033f0:	602b      	str	r3, [r5, #0]
 80033f2:	e7d3      	b.n	800339c <_free_r+0x24>
 80033f4:	6820      	ldr	r0, [r4, #0]
 80033f6:	1821      	adds	r1, r4, r0
 80033f8:	428a      	cmp	r2, r1
 80033fa:	bf04      	itt	eq
 80033fc:	6811      	ldreq	r1, [r2, #0]
 80033fe:	6852      	ldreq	r2, [r2, #4]
 8003400:	6062      	str	r2, [r4, #4]
 8003402:	bf04      	itt	eq
 8003404:	1809      	addeq	r1, r1, r0
 8003406:	6021      	streq	r1, [r4, #0]
 8003408:	605c      	str	r4, [r3, #4]
 800340a:	e7c7      	b.n	800339c <_free_r+0x24>
 800340c:	bd38      	pop	{r3, r4, r5, pc}
 800340e:	bf00      	nop
 8003410:	20000090 	.word	0x20000090

08003414 <_malloc_r>:
 8003414:	b570      	push	{r4, r5, r6, lr}
 8003416:	1ccd      	adds	r5, r1, #3
 8003418:	f025 0503 	bic.w	r5, r5, #3
 800341c:	3508      	adds	r5, #8
 800341e:	2d0c      	cmp	r5, #12
 8003420:	bf38      	it	cc
 8003422:	250c      	movcc	r5, #12
 8003424:	2d00      	cmp	r5, #0
 8003426:	4606      	mov	r6, r0
 8003428:	db01      	blt.n	800342e <_malloc_r+0x1a>
 800342a:	42a9      	cmp	r1, r5
 800342c:	d903      	bls.n	8003436 <_malloc_r+0x22>
 800342e:	230c      	movs	r3, #12
 8003430:	6033      	str	r3, [r6, #0]
 8003432:	2000      	movs	r0, #0
 8003434:	bd70      	pop	{r4, r5, r6, pc}
 8003436:	f000 fbb9 	bl	8003bac <__malloc_lock>
 800343a:	4a21      	ldr	r2, [pc, #132]	; (80034c0 <_malloc_r+0xac>)
 800343c:	6814      	ldr	r4, [r2, #0]
 800343e:	4621      	mov	r1, r4
 8003440:	b991      	cbnz	r1, 8003468 <_malloc_r+0x54>
 8003442:	4c20      	ldr	r4, [pc, #128]	; (80034c4 <_malloc_r+0xb0>)
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	b91b      	cbnz	r3, 8003450 <_malloc_r+0x3c>
 8003448:	4630      	mov	r0, r6
 800344a:	f000 fb05 	bl	8003a58 <_sbrk_r>
 800344e:	6020      	str	r0, [r4, #0]
 8003450:	4629      	mov	r1, r5
 8003452:	4630      	mov	r0, r6
 8003454:	f000 fb00 	bl	8003a58 <_sbrk_r>
 8003458:	1c43      	adds	r3, r0, #1
 800345a:	d124      	bne.n	80034a6 <_malloc_r+0x92>
 800345c:	230c      	movs	r3, #12
 800345e:	6033      	str	r3, [r6, #0]
 8003460:	4630      	mov	r0, r6
 8003462:	f000 fba4 	bl	8003bae <__malloc_unlock>
 8003466:	e7e4      	b.n	8003432 <_malloc_r+0x1e>
 8003468:	680b      	ldr	r3, [r1, #0]
 800346a:	1b5b      	subs	r3, r3, r5
 800346c:	d418      	bmi.n	80034a0 <_malloc_r+0x8c>
 800346e:	2b0b      	cmp	r3, #11
 8003470:	d90f      	bls.n	8003492 <_malloc_r+0x7e>
 8003472:	600b      	str	r3, [r1, #0]
 8003474:	50cd      	str	r5, [r1, r3]
 8003476:	18cc      	adds	r4, r1, r3
 8003478:	4630      	mov	r0, r6
 800347a:	f000 fb98 	bl	8003bae <__malloc_unlock>
 800347e:	f104 000b 	add.w	r0, r4, #11
 8003482:	1d23      	adds	r3, r4, #4
 8003484:	f020 0007 	bic.w	r0, r0, #7
 8003488:	1ac3      	subs	r3, r0, r3
 800348a:	d0d3      	beq.n	8003434 <_malloc_r+0x20>
 800348c:	425a      	negs	r2, r3
 800348e:	50e2      	str	r2, [r4, r3]
 8003490:	e7d0      	b.n	8003434 <_malloc_r+0x20>
 8003492:	428c      	cmp	r4, r1
 8003494:	684b      	ldr	r3, [r1, #4]
 8003496:	bf16      	itet	ne
 8003498:	6063      	strne	r3, [r4, #4]
 800349a:	6013      	streq	r3, [r2, #0]
 800349c:	460c      	movne	r4, r1
 800349e:	e7eb      	b.n	8003478 <_malloc_r+0x64>
 80034a0:	460c      	mov	r4, r1
 80034a2:	6849      	ldr	r1, [r1, #4]
 80034a4:	e7cc      	b.n	8003440 <_malloc_r+0x2c>
 80034a6:	1cc4      	adds	r4, r0, #3
 80034a8:	f024 0403 	bic.w	r4, r4, #3
 80034ac:	42a0      	cmp	r0, r4
 80034ae:	d005      	beq.n	80034bc <_malloc_r+0xa8>
 80034b0:	1a21      	subs	r1, r4, r0
 80034b2:	4630      	mov	r0, r6
 80034b4:	f000 fad0 	bl	8003a58 <_sbrk_r>
 80034b8:	3001      	adds	r0, #1
 80034ba:	d0cf      	beq.n	800345c <_malloc_r+0x48>
 80034bc:	6025      	str	r5, [r4, #0]
 80034be:	e7db      	b.n	8003478 <_malloc_r+0x64>
 80034c0:	20000090 	.word	0x20000090
 80034c4:	20000094 	.word	0x20000094

080034c8 <__sfputc_r>:
 80034c8:	6893      	ldr	r3, [r2, #8]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	b410      	push	{r4}
 80034d0:	6093      	str	r3, [r2, #8]
 80034d2:	da08      	bge.n	80034e6 <__sfputc_r+0x1e>
 80034d4:	6994      	ldr	r4, [r2, #24]
 80034d6:	42a3      	cmp	r3, r4
 80034d8:	db01      	blt.n	80034de <__sfputc_r+0x16>
 80034da:	290a      	cmp	r1, #10
 80034dc:	d103      	bne.n	80034e6 <__sfputc_r+0x1e>
 80034de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034e2:	f7ff bcab 	b.w	8002e3c <__swbuf_r>
 80034e6:	6813      	ldr	r3, [r2, #0]
 80034e8:	1c58      	adds	r0, r3, #1
 80034ea:	6010      	str	r0, [r2, #0]
 80034ec:	7019      	strb	r1, [r3, #0]
 80034ee:	4608      	mov	r0, r1
 80034f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034f4:	4770      	bx	lr

080034f6 <__sfputs_r>:
 80034f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034f8:	4606      	mov	r6, r0
 80034fa:	460f      	mov	r7, r1
 80034fc:	4614      	mov	r4, r2
 80034fe:	18d5      	adds	r5, r2, r3
 8003500:	42ac      	cmp	r4, r5
 8003502:	d101      	bne.n	8003508 <__sfputs_r+0x12>
 8003504:	2000      	movs	r0, #0
 8003506:	e007      	b.n	8003518 <__sfputs_r+0x22>
 8003508:	463a      	mov	r2, r7
 800350a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800350e:	4630      	mov	r0, r6
 8003510:	f7ff ffda 	bl	80034c8 <__sfputc_r>
 8003514:	1c43      	adds	r3, r0, #1
 8003516:	d1f3      	bne.n	8003500 <__sfputs_r+0xa>
 8003518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800351c <_vfiprintf_r>:
 800351c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003520:	460c      	mov	r4, r1
 8003522:	b09d      	sub	sp, #116	; 0x74
 8003524:	4617      	mov	r7, r2
 8003526:	461d      	mov	r5, r3
 8003528:	4606      	mov	r6, r0
 800352a:	b118      	cbz	r0, 8003534 <_vfiprintf_r+0x18>
 800352c:	6983      	ldr	r3, [r0, #24]
 800352e:	b90b      	cbnz	r3, 8003534 <_vfiprintf_r+0x18>
 8003530:	f7ff fe34 	bl	800319c <__sinit>
 8003534:	4b7c      	ldr	r3, [pc, #496]	; (8003728 <_vfiprintf_r+0x20c>)
 8003536:	429c      	cmp	r4, r3
 8003538:	d158      	bne.n	80035ec <_vfiprintf_r+0xd0>
 800353a:	6874      	ldr	r4, [r6, #4]
 800353c:	89a3      	ldrh	r3, [r4, #12]
 800353e:	0718      	lsls	r0, r3, #28
 8003540:	d55e      	bpl.n	8003600 <_vfiprintf_r+0xe4>
 8003542:	6923      	ldr	r3, [r4, #16]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d05b      	beq.n	8003600 <_vfiprintf_r+0xe4>
 8003548:	2300      	movs	r3, #0
 800354a:	9309      	str	r3, [sp, #36]	; 0x24
 800354c:	2320      	movs	r3, #32
 800354e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003552:	2330      	movs	r3, #48	; 0x30
 8003554:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003558:	9503      	str	r5, [sp, #12]
 800355a:	f04f 0b01 	mov.w	fp, #1
 800355e:	46b8      	mov	r8, r7
 8003560:	4645      	mov	r5, r8
 8003562:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003566:	b10b      	cbz	r3, 800356c <_vfiprintf_r+0x50>
 8003568:	2b25      	cmp	r3, #37	; 0x25
 800356a:	d154      	bne.n	8003616 <_vfiprintf_r+0xfa>
 800356c:	ebb8 0a07 	subs.w	sl, r8, r7
 8003570:	d00b      	beq.n	800358a <_vfiprintf_r+0x6e>
 8003572:	4653      	mov	r3, sl
 8003574:	463a      	mov	r2, r7
 8003576:	4621      	mov	r1, r4
 8003578:	4630      	mov	r0, r6
 800357a:	f7ff ffbc 	bl	80034f6 <__sfputs_r>
 800357e:	3001      	adds	r0, #1
 8003580:	f000 80c2 	beq.w	8003708 <_vfiprintf_r+0x1ec>
 8003584:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003586:	4453      	add	r3, sl
 8003588:	9309      	str	r3, [sp, #36]	; 0x24
 800358a:	f898 3000 	ldrb.w	r3, [r8]
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 80ba 	beq.w	8003708 <_vfiprintf_r+0x1ec>
 8003594:	2300      	movs	r3, #0
 8003596:	f04f 32ff 	mov.w	r2, #4294967295
 800359a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800359e:	9304      	str	r3, [sp, #16]
 80035a0:	9307      	str	r3, [sp, #28]
 80035a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80035a6:	931a      	str	r3, [sp, #104]	; 0x68
 80035a8:	46a8      	mov	r8, r5
 80035aa:	2205      	movs	r2, #5
 80035ac:	f818 1b01 	ldrb.w	r1, [r8], #1
 80035b0:	485e      	ldr	r0, [pc, #376]	; (800372c <_vfiprintf_r+0x210>)
 80035b2:	f7fc fe0d 	bl	80001d0 <memchr>
 80035b6:	9b04      	ldr	r3, [sp, #16]
 80035b8:	bb78      	cbnz	r0, 800361a <_vfiprintf_r+0xfe>
 80035ba:	06d9      	lsls	r1, r3, #27
 80035bc:	bf44      	itt	mi
 80035be:	2220      	movmi	r2, #32
 80035c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80035c4:	071a      	lsls	r2, r3, #28
 80035c6:	bf44      	itt	mi
 80035c8:	222b      	movmi	r2, #43	; 0x2b
 80035ca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80035ce:	782a      	ldrb	r2, [r5, #0]
 80035d0:	2a2a      	cmp	r2, #42	; 0x2a
 80035d2:	d02a      	beq.n	800362a <_vfiprintf_r+0x10e>
 80035d4:	9a07      	ldr	r2, [sp, #28]
 80035d6:	46a8      	mov	r8, r5
 80035d8:	2000      	movs	r0, #0
 80035da:	250a      	movs	r5, #10
 80035dc:	4641      	mov	r1, r8
 80035de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80035e2:	3b30      	subs	r3, #48	; 0x30
 80035e4:	2b09      	cmp	r3, #9
 80035e6:	d969      	bls.n	80036bc <_vfiprintf_r+0x1a0>
 80035e8:	b360      	cbz	r0, 8003644 <_vfiprintf_r+0x128>
 80035ea:	e024      	b.n	8003636 <_vfiprintf_r+0x11a>
 80035ec:	4b50      	ldr	r3, [pc, #320]	; (8003730 <_vfiprintf_r+0x214>)
 80035ee:	429c      	cmp	r4, r3
 80035f0:	d101      	bne.n	80035f6 <_vfiprintf_r+0xda>
 80035f2:	68b4      	ldr	r4, [r6, #8]
 80035f4:	e7a2      	b.n	800353c <_vfiprintf_r+0x20>
 80035f6:	4b4f      	ldr	r3, [pc, #316]	; (8003734 <_vfiprintf_r+0x218>)
 80035f8:	429c      	cmp	r4, r3
 80035fa:	bf08      	it	eq
 80035fc:	68f4      	ldreq	r4, [r6, #12]
 80035fe:	e79d      	b.n	800353c <_vfiprintf_r+0x20>
 8003600:	4621      	mov	r1, r4
 8003602:	4630      	mov	r0, r6
 8003604:	f7ff fc6c 	bl	8002ee0 <__swsetup_r>
 8003608:	2800      	cmp	r0, #0
 800360a:	d09d      	beq.n	8003548 <_vfiprintf_r+0x2c>
 800360c:	f04f 30ff 	mov.w	r0, #4294967295
 8003610:	b01d      	add	sp, #116	; 0x74
 8003612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003616:	46a8      	mov	r8, r5
 8003618:	e7a2      	b.n	8003560 <_vfiprintf_r+0x44>
 800361a:	4a44      	ldr	r2, [pc, #272]	; (800372c <_vfiprintf_r+0x210>)
 800361c:	1a80      	subs	r0, r0, r2
 800361e:	fa0b f000 	lsl.w	r0, fp, r0
 8003622:	4318      	orrs	r0, r3
 8003624:	9004      	str	r0, [sp, #16]
 8003626:	4645      	mov	r5, r8
 8003628:	e7be      	b.n	80035a8 <_vfiprintf_r+0x8c>
 800362a:	9a03      	ldr	r2, [sp, #12]
 800362c:	1d11      	adds	r1, r2, #4
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	9103      	str	r1, [sp, #12]
 8003632:	2a00      	cmp	r2, #0
 8003634:	db01      	blt.n	800363a <_vfiprintf_r+0x11e>
 8003636:	9207      	str	r2, [sp, #28]
 8003638:	e004      	b.n	8003644 <_vfiprintf_r+0x128>
 800363a:	4252      	negs	r2, r2
 800363c:	f043 0302 	orr.w	r3, r3, #2
 8003640:	9207      	str	r2, [sp, #28]
 8003642:	9304      	str	r3, [sp, #16]
 8003644:	f898 3000 	ldrb.w	r3, [r8]
 8003648:	2b2e      	cmp	r3, #46	; 0x2e
 800364a:	d10e      	bne.n	800366a <_vfiprintf_r+0x14e>
 800364c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003650:	2b2a      	cmp	r3, #42	; 0x2a
 8003652:	d138      	bne.n	80036c6 <_vfiprintf_r+0x1aa>
 8003654:	9b03      	ldr	r3, [sp, #12]
 8003656:	1d1a      	adds	r2, r3, #4
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	9203      	str	r2, [sp, #12]
 800365c:	2b00      	cmp	r3, #0
 800365e:	bfb8      	it	lt
 8003660:	f04f 33ff 	movlt.w	r3, #4294967295
 8003664:	f108 0802 	add.w	r8, r8, #2
 8003668:	9305      	str	r3, [sp, #20]
 800366a:	4d33      	ldr	r5, [pc, #204]	; (8003738 <_vfiprintf_r+0x21c>)
 800366c:	f898 1000 	ldrb.w	r1, [r8]
 8003670:	2203      	movs	r2, #3
 8003672:	4628      	mov	r0, r5
 8003674:	f7fc fdac 	bl	80001d0 <memchr>
 8003678:	b140      	cbz	r0, 800368c <_vfiprintf_r+0x170>
 800367a:	2340      	movs	r3, #64	; 0x40
 800367c:	1b40      	subs	r0, r0, r5
 800367e:	fa03 f000 	lsl.w	r0, r3, r0
 8003682:	9b04      	ldr	r3, [sp, #16]
 8003684:	4303      	orrs	r3, r0
 8003686:	f108 0801 	add.w	r8, r8, #1
 800368a:	9304      	str	r3, [sp, #16]
 800368c:	f898 1000 	ldrb.w	r1, [r8]
 8003690:	482a      	ldr	r0, [pc, #168]	; (800373c <_vfiprintf_r+0x220>)
 8003692:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003696:	2206      	movs	r2, #6
 8003698:	f108 0701 	add.w	r7, r8, #1
 800369c:	f7fc fd98 	bl	80001d0 <memchr>
 80036a0:	2800      	cmp	r0, #0
 80036a2:	d037      	beq.n	8003714 <_vfiprintf_r+0x1f8>
 80036a4:	4b26      	ldr	r3, [pc, #152]	; (8003740 <_vfiprintf_r+0x224>)
 80036a6:	bb1b      	cbnz	r3, 80036f0 <_vfiprintf_r+0x1d4>
 80036a8:	9b03      	ldr	r3, [sp, #12]
 80036aa:	3307      	adds	r3, #7
 80036ac:	f023 0307 	bic.w	r3, r3, #7
 80036b0:	3308      	adds	r3, #8
 80036b2:	9303      	str	r3, [sp, #12]
 80036b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036b6:	444b      	add	r3, r9
 80036b8:	9309      	str	r3, [sp, #36]	; 0x24
 80036ba:	e750      	b.n	800355e <_vfiprintf_r+0x42>
 80036bc:	fb05 3202 	mla	r2, r5, r2, r3
 80036c0:	2001      	movs	r0, #1
 80036c2:	4688      	mov	r8, r1
 80036c4:	e78a      	b.n	80035dc <_vfiprintf_r+0xc0>
 80036c6:	2300      	movs	r3, #0
 80036c8:	f108 0801 	add.w	r8, r8, #1
 80036cc:	9305      	str	r3, [sp, #20]
 80036ce:	4619      	mov	r1, r3
 80036d0:	250a      	movs	r5, #10
 80036d2:	4640      	mov	r0, r8
 80036d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80036d8:	3a30      	subs	r2, #48	; 0x30
 80036da:	2a09      	cmp	r2, #9
 80036dc:	d903      	bls.n	80036e6 <_vfiprintf_r+0x1ca>
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d0c3      	beq.n	800366a <_vfiprintf_r+0x14e>
 80036e2:	9105      	str	r1, [sp, #20]
 80036e4:	e7c1      	b.n	800366a <_vfiprintf_r+0x14e>
 80036e6:	fb05 2101 	mla	r1, r5, r1, r2
 80036ea:	2301      	movs	r3, #1
 80036ec:	4680      	mov	r8, r0
 80036ee:	e7f0      	b.n	80036d2 <_vfiprintf_r+0x1b6>
 80036f0:	ab03      	add	r3, sp, #12
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	4622      	mov	r2, r4
 80036f6:	4b13      	ldr	r3, [pc, #76]	; (8003744 <_vfiprintf_r+0x228>)
 80036f8:	a904      	add	r1, sp, #16
 80036fa:	4630      	mov	r0, r6
 80036fc:	f3af 8000 	nop.w
 8003700:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003704:	4681      	mov	r9, r0
 8003706:	d1d5      	bne.n	80036b4 <_vfiprintf_r+0x198>
 8003708:	89a3      	ldrh	r3, [r4, #12]
 800370a:	065b      	lsls	r3, r3, #25
 800370c:	f53f af7e 	bmi.w	800360c <_vfiprintf_r+0xf0>
 8003710:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003712:	e77d      	b.n	8003610 <_vfiprintf_r+0xf4>
 8003714:	ab03      	add	r3, sp, #12
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	4622      	mov	r2, r4
 800371a:	4b0a      	ldr	r3, [pc, #40]	; (8003744 <_vfiprintf_r+0x228>)
 800371c:	a904      	add	r1, sp, #16
 800371e:	4630      	mov	r0, r6
 8003720:	f000 f888 	bl	8003834 <_printf_i>
 8003724:	e7ec      	b.n	8003700 <_vfiprintf_r+0x1e4>
 8003726:	bf00      	nop
 8003728:	08003fc4 	.word	0x08003fc4
 800372c:	08004004 	.word	0x08004004
 8003730:	08003fe4 	.word	0x08003fe4
 8003734:	08003fa4 	.word	0x08003fa4
 8003738:	0800400a 	.word	0x0800400a
 800373c:	0800400e 	.word	0x0800400e
 8003740:	00000000 	.word	0x00000000
 8003744:	080034f7 	.word	0x080034f7

08003748 <_printf_common>:
 8003748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800374c:	4691      	mov	r9, r2
 800374e:	461f      	mov	r7, r3
 8003750:	688a      	ldr	r2, [r1, #8]
 8003752:	690b      	ldr	r3, [r1, #16]
 8003754:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003758:	4293      	cmp	r3, r2
 800375a:	bfb8      	it	lt
 800375c:	4613      	movlt	r3, r2
 800375e:	f8c9 3000 	str.w	r3, [r9]
 8003762:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003766:	4606      	mov	r6, r0
 8003768:	460c      	mov	r4, r1
 800376a:	b112      	cbz	r2, 8003772 <_printf_common+0x2a>
 800376c:	3301      	adds	r3, #1
 800376e:	f8c9 3000 	str.w	r3, [r9]
 8003772:	6823      	ldr	r3, [r4, #0]
 8003774:	0699      	lsls	r1, r3, #26
 8003776:	bf42      	ittt	mi
 8003778:	f8d9 3000 	ldrmi.w	r3, [r9]
 800377c:	3302      	addmi	r3, #2
 800377e:	f8c9 3000 	strmi.w	r3, [r9]
 8003782:	6825      	ldr	r5, [r4, #0]
 8003784:	f015 0506 	ands.w	r5, r5, #6
 8003788:	d107      	bne.n	800379a <_printf_common+0x52>
 800378a:	f104 0a19 	add.w	sl, r4, #25
 800378e:	68e3      	ldr	r3, [r4, #12]
 8003790:	f8d9 2000 	ldr.w	r2, [r9]
 8003794:	1a9b      	subs	r3, r3, r2
 8003796:	42ab      	cmp	r3, r5
 8003798:	dc28      	bgt.n	80037ec <_printf_common+0xa4>
 800379a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800379e:	6822      	ldr	r2, [r4, #0]
 80037a0:	3300      	adds	r3, #0
 80037a2:	bf18      	it	ne
 80037a4:	2301      	movne	r3, #1
 80037a6:	0692      	lsls	r2, r2, #26
 80037a8:	d42d      	bmi.n	8003806 <_printf_common+0xbe>
 80037aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80037ae:	4639      	mov	r1, r7
 80037b0:	4630      	mov	r0, r6
 80037b2:	47c0      	blx	r8
 80037b4:	3001      	adds	r0, #1
 80037b6:	d020      	beq.n	80037fa <_printf_common+0xb2>
 80037b8:	6823      	ldr	r3, [r4, #0]
 80037ba:	68e5      	ldr	r5, [r4, #12]
 80037bc:	f8d9 2000 	ldr.w	r2, [r9]
 80037c0:	f003 0306 	and.w	r3, r3, #6
 80037c4:	2b04      	cmp	r3, #4
 80037c6:	bf08      	it	eq
 80037c8:	1aad      	subeq	r5, r5, r2
 80037ca:	68a3      	ldr	r3, [r4, #8]
 80037cc:	6922      	ldr	r2, [r4, #16]
 80037ce:	bf0c      	ite	eq
 80037d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037d4:	2500      	movne	r5, #0
 80037d6:	4293      	cmp	r3, r2
 80037d8:	bfc4      	itt	gt
 80037da:	1a9b      	subgt	r3, r3, r2
 80037dc:	18ed      	addgt	r5, r5, r3
 80037de:	f04f 0900 	mov.w	r9, #0
 80037e2:	341a      	adds	r4, #26
 80037e4:	454d      	cmp	r5, r9
 80037e6:	d11a      	bne.n	800381e <_printf_common+0xd6>
 80037e8:	2000      	movs	r0, #0
 80037ea:	e008      	b.n	80037fe <_printf_common+0xb6>
 80037ec:	2301      	movs	r3, #1
 80037ee:	4652      	mov	r2, sl
 80037f0:	4639      	mov	r1, r7
 80037f2:	4630      	mov	r0, r6
 80037f4:	47c0      	blx	r8
 80037f6:	3001      	adds	r0, #1
 80037f8:	d103      	bne.n	8003802 <_printf_common+0xba>
 80037fa:	f04f 30ff 	mov.w	r0, #4294967295
 80037fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003802:	3501      	adds	r5, #1
 8003804:	e7c3      	b.n	800378e <_printf_common+0x46>
 8003806:	18e1      	adds	r1, r4, r3
 8003808:	1c5a      	adds	r2, r3, #1
 800380a:	2030      	movs	r0, #48	; 0x30
 800380c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003810:	4422      	add	r2, r4
 8003812:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003816:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800381a:	3302      	adds	r3, #2
 800381c:	e7c5      	b.n	80037aa <_printf_common+0x62>
 800381e:	2301      	movs	r3, #1
 8003820:	4622      	mov	r2, r4
 8003822:	4639      	mov	r1, r7
 8003824:	4630      	mov	r0, r6
 8003826:	47c0      	blx	r8
 8003828:	3001      	adds	r0, #1
 800382a:	d0e6      	beq.n	80037fa <_printf_common+0xb2>
 800382c:	f109 0901 	add.w	r9, r9, #1
 8003830:	e7d8      	b.n	80037e4 <_printf_common+0x9c>
	...

08003834 <_printf_i>:
 8003834:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003838:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800383c:	460c      	mov	r4, r1
 800383e:	7e09      	ldrb	r1, [r1, #24]
 8003840:	b085      	sub	sp, #20
 8003842:	296e      	cmp	r1, #110	; 0x6e
 8003844:	4617      	mov	r7, r2
 8003846:	4606      	mov	r6, r0
 8003848:	4698      	mov	r8, r3
 800384a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800384c:	f000 80b3 	beq.w	80039b6 <_printf_i+0x182>
 8003850:	d822      	bhi.n	8003898 <_printf_i+0x64>
 8003852:	2963      	cmp	r1, #99	; 0x63
 8003854:	d036      	beq.n	80038c4 <_printf_i+0x90>
 8003856:	d80a      	bhi.n	800386e <_printf_i+0x3a>
 8003858:	2900      	cmp	r1, #0
 800385a:	f000 80b9 	beq.w	80039d0 <_printf_i+0x19c>
 800385e:	2958      	cmp	r1, #88	; 0x58
 8003860:	f000 8083 	beq.w	800396a <_printf_i+0x136>
 8003864:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003868:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800386c:	e032      	b.n	80038d4 <_printf_i+0xa0>
 800386e:	2964      	cmp	r1, #100	; 0x64
 8003870:	d001      	beq.n	8003876 <_printf_i+0x42>
 8003872:	2969      	cmp	r1, #105	; 0x69
 8003874:	d1f6      	bne.n	8003864 <_printf_i+0x30>
 8003876:	6820      	ldr	r0, [r4, #0]
 8003878:	6813      	ldr	r3, [r2, #0]
 800387a:	0605      	lsls	r5, r0, #24
 800387c:	f103 0104 	add.w	r1, r3, #4
 8003880:	d52a      	bpl.n	80038d8 <_printf_i+0xa4>
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6011      	str	r1, [r2, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	da03      	bge.n	8003892 <_printf_i+0x5e>
 800388a:	222d      	movs	r2, #45	; 0x2d
 800388c:	425b      	negs	r3, r3
 800388e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003892:	486f      	ldr	r0, [pc, #444]	; (8003a50 <_printf_i+0x21c>)
 8003894:	220a      	movs	r2, #10
 8003896:	e039      	b.n	800390c <_printf_i+0xd8>
 8003898:	2973      	cmp	r1, #115	; 0x73
 800389a:	f000 809d 	beq.w	80039d8 <_printf_i+0x1a4>
 800389e:	d808      	bhi.n	80038b2 <_printf_i+0x7e>
 80038a0:	296f      	cmp	r1, #111	; 0x6f
 80038a2:	d020      	beq.n	80038e6 <_printf_i+0xb2>
 80038a4:	2970      	cmp	r1, #112	; 0x70
 80038a6:	d1dd      	bne.n	8003864 <_printf_i+0x30>
 80038a8:	6823      	ldr	r3, [r4, #0]
 80038aa:	f043 0320 	orr.w	r3, r3, #32
 80038ae:	6023      	str	r3, [r4, #0]
 80038b0:	e003      	b.n	80038ba <_printf_i+0x86>
 80038b2:	2975      	cmp	r1, #117	; 0x75
 80038b4:	d017      	beq.n	80038e6 <_printf_i+0xb2>
 80038b6:	2978      	cmp	r1, #120	; 0x78
 80038b8:	d1d4      	bne.n	8003864 <_printf_i+0x30>
 80038ba:	2378      	movs	r3, #120	; 0x78
 80038bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80038c0:	4864      	ldr	r0, [pc, #400]	; (8003a54 <_printf_i+0x220>)
 80038c2:	e055      	b.n	8003970 <_printf_i+0x13c>
 80038c4:	6813      	ldr	r3, [r2, #0]
 80038c6:	1d19      	adds	r1, r3, #4
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6011      	str	r1, [r2, #0]
 80038cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80038d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80038d4:	2301      	movs	r3, #1
 80038d6:	e08c      	b.n	80039f2 <_printf_i+0x1be>
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6011      	str	r1, [r2, #0]
 80038dc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80038e0:	bf18      	it	ne
 80038e2:	b21b      	sxthne	r3, r3
 80038e4:	e7cf      	b.n	8003886 <_printf_i+0x52>
 80038e6:	6813      	ldr	r3, [r2, #0]
 80038e8:	6825      	ldr	r5, [r4, #0]
 80038ea:	1d18      	adds	r0, r3, #4
 80038ec:	6010      	str	r0, [r2, #0]
 80038ee:	0628      	lsls	r0, r5, #24
 80038f0:	d501      	bpl.n	80038f6 <_printf_i+0xc2>
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	e002      	b.n	80038fc <_printf_i+0xc8>
 80038f6:	0668      	lsls	r0, r5, #25
 80038f8:	d5fb      	bpl.n	80038f2 <_printf_i+0xbe>
 80038fa:	881b      	ldrh	r3, [r3, #0]
 80038fc:	4854      	ldr	r0, [pc, #336]	; (8003a50 <_printf_i+0x21c>)
 80038fe:	296f      	cmp	r1, #111	; 0x6f
 8003900:	bf14      	ite	ne
 8003902:	220a      	movne	r2, #10
 8003904:	2208      	moveq	r2, #8
 8003906:	2100      	movs	r1, #0
 8003908:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800390c:	6865      	ldr	r5, [r4, #4]
 800390e:	60a5      	str	r5, [r4, #8]
 8003910:	2d00      	cmp	r5, #0
 8003912:	f2c0 8095 	blt.w	8003a40 <_printf_i+0x20c>
 8003916:	6821      	ldr	r1, [r4, #0]
 8003918:	f021 0104 	bic.w	r1, r1, #4
 800391c:	6021      	str	r1, [r4, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d13d      	bne.n	800399e <_printf_i+0x16a>
 8003922:	2d00      	cmp	r5, #0
 8003924:	f040 808e 	bne.w	8003a44 <_printf_i+0x210>
 8003928:	4665      	mov	r5, ip
 800392a:	2a08      	cmp	r2, #8
 800392c:	d10b      	bne.n	8003946 <_printf_i+0x112>
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	07db      	lsls	r3, r3, #31
 8003932:	d508      	bpl.n	8003946 <_printf_i+0x112>
 8003934:	6923      	ldr	r3, [r4, #16]
 8003936:	6862      	ldr	r2, [r4, #4]
 8003938:	429a      	cmp	r2, r3
 800393a:	bfde      	ittt	le
 800393c:	2330      	movle	r3, #48	; 0x30
 800393e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003942:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003946:	ebac 0305 	sub.w	r3, ip, r5
 800394a:	6123      	str	r3, [r4, #16]
 800394c:	f8cd 8000 	str.w	r8, [sp]
 8003950:	463b      	mov	r3, r7
 8003952:	aa03      	add	r2, sp, #12
 8003954:	4621      	mov	r1, r4
 8003956:	4630      	mov	r0, r6
 8003958:	f7ff fef6 	bl	8003748 <_printf_common>
 800395c:	3001      	adds	r0, #1
 800395e:	d14d      	bne.n	80039fc <_printf_i+0x1c8>
 8003960:	f04f 30ff 	mov.w	r0, #4294967295
 8003964:	b005      	add	sp, #20
 8003966:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800396a:	4839      	ldr	r0, [pc, #228]	; (8003a50 <_printf_i+0x21c>)
 800396c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003970:	6813      	ldr	r3, [r2, #0]
 8003972:	6821      	ldr	r1, [r4, #0]
 8003974:	1d1d      	adds	r5, r3, #4
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	6015      	str	r5, [r2, #0]
 800397a:	060a      	lsls	r2, r1, #24
 800397c:	d50b      	bpl.n	8003996 <_printf_i+0x162>
 800397e:	07ca      	lsls	r2, r1, #31
 8003980:	bf44      	itt	mi
 8003982:	f041 0120 	orrmi.w	r1, r1, #32
 8003986:	6021      	strmi	r1, [r4, #0]
 8003988:	b91b      	cbnz	r3, 8003992 <_printf_i+0x15e>
 800398a:	6822      	ldr	r2, [r4, #0]
 800398c:	f022 0220 	bic.w	r2, r2, #32
 8003990:	6022      	str	r2, [r4, #0]
 8003992:	2210      	movs	r2, #16
 8003994:	e7b7      	b.n	8003906 <_printf_i+0xd2>
 8003996:	064d      	lsls	r5, r1, #25
 8003998:	bf48      	it	mi
 800399a:	b29b      	uxthmi	r3, r3
 800399c:	e7ef      	b.n	800397e <_printf_i+0x14a>
 800399e:	4665      	mov	r5, ip
 80039a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80039a4:	fb02 3311 	mls	r3, r2, r1, r3
 80039a8:	5cc3      	ldrb	r3, [r0, r3]
 80039aa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80039ae:	460b      	mov	r3, r1
 80039b0:	2900      	cmp	r1, #0
 80039b2:	d1f5      	bne.n	80039a0 <_printf_i+0x16c>
 80039b4:	e7b9      	b.n	800392a <_printf_i+0xf6>
 80039b6:	6813      	ldr	r3, [r2, #0]
 80039b8:	6825      	ldr	r5, [r4, #0]
 80039ba:	6961      	ldr	r1, [r4, #20]
 80039bc:	1d18      	adds	r0, r3, #4
 80039be:	6010      	str	r0, [r2, #0]
 80039c0:	0628      	lsls	r0, r5, #24
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	d501      	bpl.n	80039ca <_printf_i+0x196>
 80039c6:	6019      	str	r1, [r3, #0]
 80039c8:	e002      	b.n	80039d0 <_printf_i+0x19c>
 80039ca:	066a      	lsls	r2, r5, #25
 80039cc:	d5fb      	bpl.n	80039c6 <_printf_i+0x192>
 80039ce:	8019      	strh	r1, [r3, #0]
 80039d0:	2300      	movs	r3, #0
 80039d2:	6123      	str	r3, [r4, #16]
 80039d4:	4665      	mov	r5, ip
 80039d6:	e7b9      	b.n	800394c <_printf_i+0x118>
 80039d8:	6813      	ldr	r3, [r2, #0]
 80039da:	1d19      	adds	r1, r3, #4
 80039dc:	6011      	str	r1, [r2, #0]
 80039de:	681d      	ldr	r5, [r3, #0]
 80039e0:	6862      	ldr	r2, [r4, #4]
 80039e2:	2100      	movs	r1, #0
 80039e4:	4628      	mov	r0, r5
 80039e6:	f7fc fbf3 	bl	80001d0 <memchr>
 80039ea:	b108      	cbz	r0, 80039f0 <_printf_i+0x1bc>
 80039ec:	1b40      	subs	r0, r0, r5
 80039ee:	6060      	str	r0, [r4, #4]
 80039f0:	6863      	ldr	r3, [r4, #4]
 80039f2:	6123      	str	r3, [r4, #16]
 80039f4:	2300      	movs	r3, #0
 80039f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039fa:	e7a7      	b.n	800394c <_printf_i+0x118>
 80039fc:	6923      	ldr	r3, [r4, #16]
 80039fe:	462a      	mov	r2, r5
 8003a00:	4639      	mov	r1, r7
 8003a02:	4630      	mov	r0, r6
 8003a04:	47c0      	blx	r8
 8003a06:	3001      	adds	r0, #1
 8003a08:	d0aa      	beq.n	8003960 <_printf_i+0x12c>
 8003a0a:	6823      	ldr	r3, [r4, #0]
 8003a0c:	079b      	lsls	r3, r3, #30
 8003a0e:	d413      	bmi.n	8003a38 <_printf_i+0x204>
 8003a10:	68e0      	ldr	r0, [r4, #12]
 8003a12:	9b03      	ldr	r3, [sp, #12]
 8003a14:	4298      	cmp	r0, r3
 8003a16:	bfb8      	it	lt
 8003a18:	4618      	movlt	r0, r3
 8003a1a:	e7a3      	b.n	8003964 <_printf_i+0x130>
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	464a      	mov	r2, r9
 8003a20:	4639      	mov	r1, r7
 8003a22:	4630      	mov	r0, r6
 8003a24:	47c0      	blx	r8
 8003a26:	3001      	adds	r0, #1
 8003a28:	d09a      	beq.n	8003960 <_printf_i+0x12c>
 8003a2a:	3501      	adds	r5, #1
 8003a2c:	68e3      	ldr	r3, [r4, #12]
 8003a2e:	9a03      	ldr	r2, [sp, #12]
 8003a30:	1a9b      	subs	r3, r3, r2
 8003a32:	42ab      	cmp	r3, r5
 8003a34:	dcf2      	bgt.n	8003a1c <_printf_i+0x1e8>
 8003a36:	e7eb      	b.n	8003a10 <_printf_i+0x1dc>
 8003a38:	2500      	movs	r5, #0
 8003a3a:	f104 0919 	add.w	r9, r4, #25
 8003a3e:	e7f5      	b.n	8003a2c <_printf_i+0x1f8>
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1ac      	bne.n	800399e <_printf_i+0x16a>
 8003a44:	7803      	ldrb	r3, [r0, #0]
 8003a46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a4e:	e76c      	b.n	800392a <_printf_i+0xf6>
 8003a50:	08004015 	.word	0x08004015
 8003a54:	08004026 	.word	0x08004026

08003a58 <_sbrk_r>:
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	4c06      	ldr	r4, [pc, #24]	; (8003a74 <_sbrk_r+0x1c>)
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	4605      	mov	r5, r0
 8003a60:	4608      	mov	r0, r1
 8003a62:	6023      	str	r3, [r4, #0]
 8003a64:	f7fd fce6 	bl	8001434 <_sbrk>
 8003a68:	1c43      	adds	r3, r0, #1
 8003a6a:	d102      	bne.n	8003a72 <_sbrk_r+0x1a>
 8003a6c:	6823      	ldr	r3, [r4, #0]
 8003a6e:	b103      	cbz	r3, 8003a72 <_sbrk_r+0x1a>
 8003a70:	602b      	str	r3, [r5, #0]
 8003a72:	bd38      	pop	{r3, r4, r5, pc}
 8003a74:	20000324 	.word	0x20000324

08003a78 <__sread>:
 8003a78:	b510      	push	{r4, lr}
 8003a7a:	460c      	mov	r4, r1
 8003a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a80:	f000 f896 	bl	8003bb0 <_read_r>
 8003a84:	2800      	cmp	r0, #0
 8003a86:	bfab      	itete	ge
 8003a88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003a8a:	89a3      	ldrhlt	r3, [r4, #12]
 8003a8c:	181b      	addge	r3, r3, r0
 8003a8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003a92:	bfac      	ite	ge
 8003a94:	6563      	strge	r3, [r4, #84]	; 0x54
 8003a96:	81a3      	strhlt	r3, [r4, #12]
 8003a98:	bd10      	pop	{r4, pc}

08003a9a <__swrite>:
 8003a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a9e:	461f      	mov	r7, r3
 8003aa0:	898b      	ldrh	r3, [r1, #12]
 8003aa2:	05db      	lsls	r3, r3, #23
 8003aa4:	4605      	mov	r5, r0
 8003aa6:	460c      	mov	r4, r1
 8003aa8:	4616      	mov	r6, r2
 8003aaa:	d505      	bpl.n	8003ab8 <__swrite+0x1e>
 8003aac:	2302      	movs	r3, #2
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ab4:	f000 f868 	bl	8003b88 <_lseek_r>
 8003ab8:	89a3      	ldrh	r3, [r4, #12]
 8003aba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003abe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ac2:	81a3      	strh	r3, [r4, #12]
 8003ac4:	4632      	mov	r2, r6
 8003ac6:	463b      	mov	r3, r7
 8003ac8:	4628      	mov	r0, r5
 8003aca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ace:	f000 b817 	b.w	8003b00 <_write_r>

08003ad2 <__sseek>:
 8003ad2:	b510      	push	{r4, lr}
 8003ad4:	460c      	mov	r4, r1
 8003ad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ada:	f000 f855 	bl	8003b88 <_lseek_r>
 8003ade:	1c43      	adds	r3, r0, #1
 8003ae0:	89a3      	ldrh	r3, [r4, #12]
 8003ae2:	bf15      	itete	ne
 8003ae4:	6560      	strne	r0, [r4, #84]	; 0x54
 8003ae6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003aea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003aee:	81a3      	strheq	r3, [r4, #12]
 8003af0:	bf18      	it	ne
 8003af2:	81a3      	strhne	r3, [r4, #12]
 8003af4:	bd10      	pop	{r4, pc}

08003af6 <__sclose>:
 8003af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003afa:	f000 b813 	b.w	8003b24 <_close_r>
	...

08003b00 <_write_r>:
 8003b00:	b538      	push	{r3, r4, r5, lr}
 8003b02:	4c07      	ldr	r4, [pc, #28]	; (8003b20 <_write_r+0x20>)
 8003b04:	4605      	mov	r5, r0
 8003b06:	4608      	mov	r0, r1
 8003b08:	4611      	mov	r1, r2
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	6022      	str	r2, [r4, #0]
 8003b0e:	461a      	mov	r2, r3
 8003b10:	f7fd fc40 	bl	8001394 <_write>
 8003b14:	1c43      	adds	r3, r0, #1
 8003b16:	d102      	bne.n	8003b1e <_write_r+0x1e>
 8003b18:	6823      	ldr	r3, [r4, #0]
 8003b1a:	b103      	cbz	r3, 8003b1e <_write_r+0x1e>
 8003b1c:	602b      	str	r3, [r5, #0]
 8003b1e:	bd38      	pop	{r3, r4, r5, pc}
 8003b20:	20000324 	.word	0x20000324

08003b24 <_close_r>:
 8003b24:	b538      	push	{r3, r4, r5, lr}
 8003b26:	4c06      	ldr	r4, [pc, #24]	; (8003b40 <_close_r+0x1c>)
 8003b28:	2300      	movs	r3, #0
 8003b2a:	4605      	mov	r5, r0
 8003b2c:	4608      	mov	r0, r1
 8003b2e:	6023      	str	r3, [r4, #0]
 8003b30:	f7fd fc4c 	bl	80013cc <_close>
 8003b34:	1c43      	adds	r3, r0, #1
 8003b36:	d102      	bne.n	8003b3e <_close_r+0x1a>
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	b103      	cbz	r3, 8003b3e <_close_r+0x1a>
 8003b3c:	602b      	str	r3, [r5, #0]
 8003b3e:	bd38      	pop	{r3, r4, r5, pc}
 8003b40:	20000324 	.word	0x20000324

08003b44 <_fstat_r>:
 8003b44:	b538      	push	{r3, r4, r5, lr}
 8003b46:	4c07      	ldr	r4, [pc, #28]	; (8003b64 <_fstat_r+0x20>)
 8003b48:	2300      	movs	r3, #0
 8003b4a:	4605      	mov	r5, r0
 8003b4c:	4608      	mov	r0, r1
 8003b4e:	4611      	mov	r1, r2
 8003b50:	6023      	str	r3, [r4, #0]
 8003b52:	f7fd fc47 	bl	80013e4 <_fstat>
 8003b56:	1c43      	adds	r3, r0, #1
 8003b58:	d102      	bne.n	8003b60 <_fstat_r+0x1c>
 8003b5a:	6823      	ldr	r3, [r4, #0]
 8003b5c:	b103      	cbz	r3, 8003b60 <_fstat_r+0x1c>
 8003b5e:	602b      	str	r3, [r5, #0]
 8003b60:	bd38      	pop	{r3, r4, r5, pc}
 8003b62:	bf00      	nop
 8003b64:	20000324 	.word	0x20000324

08003b68 <_isatty_r>:
 8003b68:	b538      	push	{r3, r4, r5, lr}
 8003b6a:	4c06      	ldr	r4, [pc, #24]	; (8003b84 <_isatty_r+0x1c>)
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	4605      	mov	r5, r0
 8003b70:	4608      	mov	r0, r1
 8003b72:	6023      	str	r3, [r4, #0]
 8003b74:	f7fd fc46 	bl	8001404 <_isatty>
 8003b78:	1c43      	adds	r3, r0, #1
 8003b7a:	d102      	bne.n	8003b82 <_isatty_r+0x1a>
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	b103      	cbz	r3, 8003b82 <_isatty_r+0x1a>
 8003b80:	602b      	str	r3, [r5, #0]
 8003b82:	bd38      	pop	{r3, r4, r5, pc}
 8003b84:	20000324 	.word	0x20000324

08003b88 <_lseek_r>:
 8003b88:	b538      	push	{r3, r4, r5, lr}
 8003b8a:	4c07      	ldr	r4, [pc, #28]	; (8003ba8 <_lseek_r+0x20>)
 8003b8c:	4605      	mov	r5, r0
 8003b8e:	4608      	mov	r0, r1
 8003b90:	4611      	mov	r1, r2
 8003b92:	2200      	movs	r2, #0
 8003b94:	6022      	str	r2, [r4, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	f7fd fc3f 	bl	800141a <_lseek>
 8003b9c:	1c43      	adds	r3, r0, #1
 8003b9e:	d102      	bne.n	8003ba6 <_lseek_r+0x1e>
 8003ba0:	6823      	ldr	r3, [r4, #0]
 8003ba2:	b103      	cbz	r3, 8003ba6 <_lseek_r+0x1e>
 8003ba4:	602b      	str	r3, [r5, #0]
 8003ba6:	bd38      	pop	{r3, r4, r5, pc}
 8003ba8:	20000324 	.word	0x20000324

08003bac <__malloc_lock>:
 8003bac:	4770      	bx	lr

08003bae <__malloc_unlock>:
 8003bae:	4770      	bx	lr

08003bb0 <_read_r>:
 8003bb0:	b538      	push	{r3, r4, r5, lr}
 8003bb2:	4c07      	ldr	r4, [pc, #28]	; (8003bd0 <_read_r+0x20>)
 8003bb4:	4605      	mov	r5, r0
 8003bb6:	4608      	mov	r0, r1
 8003bb8:	4611      	mov	r1, r2
 8003bba:	2200      	movs	r2, #0
 8003bbc:	6022      	str	r2, [r4, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	f7fd fbcb 	bl	800135a <_read>
 8003bc4:	1c43      	adds	r3, r0, #1
 8003bc6:	d102      	bne.n	8003bce <_read_r+0x1e>
 8003bc8:	6823      	ldr	r3, [r4, #0]
 8003bca:	b103      	cbz	r3, 8003bce <_read_r+0x1e>
 8003bcc:	602b      	str	r3, [r5, #0]
 8003bce:	bd38      	pop	{r3, r4, r5, pc}
 8003bd0:	20000324 	.word	0x20000324

08003bd4 <_init>:
 8003bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bd6:	bf00      	nop
 8003bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bda:	bc08      	pop	{r3}
 8003bdc:	469e      	mov	lr, r3
 8003bde:	4770      	bx	lr

08003be0 <_fini>:
 8003be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be2:	bf00      	nop
 8003be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003be6:	bc08      	pop	{r3}
 8003be8:	469e      	mov	lr, r3
 8003bea:	4770      	bx	lr
