[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2577500 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5128721 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 19 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7679010 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 01 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10185148 heartbeat IPC: 3.99 cumulative IPC: 3.927 (Simulation time: 00 hr 15 min 44 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 12688582 cumulative IPC: 3.941 (Simulation time: 00 hr 19 min 35 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 12688582 cumulative IPC: 3.941 (Simulation time: 00 hr 19 min 35 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 12688584 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 19 min 35 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 17189135 heartbeat IPC: 2.222 cumulative IPC: 2.222 (Simulation time: 00 hr 25 min 20 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 22146729 heartbeat IPC: 2.017 cumulative IPC: 2.115 (Simulation time: 00 hr 31 min 19 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 27136231 heartbeat IPC: 2.004 cumulative IPC: 2.076 (Simulation time: 00 hr 37 min 16 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 32163471 heartbeat IPC: 1.989 cumulative IPC: 2.054 (Simulation time: 00 hr 43 min 14 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 37186895 heartbeat IPC: 1.991 cumulative IPC: 2.041 (Simulation time: 00 hr 48 min 56 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 42207513 heartbeat IPC: 1.992 cumulative IPC: 2.033 (Simulation time: 00 hr 54 min 42 sec)
Heartbeat CPU 0 instructions: 120000024 cycles: 47235857 heartbeat IPC: 1.989 cumulative IPC: 2.026 (Simulation time: 01 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 130000028 cycles: 52259567 heartbeat IPC: 1.991 cumulative IPC: 2.022 (Simulation time: 01 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 140000031 cycles: 57289454 heartbeat IPC: 1.988 cumulative IPC: 2.018 (Simulation time: 01 hr 11 min 40 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 49617381 cumulative IPC: 2.015 (Simulation time: 01 hr 18 min 01 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 49617381 cumulative IPC: 2.015 (Simulation time: 01 hr 18 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.015 instructions: 100000004 cycles: 49617381
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 105.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6802 HIT:       6797 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6802 HIT:       6797 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 576.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1325622 HIT:     938709 MISS:     386913 MSHR_MERGE:        917
cpu0->cpu0_L2C LOAD         ACCESS:     137328 HIT:     134105 MISS:       3223 MSHR_MERGE:          3
cpu0->cpu0_L2C RFO          ACCESS:     266226 HIT:      16691 MISS:     249535 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     655111 HIT:     642790 MISS:      12321 MSHR_MERGE:        914
cpu0->cpu0_L2C WRITE        ACCESS:     266947 HIT:     145120 MISS:     121827 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          3 MISS:          7 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     655265 ISSUED:     655111 USEFUL:        112 USELESS:        311
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 45.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19783932 HIT:   19783924 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19783932 HIT:   19783924 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 90.25 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44784391 HIT:   42665986 MISS:    2118405 MSHR_MERGE:    1714848
cpu0->cpu0_L1D LOAD         ACCESS:   31885548 HIT:   31742247 MISS:     143301 MSHR_MERGE:       5980
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12898833 HIT:   10923739 MISS:    1975094 MSHR_MERGE:    1708868
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 49.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18426848 HIT:   18426848 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18426848 HIT:   18426848 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42680509 HIT:   42669131 MISS:      11378 MSHR_MERGE:       4576
cpu0->cpu0_DTLB LOAD         ACCESS:   42680509 HIT:   42669131 MISS:      11378 MSHR_MERGE:       4576
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.434 cycles
cpu0->LLC TOTAL        ACCESS:     514034 HIT:     449828 MISS:      64206 MSHR_MERGE:        238
cpu0->LLC LOAD         ACCESS:       3220 HIT:       2976 MISS:        244 MSHR_MERGE:         23
cpu0->LLC RFO          ACCESS:     249535 HIT:     187167 MISS:      62368 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      11350 HIT:      10289 MISS:       1061 MSHR_MERGE:        215
cpu0->LLC WRITE        ACCESS:     249922 HIT:     249395 MISS:        527 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:          7 HIT:          1 MISS:          6 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 202.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:      63429
  AVG DBUS CONGESTED CYCLE: 7.298
Channel 0 WQ ROW_BUFFER_HIT:       1911
  ROW_BUFFER_MISS:      61173
  FULL:          0
Channel 0 REFRESHES ISSUED:       4135
