id	area	title	year	x	y	ix
1511813	EDA	potential of using block floating point arithmetic in asip-based gnss-receivers	2010	-9.213329014944787	13.651899089807117	1511840
1512954	EDA	reduced complexity rate-matching/de-matching architecture for the lte turbo code	2014	-10.547680390350976	14.986631128783856	1512981
1516164	EDA	low complexity pipeline fft processor for mimo-ofdm systems	2007	-9.729368100601217	14.810308505342045	1516191
1516452	DB	a realistic distributed storage system: the rack model	2013	-10.844742722481737	14.752457428206085	1516479
1518051	Arch	overlapped list successive cancellation approach for hardware efficient polar code decoder	2016	-10.46900820895176	14.760420966435747	1518078
1519084	Robotics	implementation of a high-throughput and area-efficient mimo detector based on modified dijkstra's search	2009	-10.15896997963684	14.913359751306832	1519111
1519234	Arch	efficient check node processing architectures for non-binary ldpc decoding using power representation	2012	-10.374870300458767	14.618898204919915	1519261
1519253	EDA	a packet classifier using lut cascades based on evmdds (k)	2013	-9.229762056899824	14.240186877014155	1519280
1520736	AI	new fault tolerant techniques for residue number systems	1992	-9.574281103757306	13.6665860240768	1520763
1521569	Robotics	uniform belief propagation processor for massive mimo detection and gf(2n) ldpc decoding	2017	-10.296766399715024	14.943725961560204	1521596
1524601	ML	parallel vlsi equalizer architectures for multi-gbps satellite communications	2001	-9.784780242644203	14.75345136411839	1524628
1524809	NLP	proactive correction coset decoding scheme based on sec-ded code for multibit asymmetric errors in stt-mram	2018	-10.954355248989458	14.449663893977261	1524836
1525199	Theory	rank modulation for flash memories	2008	-10.753889795807982	13.716526172944588	1525226
1525382	OS	a pipelined implementation of the winograd fft for satellite on-board multi-carrier demodulation	1995	-9.56767050745075	14.59024916829314	1525409
1525869	Arch	area efficient high speed architecture of bruun's fft for software defined radio	2007	-9.368307073396394	14.339608041633346	1525896
1526384	Crypto	local randomness in pseudorandom sequences	1991	-10.767621051561283	14.190408640762806	1526411
1526823	EDA	energy-efficient pipelines	2002	-9.657695274557044	14.279756485904555	1526850
1527889	EDA	low complexity flexible hardware efficient decimation selector	2011	-9.180056563435762	14.039220951020642	1527916
1529062	EDA	low-complexity parallel qpp interleaver based on permutation patterns	2013	-10.968162530233972	14.852811178159973	1529089
1530959	Theory	generating probability distributions using multivalued stochastic relay circuits	2011	-10.90994951943692	13.268228088430808	1530986
1531713	HPC	implementation of adaptive beamforming based on qr decomposition for cdma	2003	-9.902670131516775	15.05500647726439	1531740
1532400	Arch	area and power efficient trellis computational blocks in 0.13µm cmos	2005	-10.077621844257893	14.506023099190982	1532427
1533905	Arch	lookaside techniques for minimum circuit memory translators	1973	-10.416495472901516	14.047127180280109	1533932
1533982	EDA	a novel 3780-point fft processor scheme for the time domain synchronous ofdm system	2011	-9.465379343478343	14.272084474902467	1534009
1534191	HPC	performance optimization and parallelization of turbo decoding for software-defined radio	2009	-10.011155070100036	14.973938289955552	1534218
1535409	Theory	lower bounds for linear locally decodable codes and private information retrieval	2001	-11.0190263163361	14.505137338263532	1535436
1535731	EDA	on the reliability and efficiency of novel programming architectures for next-generation flash memories	2015	-10.267307044967335	14.683779854326042	1535758
1535749	EDA	digital hardware aspects of multiantenna algorithms	2006	-9.750760284768711	14.935927416569918	1535776
1536092	HPC	bit-wise iterative decoding of polar codes using stochastic computing	2018	-10.60257788510517	14.861365050417126	1536119
1537229	EDA	design and implementation of high throughput and area efficient hard decision viterbi decoder in 65nm technology	2014	-9.851036124594561	14.774777658131011	1537256
1537670	Theory	a modified two-step sova-based turbo decoder with a fixed scaling factor	2000	-10.05870278510349	14.754731002583554	1537697
1540167	OS	bidirectional limited-magnitude error correction codes for flash memories	2013	-9.580023801234413	14.561006440503633	1540194
1540387	Theory	on multiple slice turbo codes	2005	-10.577628237755814	14.789000982764563	1540414
1542908	Robotics	high-throughput fpga-based emulator for structured ldpc codes	2012	-10.232446688023252	14.886381739748082	1542935
1542910	Embedded	exploiting intracell bit-error characteristics to improve min-sum ldpc decoding for mlc nand flash-based storage in mobile device	2016	-9.228785318925816	14.682143667621007	1542937
1543770	Arch	an error control code scheme for multilevel flash memories	2001	-9.951062069081512	14.439891119438863	1543797
1545846	ML	coded sparse matrix multiplication	2018	-10.841951427271619	14.39732570430372	1545873
1547008	HPC	efficient implementation of space–time adaptive processing for adaptive weights calculation based on floating point fpgas	2018	-9.292118147126015	13.805768931707592	1547035
1548062	EDA	efficient multiplierless channel filters for multi-standard sdr	2008	-9.46615574656374	14.45133617797284	1548089
1549471	Arch	a 1-gb/s flexible ldpc decoder supporting multiple code rates and block lengths	2008	-10.003387513300826	14.807355625948087	1549498
1549483	Logic	generalized bidirectional limited magnitude error correcting code for mlc flash memories	2017	-9.443781022101494	14.534345294432235	1549510
1549622	Arch	mimo detection in analog vlsi	2006	-10.42432390474036	14.658656422394474	1549649
1550565	Arch	a 16-bit cordic rotator for high-speed wireless lan	2004	-9.352513854244929	14.15918847463525	1550592
1551416	EDA	qure: the quantum resource estimator toolbox	2013	-10.804024318375275	14.218983867011035	1551443
1551453	Arch	a radius adaptive k-best decoder with early termination: algorithm and vlsi architecture	2010	-10.13943303591619	14.909458588323783	1551480
1551458	EDA	a fully-overlapped multi-mode qc-ldpc decoder architecture for mobile wimax applications	2010	-9.734557955754743	14.466480010042956	1551485
1553299	HPC	a low complexity geometric mean decomposition computing scheme and its high throughput vlsi implementation	2014	-9.778246683781132	14.675374284747633	1553326
1553309	HPC	on the construction of frame length specific ldpc codes for next generation low power communication	2014	-10.29366722924075	14.65100052949417	1553336
1553507	Arch	energy-aware hardware implementation of network coding	2011	-9.843654429483909	15.11172284692768	1553534
1556367	ML	gpu accelerated belief propagation decoding of non-binary ldpc codes with parallel and sequential scheduling	2015	-10.562761163345993	14.814122155694045	1556394
1556514	Embedded	data movement and aggregation in flash memories	2010	-11.047595522593115	14.436713577562756	1556541
1557644	Theory	balanced modulation for nonvolatile memories	2012	-10.865253786446708	14.46186700394151	1557671
1558130	HPC	basic-set trellis min–max decoder architecture for nonbinary ldpc codes with high-order galois fields	2018	-10.233827234694335	14.722477697146509	1558157
1558779	Robotics	a computational complexity measure for trellis modules of convolutional codes	2013	-10.647852999637044	14.190867801056838	1558806
1559934	Embedded	a threshold-based algorithm and vlsi architecture of a k-best lattice decoder for mimo systems	2005	-10.336127757371246	14.935359611083324	1559961
1560837	EDA	cdsp: an application-specific digital signal processor for third generation wireless communications	2001	-9.425364884672817	14.992311176452477	1560864
1561824	EDA	periodic licensing of fpga based intellectual property	2006	-9.190689333418275	13.959235630993314	1561851
1562127	Arch	a parallel vlsi architecture for 1-gb/s, 2048-b, rate-1/2 turbo gallager code decoder	2004	-10.129210752043221	14.77818637197447	1562154
1563296	HPC	non-volatile memory reduction based on 1-d memory space mapping of a specific set of qc-ldpc codes	2012	-10.144555706846104	14.696376908163565	1563323
1563975	EDA	embedded test resource for soc to reduce required tester channels based on advanced convolutional codes	2006	-10.330837954733287	13.736597670495492	1564002
1564553	EDA	a 1.1-gb/s 115-pj/bit configurable mimo detector using 0.13-  $\mu\hbox{m}$ cmos technology	2010	-10.02953822624057	14.967801677826722	1564580
1564589	Arch	area and energy efficient vlsi architectures for low-density parity-check decoders using an on-the-fly computation	2006	-9.998267604785005	14.878165389754036	1564616
1565400	EDA	simulation results according to bit truncation in 4k-fft algorithm	2012	-9.225850634793346	14.018552206859095	1565427
1566325	HPC	high speed decoding of non-binary irregular ldpc codes using gpus	2013	-10.476855354763456	14.821663975452829	1566352
1568797	Mobile	design of a low-power viterbi decoder for wireless communications	2003	-9.472995097327468	14.274695484936366	1568824
1568991	Robotics	an improved hardware design for matrix inverse based on systolic array qr decomposition and piecewise polynomial approximation	2015	-9.43435085257052	13.459356788937091	1569018
1569462	Vision	design of self-testing checkers for borden codes	1996	-9.819068255176227	13.923099131483022	1569489
1572209	NLP	area-efficient antenna-scalable mimo detector for k-best sphere decoding	2012	-10.193125197281873	15.094300248784167	1572236
1573009	Arch	a novel architecture for block interleaving algorithm in mb-ofdm using mixed radix system	2010	-10.026268605026818	14.833847368235574	1573036
1574738	EDA	multi-gbps fpga-based low density parity check (ldpc) decoder design	2007	-10.069233022464877	14.813577930497866	1574765
1574927	EDA	high throughput fpga implementation for regular non-surjective finite alphabet iterative decoders	2017	-10.582656501195068	14.793583779108653	1574954
1575815	Mobile	1.5 gbit/s fpga implementation of a fully-parallel turbo decoder designed for mission-critical machine-type communication applications	2016	-10.134053977118938	14.837569573049027	1575842
1576841	Visualization	design of high-rate qc-ldpc encoder/decoder for microwave radio systems	2007	-10.056557545474698	14.852974413563974	1576868
1579098	EDA	proposal for ldpc code design system using multi-objective optimization and fpga-based emulation	2008	-10.014080380447066	15.091219086544502	1579125
1579494	HPC	a single chip high data rate qpsk demodulator	1993	-9.948885393398598	15.094800406294027	1579521
1580473	EDA	long residue checking for adders	2012	-10.325793662426415	13.517303492968583	1580500
1581305	OS	efficient error detection in double error correction bch codes for memory applications	2012	-9.412355595088489	14.358329273999884	1581332
1581547	HPC	parallel architectures for decision-directed rls-equalization	2000	-9.88792070129693	14.637672491074884	1581574
1584539	Arch	efficient configurable decoder architecture for nonbinary quasi-cyclic ldpc codes	2012	-10.490295748144574	14.736409258031097	1584566
1584878	EDA	a 655mbps successive-cancellation decoder for a 1024-bit polar code in 180nm cmos	2018	-10.093283693347828	14.695218460305206	1584905
1585789	EDA	design and implementation of a dab channel decoder	1999	-9.789195512004316	15.036852640225773	1585816
1585802	EDA	high-speed crc design for 10 gbps applications	2006	-9.444635829999786	14.010203138070636	1585829
1586510	EDA	effective sum of squares implementation for bpsk soft-decision decoding	2014	-10.071916318734075	14.160052906922555	1586537
1586556	EDA	an improved soft bch decoder with one extra error compensation	2010	-10.278717459970617	14.70593252491298	1586583
1586586	HPC	a practical crcs-adscl decoding scheme for systematic polar codes	2016	-10.939174741731096	14.857658833241336	1586613
1586617	Arch	an area-efficient truncated inversionless berlekamp-massey architecture for reed-solomon decoders	2011	-9.442433168382873	14.440550420818761	1586644
1589155	ML	low hardware complexity parallel turbo decoder architecture	2003	-10.229651106755078	14.897086887461386	1589182
1589774	EDA	high-throughput turbo decoder design with new interconnection network for lte/lte-a system	2012	-9.87988588307999	14.766733347662745	1589801
1590241	Robotics	area-efficient and reusable vlsi architecture of decision feedback equalizer for qam modern	2001	-9.773642871675426	14.824246168303711	1590268
1592565	OS	an efficient software implementation of a fec code	1997	-10.099693344842713	15.014011971049108	1592592
1592882	Arch	a hybrid pipelined path-searching architecture for multiple communications applications	1996	-10.31639866791443	14.62984989908218	1592909
1593035	EDA	a tv ghost canceller using fpga-based fir filters	2002	-9.661142225290355	14.704535408126526	1593062
1593274	Arch	efficient gf arithmetic for linear network coding using hardware simd extensions	2014	-9.866030516001477	14.27240920993428	1593301
1593505	Arch	parallel ldpc decoding on a network-on-chip based multiprocessor platform	2009	-10.078974832904267	15.00514378052402	1593532
1594334	EDA	word-serial architectures for filtering and variable rate decimation	2002	-9.284057504282957	14.257884605248096	1594361
1594378	Embedded	low energy error correction of nand flash memory through soft-decision decoding	2012	-9.711386096775893	14.597369387640086	1594405
1594574	HPC	on the high-speed vlsi implementation of errors-and-erasures correcting reed-solomon decoders	2002	-10.431355161402688	14.635614179917324	1594601
1595025	EDA	fault-tolerant memory design in the ibm application system/400	1991	-10.118412711032237	13.8890094437295	1595052
1595784	Embedded	variable-level cells for nonvolatile memories	2011	-10.833778023898796	14.670160898582125	1595811
1596011	Arch	high-speed and low-complexity decoding architecture for double binary turbo code	2011	-10.377598588469244	14.699417990561335	1596038
1599656	Arch	high-throughput hardware-efficient soft-input soft-output mimo detector for iterative receivers	2013	-10.058790131368589	15.020339030301466	1599683
1599903	Theory	a new algebraic method to search irreducible polynomials using decimal equivalents of polynomials over galois field gf(p^q)	2015	-9.378167808818551	13.223859433301444	1599930
1600264	Crypto	a class of authentication codes with secrecy	2011	-11.077471514724694	14.27116415492526	1600291
1600334	Robotics	multi-rate polar codes for solid state drives	2017	-9.51423262461973	14.649239929622278	1600361
1601899	HPC	a highly efficient domain-programmable parallel architecture for iterative ldpcc decoding	2001	-9.892195443342928	14.786340054565557	1601926
1602135	OS	determinant codes with helper-independent repair for single and multiple failures	2018	-11.01776322262309	14.880351785389669	1602162
1603136	EDA	design methodology for ira codes	2004	-10.648163880498123	14.89884639061232	1603163
1604527	Arch	on flexible design and implementation of structured ldpc codes	2007	-10.893716949100229	14.786922976154461	1604554
1604761	Arch	improved hard-decision decoding ldpc codec ip design	2012	-9.91833589368932	14.66881652087043	1604788
1605241	Arch	hardware architecture based on parallel tiled qrd algorithm for future mimo systems	2017	-9.742742848348918	14.6681277271901	1605268
1605385	HPC	multi-mode unrolled architectures for polar decoders	2016	-10.121301589412797	14.802938596567767	1605412
1607172	HPC	novel mixed codes for multiple-cell upsets mitigation in static rams	2013	-9.567753239681565	14.396875110861401	1607199
1608931	Logic	design of fsm with concurrent error detection based on viterbi decoding	2008	-9.915637280380933	14.557282066549725	1608958
1609411	HPC	data representation and hardware aspects in a fully-folded successive-cancellation polar decoder	2018	-10.460676285772607	14.688087397028873	1609438
1610018	EDA	split-radix fft pruning for the reduction of computational complexity in ofdm based cognitive radio system	2010	-9.74285378638042	14.028211674918875	1610045
1610047	HPC	area-efficient high-speed decoding schemes for turbo decoders	2002	-10.259953733082256	14.733945377820993	1610074
1611655	EDA	common architecture design of novel recursive mdct and imdct algorithms for application to aac, aac in drm, and mp3 codecs	2009	-9.49693619312155	14.384674862741532	1611682
1612061	Arch	approximate storage of compressed and encrypted videos	2017	-9.289877198341095	14.568633295720307	1612088
1614047	Arch	high-throughput layered decoder implementation for quasi-cyclic ldpc codes	2009	-10.044432631366137	14.730866261538642	1614074
1615179	Embedded	memory sub-banking scheme for high throughput turbo decoder	2004	-10.566666898138985	14.782757547833246	1615206
1616027	EDA	design and implementation of a high-throughput fully parallel complex-valued qr factorisation chips	2011	-9.643109735413805	14.610123760608346	1616054
1616865	Arch	improved sliced message passing architecture for high throughput decoding of ldpc codes	2012	-10.078282366112868	14.782212339105234	1616892
1617244	Arch	high performance viterbi decoder using modified register exchange methods	2004	-10.1078950400526	14.548901279720225	1617271
1617952	EDA	multiplierless multi-standard sdr channel filters	2008	-9.531569514419925	14.57812746380178	1617979
1620175	Visualization	interleaver design for high speed turbo decoders	2004	-10.587627164698505	14.877045670579346	1620202
1621194	EDA	a pure cordic based fft for reconfigurable digital signal processing	2004	-9.658588662383305	15.001649707882107	1621221
1623435	EDA	sorting-based vlsi architectures for the m-algorithm and t-algorithm trellis decoders	1995	-10.401623201453416	14.543924179292754	1623462
1624418	Embedded	fpga implementation of a clockless stochastic ldpc decoder	2014	-10.04841584621536	14.66134432308909	1624445
1625159	EDA	low-power vlsi design of ldpc decoder using dvfs for awgn channels	2009	-10.126169893815185	14.805629248907694	1625186
1625172	Arch	mdc fft/ifft processor with variable length for mimo-ofdm systems	2013	-9.560954916146768	14.69486572534534	1625199
1626434	Arch	cpe: codeword prediction encoder	2016	-10.751183802109244	14.828078301109539	1626461
1628678	Mobile	a lattice reduction-aided mimo channel equalizer in 90 nm cmos achieving 720 mb/s	2014	-10.119867959938233	15.053953064061705	1628705
1629195	Arch	a serial-in-serial-out hardware architecture for systematic encoding of hermitian codes via gro/spl uml/bner bases	2004	-10.8177615976726	13.680320410074403	1629222
1629539	EDA	design of a high-throughput low-latency extended golay decoder	2017	-10.153707842375626	14.865697728259358	1629566
1630596	EDA	efficient fpga implementation of an adaptive iq-imbalance corrector for communication receivers using reduced range multipliers	2005	-9.699231749930572	14.6560425830324	1630623
1630629	EDA	vlsi implementation of fully parallel lte turbo decoders	2016	-10.067089949397236	14.821639344811485	1630656
1630854	Vision	design of multicarrier ofdm modulator/demodulator based on discrete hartley transform	2010	-9.620121320709645	14.645437426488394	1630881
1632192	Mobile	a 4 $\times$ 4 mimo-ofdm baseband receiver with 160 mhz bandwidth for indoor gigabit wireless communications	2015	-10.010808765002748	14.971424223337355	1632219
1633567	HPC	error correction for approximate computing	2016	-10.587692012662519	14.74007367561826	1633594
1633871	EDA	improving fault-tolerance capability of on-chip binary cdma bus	2015	-9.69780673326813	14.558425863032575	1633898
1637560	EDA	high-speed multi-block-row layered decoding for quasi-cyclic ldpc codes	2014	-10.369915928803687	14.657693644658206	1637587
1637683	Embedded	architecture and performance analysis of lossless fft in ofdm systems	2006	-9.962740630160908	14.79995997834216	1637710
1638703	EDA	implementation of a multi-rate and multi-size ldpc decoder	2009	-9.96422021642682	14.871834212149233	1638730
1638787	Embedded	wom codes reduce write amplification in nand flash memory	2012	-10.807948864931577	14.713038866204212	1638814
1638937	EDA	architecture optimizations for bp polar decoders	2013	-10.565191729743722	14.810226377602508	1638964
1639580	EDA	reduced-complexity binary-weight-coded associative memories	2013	-9.628678954084544	13.928723181499246	1639607
1641151	EDA	transient behavior of the encoding/decoding circuits of error correcting codes	2005	-9.796387502430962	14.142499763137215	1641178
1642526	EDA	high-throughput decoder for low-density parity-check code	2006	-9.920784233679306	14.658942380398509	1642553
1642579	Arch	faulty stochastic ldpc decoders over the binary symmetric channel	2014	-10.95279797380167	14.368714608253574	1642606
1644724	EDA	a contribution to the reduction of the dynamic power dissipation in the turbo decoder	2012	-9.957120590383044	14.728541808406682	1644751
1644915	Robotics	a pipelined scalable high-throughput implementation of a near-ml k-best complex lattice decoder	2008	-10.396666065233989	14.580678872316248	1644942
1649250	EDA	parity-check polar coding for 5g and beyond	2018	-10.739685062099529	14.92542685152905	1649277
1650219	EDA	energy-efficient mimo detection using unequal error protection for embedded joint decoding system	2011	-9.904194092318194	14.67545402783052	1650246
1650446	ML	analysis and vlsi realization of a blind beamforming algorithm	2005	-9.704557700735943	14.145598912704832	1650473
1650507	EDA	low-power hybrid turbo decoding based on reverse calculation	2006	-10.023183980679317	14.824110823310138	1650534
1651353	EDA	a sequential approximation framework for coded distributed optimization	2017	-10.867969508597767	14.323275528351788	1651380
1651356	OS	on optimal heterogeneous regenerating codes.	2016	-10.873783489054887	14.775193412169427	1651383
1657130	EDA	scalable and parallel codec architectures for the dvb-s2 fec system	2008	-10.072217147008644	14.814105515811185	1657157
1658116	Robotics	a novel algorithm for multi-operand logarithmic number system addition and subtraction using polynominal approximation	1995	-9.255647494791813	13.345070739986612	1658143
1659181	ML	decoding and equalization with analog non-linear networks	1999	-10.335018902016213	14.518728681079832	1659208
1659500	Visualization	design and implementation of a low-complexity reed-solomon decoder for optical communication systems	2011	-10.089953078906047	14.733355528106475	1659527
1660048	EDA	design space of flexible multigigabit ldpc decoders	2012	-9.902391218611898	15.013008770392174	1660075
1660049	EDA	termination sequence generation circuits for low-density parity-check convolutional codes	2006	-10.096106757118763	14.350350127612286	1660076
1661229	EDA	soft decoding of the (23, 12, 7) golay code: simplified algorithm and hardware implementation	2012	-10.463196994218848	14.973153255869924	1661256
1661864	Theory	vlsi architectures to compute the wigner distribution	1990	-9.253330048087092	13.312929389759978	1661891
1662065	Visualization	segmented group-inversion coding for parallel links	2007	-9.629378436983409	14.398457650591485	1662092
1662845	Visualization	low-power implementation of a high-throughput ldpc decoder for ieee 802.11n standard	2009	-9.873857268637888	14.98214905967592	1662872
1664161	HPC	vlsi implementation of throughput efficient distributed arithmetic based lms adaptive filter	2017	-9.507571848463796	14.462147704848668	1664188
1664792	EDA	scalable low-complexity b-spline discrete wavelet transform architecture	2010	-9.242507785053068	13.440000579568634	1664819
1667079	Arch	a scheme to reduce the number of parity check bits in orthogonal latin square codes	2017	-10.083306748688956	14.409287926331267	1667106
1667710	EDA	implementation of qr decomposition for mimo-ofdm detection systems	2008	-9.824934358162526	14.743029352721164	1667737
1668062	EDA	a new common subexpression elimination algorithm for implementing low complexity fir filters in software defined radio receivers	2006	-9.564279963220839	14.334078915304884	1668089
1668183	HPC	a unified coding framework for distributed computing with straggling servers	2016	-10.50378871237719	14.79259894356218	1668210
1668764	DB	computing linear transformations with unreliable components	2017	-10.651912185763827	14.51827411626454	1668791
1668766	Arch	a pipelined fft architecture for real-valued signals	2009	-9.182209149099789	13.315441360398625	1668793
1669811	EDA	serial data driven cyclic redundancy check generator for low power rfid applications	2012	-9.444151763623971	14.536809720486053	1669838
1670330	Arch	a low-complexity fully scalable interleaver/address generator based on a novel property of qpp interleavers	2017	-10.6014275827176	14.811551775561108	1670357
1670514	Arch	a space-time redundancy technique for embedded stochastic error correction	2012	-10.235037849787503	14.492007673408699	1670541
1671318	Vision	double step branching cordic: a new algorithm for fast sine and cosine generation	1998	-9.197579399392184	13.229983979492443	1671345
1672209	ML	codedsketch: a coding scheme for distributed computation of approximated matrix multiplications	2018	-10.76814387153091	14.224429568489713	1672236
1673436	Arch	a class of random multiple bits in a byte error correcting and single byte error detecting (s_t/b ec-s_bed) codes	2003	-9.981692356648711	14.217361023068454	1673463
1673566	OS	software-based erasure codes for scalable distributed storage	2003	-10.359429289429196	14.216099390680778	1673593
1673629	HPC	memory power reduction for high-speed implementation of turbo codes	2003	-10.1547399328235	14.860086811696466	1673656
1674209	HPC	a 9.96 db ncg fec scheme and 164 bits/cycle low-complexity product decoder architecture	2016	-10.124145727392241	14.792918628932796	1674236
1675362	EDA	development of a reduction algorithm for can frame bits	2017	-10.699404570250504	14.504959953471065	1675389
1676052	HPC	memory reduction techniques for successive cancellation decoding of polar codes	2016	-10.8715436729597	14.825918477633335	1676079
1676088	EDA	adjacent-mbu-tolerant sec-ded-taec-yaed codes for embedded srams	2015	-9.261831677638098	14.377180201497	1676115
1676519	EDA	efficient fpga-based qpsk demodulation loops: application to the dvb standard	2002	-9.67622093749632	14.967066835172277	1676546
1677684	EDA	hardware efficient qr decomposition for gdfe	2007	-9.416628504609266	13.846928192946123	1677711
1679636	EDA	efficient recording of parallel chien search results of bch code by three-staged and group-sorted circuit	2014	-9.637221293604053	14.325596890408544	1679663
1680040	EDA	parallel channel interleavers for 3gpp2/umb	2008	-10.549262362741237	14.778658255624066	1680067
1681272	EDA	controlled start-up stochastic decoding of ldpc codes	2013	-10.402317685071528	14.782016505018053	1681299
1681712	Robotics	tracking forecast memories in stochastic decoders	2009	-10.964084569156304	14.658336797650518	1681739
1683034	Arch	efficient fault tolerant parallel matrix-vector multiplications	2016	-9.3087672998734	13.647019437381964	1683061
1684843	HPC	distributed computing with heterogeneous communication constraints: the worst-case computation load and proof by contradiction	2018	-10.406784027634188	14.821692550944025	1684870
1685387	Embedded	writing cosets of a convolutional code to increase the lifetime of flash memory	2012	-10.572781440363006	14.564550089745893	1685414
1686257	EDA	high-throughput ldpc decoding using the rhs algorithm	2012	-10.085377761618918	14.775719491059432	1686284
1686366	Embedded	implementation trade-offs of soft-input soft-output map decoders for convolutional codes	2012	-10.116262924538841	15.066676295498455	1686393
1686407	Arch	low-latency software polar decoders	2018	-10.319888407377082	14.883324199301489	1686434
1689239	Arch	rank-modulation rewrite coding for flash memories	2015	-10.685008088383666	14.56247483132694	1689266
1690183	EDA	a low-complexity implementation of qc-ldpc encoder in reconfigurable logic	2013	-10.072350240402137	14.745073235771804	1690210
1690373	Robotics	a high-speed viterbi decoder	2008	-10.134794714755762	14.926579483333258	1690400
1691494	HPC	an 0.8-mm$^2$  9.6-mw iterative decoder for faster-than-nyquist and orthogonal signaling multicarrier systems in 65-nm cmos	2013	-10.068835374769554	15.07561740527918	1691521
1695635	HPC	co-optimization of fft and fir in a delayless acoustic echo canceller implementation	2000	-9.315295447767882	14.12663181995526	1695662
1696727	HPC	parallel realizations of distributed sample scramblers for applications to cell-based atm transmission	1997	-10.705891158935883	13.449760361478422	1696754
1696730	Visualization	efficient encoding architecture for ieee 802.16e ldpc codes	2008	-10.368904767429175	14.403408286429118	1696757
1697787	Visualization	fast walsh–hadamard–fourier transform algorithm	2011	-10.645040314110148	13.673557586222303	1697814
1698175	EDA	elementary functions hardware implementation using constrained piecewise-polynomial approximations	2011	-9.177149817752623	13.269981434066255	1698202
1698282	ML	flexible unequal error control codes with selectable error detection and correction levels	2013	-10.532068530694492	14.2220884779276	1698309
1698849	Metrics	design of ldpc coding schemes for exploitation of bit error rate diversity across dies in nand flash memory	2013	-10.157398235404653	14.632118454161615	1698876
1699326	EDA	a 2.4pj/bit, 6.37gb/s spc-enhanced bc-bch decoder in 65nm cmos for nand flash storage systems	2018	-9.929614492384266	14.695730483806507	1699353
1699693	Arch	vlsi implementation of a 4×4 mimo-ofdm transceiver with an 80-mhz channel bandwidth	2009	-9.987021616173116	15.042144864875928	1699720
1700692	EDA	cac codec designs based on numeral systems	2009	-9.943482720983905	14.362105653686495	1700719
1701147	Arch	low-power state-parallel relaxed adaptive viterbi decoder	2007	-10.0829361205271	14.664830849823707	1701174
1701421	Embedded	a vlsi 8×8 mimo near-ml decoder engine	2006	-10.06795677851666	15.04672313488435	1701448
1702939	EDA	fft and imdct circuit sharing in dab receiver	2003	-9.346515724219275	14.29276399657158	1702966
1704826	EDA	high throughput turbo decoder design for gpp platform	2012	-9.957783741873437	15.119204952969868	1704853
1705099	HPC	capacity bounds for distributed storage	2016	-10.995775772378114	14.707415983518233	1705126
1707140	EDA	high-throughput interpolator architecture for low-complexity chase decoding of rs codes	2012	-10.330774329388792	14.698214435425687	1707167
1709876	Crypto	measure-independent characterization of contrast optimal visual cryptography schemes	2014	-11.008710019741272	13.989216860704325	1709903
1710214	Networks	a 74.8 mw soft-output detector ic for 8 $\,\times\,$8 spatial-multiplexing mimo communications	2010	-10.084828060060293	14.955774929516616	1710241
1711617	EDA	realization of area efficient qr factorization using unified division, square root, and inverse square root hardware	2009	-9.39218538168914	13.595649703474093	1711644
1713857	EDA	configurable m-factor vlsi dvb-s2 ldpc decoder architecture with optimized memory tiling design	2012	-9.419132585808763	14.622860324505027	1713884
1713950	HPC	low complexity opportunistic decoder for network coding	2012	-10.613012295197908	14.961050562919707	1713977
1714492	Networks	a 3.0 gb/s throughput hardware-efficient decoder for cyclically-coupled qc-ldpc codes	2016	-10.188986575609498	14.857938294646162	1714519
1715255	Embedded	mimo radar algorithm parallel implementation based on tms320c6678	2014	-9.480770152343263	14.081901903336	1715282
1715863	HPC	design and implementation of a low-complexity symbol detector for sparse channels	2013	-10.255585634251966	15.033249978281445	1715890
1717805	Arch	analysis of cordic-based triangularization for mimo mmse filtering	2008	-9.86840393152397	14.783934664716671	1717832
1718311	EDA	simplified addressing scheme for mixed radix fft algorithms	2014	-9.18095310797074	13.80296275291188	1718338
1718940	EDA	a high-throughput low-complexity vlsi architecture for zf precoding in massive mimo	2017	-10.076792851359679	15.031678171763904	1718967
1719013	EDA	a low power turbo/viterbi decoder for 3gpp2 applications	2006	-9.970198350144189	14.869554240292356	1719040
1721592	EDA	a low complexity and high throughput mimo detection vlsi design for mimo-ofdm systems	2016	-9.928256049753397	15.005994722472591	1721619
1722746	Mobile	error-correcting codes for byte-organized arithmetic processors	1975	-10.707425409978178	13.81045761973159	1722773
1723334	EDA	a dual-function mixed-signal circuit for ldpc encoding/decoding	2009	-9.935090631230539	14.73551885222006	1723361
1725628	Embedded	automatic generation of error control codes for computer applications	1995	-9.910292260131591	14.04330381974623	1725655
1726280	Arch	high-speed architecture for three-parallel reed-solomon decoder using s-dcme	2010	-9.352790917337414	13.787218092069777	1726307
1726296	EDA	a novel architecture to eliminate bottlenecks in a parallel tiled qrd algorithm for future mimo systems	2017	-10.080527272889807	14.869644508794167	1726323
1728464	Arch	a hybrid computing platform digital wideband receiver design and performance measurement	2011	-9.525565374163344	14.740171242218125	1728491
1728834	EDA	parallel wavelet transform based wideband direction-of-arrival (doa) on multicore/gpu	2013	-9.533683553817461	14.081298803354487	1728861
1729243	DB	modified generalized integrated interleaved codes for local erasure recovery	2017	-11.098065795649145	14.514157904410016	1729270
1729864	Arch	a compact digital channel vocoder using commercial devices	1982	-9.340412748297119	14.79988905919609	1729891
1730756	EDA	a novel hardware gaussian noise generator using box-muller and cordic	2014	-9.265047491065427	13.971308840127012	1730783
1731185	HPC	a reconfigurable wideband streaming channeliser for rf sensing applications: a multiple gpu-based implementation	2017	-9.56923994730367	15.0298186779633	1731212
1732316	EDA	jointly designed architecture-aware ldpc convolutional codes and high-throughput parallel encoders/decoders	2010	-10.07029164829909	14.783753876570769	1732343
1732963	EDA	design and implementation of a sort-free k-best sphere decoder	2010	-9.831918769970631	14.989279492452289	1732990
1734111	EDA	an ip generator for quasi-cyclic ldpc convolutional code decoders	2008	-10.42812903524329	14.726166882330787	1734138
1734555	Robotics	a high speed viterbi decoder using path limited prml method and its application to 1/2 inch hd full bit rate digital vcr	2000	-9.800364572631088	14.19694271688635	1734582
1735172	Arch	coding and decoding algorithms of reed - solomon codes executed on a m 68000 microprocessor	1986	-10.471261792051168	13.885922698663414	1735199
1735693	EDA	software tool for fpga based mimo radar applications	2013	-9.270261576266867	14.555404808083667	1735720
1736513	HPC	anytime coding for distributed computation	2016	-10.817942837379801	14.394557562050307	1736540
1736869	Arch	an area-efficient fpga-based architecture for fully-parallel stochastic ldpc decoding	2007	-10.185122407334893	14.747716492008516	1736896
1737840	EDA	7.3 gb/s universal bch encoder and decoder for ssd controllers	2014	-9.914855767878594	14.764363949601645	1737867
1738386	Theory	lower bounds for linear locally decodable codes and private information retrieval	2006	-11.012932767249872	14.559855187166278	1738413
1738391	Arch	high throughput layered decoding of ldpc codes	2009	-10.471520983314273	14.71470600798222	1738418
1738462	Embedded	low latency hybrid cordic algorithm	2014	-9.298402631106171	13.481048594263283	1738489
1738494	DB	redundantly grouped cross-object coding for repairable storage	2012	-10.942177646616816	14.577960872214408	1738521
1738773	Arch	multipurpose digital signal processing asic for receiver implementation	1994	-9.312749424317817	14.439613067303949	1738800
1739479	Embedded	improving reliability of erasure codes-based storage paradigm under correlated failures for wireless sensor networks	2016	-10.936429966449596	14.793643846550895	1739506
1740552	HPC	design of a high throughput configurable variable-length fft processor based on switch network architecture	2013	-9.39060786804324	14.505574042105374	1740579
1741855	EDA	a compact 1.1-gb/s encoder and a memory-based 600-mb/s decoder for ldpc convolutional codes	2009	-9.90035359877967	14.68091519094548	1741882
1742584	HPC	low-complexity high-throughput qr decomposition design for mimo systems	2015	-9.812998893171724	14.749323815548047	1742611
1742706	Arch	hardware implementation of the compressed beamforming weights calculation for the practical wireless mimo-ofdm communication system	2018	-9.844354660822905	14.818676142242973	1742733
1743935	EDA	low-complexity first-two-minimum-values generator for bit-serial ldpc decoding	2016	-10.491384668589523	14.738820054048526	1743962
1744887	Arch	design and implementation of a multi-stream cablecard with a high-speed dvb-common descrambler	2006	-9.385551494855386	15.098829755956487	1744914
1745195	HPC	on randomly interleaved memories	1990	-9.45448244681548	13.482541157743125	1745222
1746653	EDA	fpga implementation of a power-efficient and low-memory capacity turbo decoding architecture	2018	-9.822432918866141	14.999121473787165	1746680
1747502	Embedded	a survey on decoding schedules of ldpc convolutional codes and associated hardware architectures	2017	-10.066379373486166	15.104273591372328	1747529
1747515	Arch	a low-power dsp for wireless communications	2010	-9.295182601903702	14.95509747734234	1747542
1748354	OS	accelerating adaptive forward error correction using graphics processing units	2013	-10.3875029852425	14.779499201680073	1748381
1748453	EDA	area-efficient 2-d digital filter architectures possessing diagonal and four-fold rotational symmetries	2013	-9.390937622213789	13.427175830774539	1748480
1749554	EDA	vlsi implementation of universal random number generator	2002	-9.657881087197069	13.76815869360921	1749581
1750059	Robotics	a vlsi array architecture for hough transform	2001	-9.33268107311028	13.247646188818154	1750086
1751592	Arch	an efficient regular matrix inversion circuit architecture for mimo processing	2006	-9.494073356435452	13.903871542855851	1751619
1751603	Graphics	efficient implementations of pipelined cordic based iir digital filters using fast orthonormal μ-rotations	2000	-9.210940801108812	13.250939910210331	1751630
1753091	Robotics	low-complexity filter bank channelizer for wideband receivers using minimum adder multiplier blocks	2004	-9.55941280189858	14.27356884100793	1753118
1755672	EDA	towards energy effective ldpc decoding by exploiting channel noise variability	2014	-9.286531051432046	15.065754553144615	1755699
1755943	EDA	an energy-optimized (37840, 34320) symmetric bc-bch decoder for healthy mobile storages	2017	-9.958062628375751	14.705030147766564	1755970
1756102	Arch	a new viterbi decoder design for code rate k/n	1995	-10.142073949107257	14.442054644433172	1756129
1756738	Embedded	concurrent error detection in reed solomon decoders	2006	-9.977999578312144	14.366691849711563	1756765
1757164	EDA	low-latency successive-cancellation polar decoder architectures using 2-bit decoding	2014	-10.498103428517712	14.712842755410547	1757191
1757529	HPC	a fast-convergence decoding method and memory-efficient vlsi decoder architecture for irregular ldpc codes in the ieee 802.16e standards	2007	-10.42108578918296	14.715293065981205	1757556
1758568	Robotics	implementation of the precoder matrix indicator selection using mmse trace criterion for the downlink transmission in lte	2016	-9.873058055232741	14.805055616541575	1758595
1758930	DB	the storage vs repair bandwidth trade-off for multiple failures in clustered storage networks	2017	-10.91413785218442	14.84899348066818	1758957
1759012	Arch	a multi-core-based heterogeneous parallel turbo decoder	2017	-9.994296495955114	14.971669774225767	1759039
1759185	Arch	high-speed tournament givens rotation-based qr decomposition architecture for mimo receiver	2012	-9.170253300119604	13.841037717990215	1759212
1759354	Arch	a memory mapping approach based on network customization to design conflict-free parallel hardware architectures	2014	-10.080111353367993	14.964280127381134	1759381
1760159	EDA	a vlsi implementation of an arithmetic coder for image compression	1997	-10.017693809818779	13.514608117744805	1760186
1763013	Robotics	implementation of a markov chain monte carlo based multiuser/mimo detector	2006	-9.389947151236582	13.345510338388872	1763040
1763452	Mobile	performance optimization of wireless local area networks through vlsi data compression	1998	-9.834599595482581	14.897935635869025	1763479
1763873	ML	a universal 4d model for double-efficient lossless data compressions	2011	-10.950568097117102	13.732836147709232	1763900
1765929	EDA	an efficient fft twiddle factor generator	2004	-10.023703052474383	14.852423103757472	1765956
1767200	Arch	scaleable check node centric architecture for ldpc decoder	2004	-10.089305000710253	15.048977165463278	1767227
1769124	HPC	analysis and power evaluation of window-stopped parallel turbo decoding for lte rate matching	2018	-10.300678226536874	14.804964334046039	1769151
1777672	EDA	double-binary circular turbo decoding based on border metric encoding	2008	-10.083608769336024	14.790946288636134	1777699
1778163	DB	implementation of the chien search algorithm on a baseband processor	2012	-9.246555504902966	14.090873503467515	1778190
1778178	HPC	approximate matrix inversion for linear pre-coders in massive mimo	2016	-10.061908336536764	15.025428137739606	1778205
1779461	Mobile	fpga implementation and analysis of a multilevel coded modulation scheme	2002	-10.812519810954056	14.811600421925569	1779488
1779904	Arch	codes for error correction in high-speed memory systems part ii: correction of temporary and catastrophic errors	1971	-10.270363462787289	14.174490508854214	1779931
1781353	EDA	high-speed and low complexity carrier recovery for dp-qpsk transmission	2011	-10.086973421322682	14.947908452388136	1781380
1783503	Robotics	on minimum distance of locally repairable codes	2017	-11.055029030729198	14.674826911524825	1783530
1787138	AI	modified hamming codes to enhance short burst error detection in semiconductor memories (short paper)	2014	-10.076021969234695	14.28247360776954	1787165
1787420	Vision	design methodology for a one-shot reed-solomon encoder and decoder	1999	-9.62420401749184	14.495122217322189	1787447
1788155	Theory	pooling, splitting, and restituting information to overcome total failure of some channels of communication	1982	-9.95465477590808	14.795164071119173	1788182
1788830	ML	vlsi structures for viterbi receivers: part i-general theory and applications	1986	-10.511164748852364	14.699136493802845	1788857
1789633	HPC	efficiency comparison of associative memories using bsc model	1989	-10.6490970347319	14.096733631322074	1789660
1789803	EDA	fpga-based sonar processing	1998	-9.280556464437243	14.363037935580635	1789830
1789930	EDA	low-power adaptive filter based on rns components	2007	-9.706109795200677	14.595346308637605	1789957
1790288	HPC	an implementation of list successive cancellation decoder with large list size for polar codes	2017	-10.366374288739673	14.81726256383476	1790315
1790864	Arch	an efficient r-mesh implementation of ldpc codes message-passing decoder	2005	-10.512269324409859	14.589687735997419	1790891
1791573	OS	erasure coding for distributed storage: an overview	2018	-10.98942603219426	14.727526140473133	1791600
1791881	Arch	enhanced degree computationless modified euclid's algorithm for reed-solomon decoder	2006	-9.488482098467891	14.034772330681337	1791908
1793472	EDA	a novel ldpc decoder for dvb-s2 ip	2009	-10.415518894174918	14.78075438505992	1793499
1793640	EDA	pipelined implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture	2007	-9.939831927079391	14.813263283450814	1793667
1794046	EDA	modifying slots in test vectors to validate decoders of a train network	2006	-10.584755347391152	14.328298120881517	1794073
1795503	HPC	18.7 a 2.4mm2 130mw mmse-nonbinary-ldpc iterative detector-decoder for 4×4 256-qam mimo in 65nm cmos	2015	-10.09484586102101	14.91761569232452	1795530
1796034	EDA	implementation of time-multiplexed sparse periodic fir filters for frm on fpgas	2011	-9.164911304150195	13.938545376201642	1796061
1797368	EDA	embedded software implementation of an adaptive baseband predistorter	2005	-9.36652250221834	14.323925859430627	1797395
1798128	Robotics	convergence-optimized variable node structure for stochastic ldpc decoder	2016	-9.952695381301297	14.452921082946975	1798155
1798314	EDA	fpga bulding blocks for an hybrid base band digital predistorter suitable for 3g power\amplifiers	2005	-9.578184299534456	14.571479856932935	1798341
1799095	EDA	a pipelined 8-bit soft decision viterbi decoder for ieee802.11ac wlan systems	2012	-9.961008170451391	14.978812840081716	1799122
1799709	EDA	a vlsi design of an arrayed pipelined tomlinson-harashima precoder for mu-mimo systems	2013	-9.880068756700226	14.887964942159494	1799736
1799768	Arch	reducing the memory for iteration-exchanged information and border future metrics in the homeplug av turbo decoder implementation	2012	-10.275307052379516	14.576004475392175	1799795
1801754	AI	adaptive development of connectionist decoders for complex error-correcting codes	1991	-11.078272391109829	14.329015703649175	1801781
1801979	Vision	parallel compensation of scale factor for the cordic algorithm	1998	-9.294431614584866	13.420166697115706	1802006
1803339	EDA	a study into high-throughput decoder architectures for high-rate ldpc codes	2012	-10.406823590913794	14.702020563508466	1803366
1806065	EDA	design and fpga verification of a quasi-cyclic ldpc code for optical communication systems	2016	-10.139333406636023	14.840859600625718	1806092
1806594	Security	weighted sum codes for error detection and their comparison with existing codes	1994	-10.668934556289788	13.936640418456433	1806621
1808737	HPC	partly parallel overlapped sum-product decoder architectures for quasi-cyclic ldpc codes	2006	-10.39116061670012	14.824931497253989	1808764
1810350	Arch	high speed eight-parallel mixed-radix fft processor for ofdm systems	2011	-9.542733016156408	14.617942954228331	1810377
1810837	Robotics	asymmetric eccs for flash in high-radiation environments	2015	-10.837435310994127	14.333362845295042	1810864
1811157	HPC	an adjustable hybrid sc-bp polar decoder	2018	-10.583849534798157	14.762693089619704	1811184
1811457	Robotics	double bits error correction using crc method	2009	-10.977403915487887	14.589072454230964	1811484
1811703	EDA	a synthesizable ip core for dvb-s2 ldpc code decoding	2005	-10.093081492864396	14.892988213158723	1811730
1815572	Arch	high speed vlsi architecture design for block turbo decoder	2002	-10.046462603653424	14.673281844214921	1815599
1815952	Theory	rank modulation for flash memories	2009	-10.671624573241754	13.603045786934409	1815979
1816628	Arch	low-density parity-check decoder architecture for high throughput optical fiber channels	2003	-10.001387616643076	14.904974847003036	1816655
1817783	EDA	automatic generation of low-complexity fft/ifft cores for multi-band ofdm systems	2007	-9.631845801244964	15.008233242121324	1817810
1818858	EDA	power-saving 4 ˟ 4 lattice-reduction processor for mimo detection with redundancy checking	2011	-9.976635423530537	14.942239901837304	1818885
1818981	EDA	40-gb/s two-parallel reed-solomon based forward error correction architecture for optical communications	2008	-9.894621218835011	14.919699456003856	1819008
1819469	HPC	solving weighted least squares (wls) problems on arm-based architectures	2016	-9.300560409340466	14.268572532802231	1819496
1819490	EDA	context-independent codes for off-chip interconnects	2004	-9.486405553998923	14.428797549633716	1819517
1819885	Crypto	low complexity techniques for low density parity check code decoders and parallel sigma-delta adc structures	2011	-10.302619013793775	14.644928670068357	1819912
1820878	HPC	an exploration of non-asymptotic low-density, parity check erasure codes for wide-area storage applications	2007	-11.096030933298982	14.939208203594493	1820905
1821129	Arch	ultra high throughput unrolled layered architecture for qc-ldpc decoders	2017	-10.211391379506297	14.684662438533659	1821156
1822494	EDA	high-throughput ldpc decoders using a multiple split-row method	2007	-10.097073645476696	14.685994998471621	1822521
1823823	HPC	an efficient architecture for high speed turbo decoders	2003	-10.429491343482756	14.771150689404381	1823850
1824477	EDA	a 21.66 gbps nonbinary ldpc decoder for high-speed communications	2018	-10.1665769681317	14.750500618775352	1824504
1824809	EDA	memory efficient layered decoder design with early termination for ldpc codes	2011	-10.314830990938953	14.77069789411517	1824836
1826821	EDA	a 4.32 mm2 170mw ldpc decoder in 0.13μm cmos for wimax/wi-fi applications	2011	-9.704270334301217	14.933825702019096	1826848
1826929	EDA	area- and energy-efficient high-throughput ldpc decoders with low block latency	2011	-9.738911296167872	15.04946718587821	1826956
1827825	Arch	perfect column-layered two-bit message-passing ldpc decoder and architectures	2018	-10.32234038160218	14.793008258144916	1827852
1828764	Crypto	towards a general construction of recursive mds diffusion layers	2017	-10.925493724353736	13.289779787402532	1828791
1831361	OS	flexible product code-based ecc schemes for mlc nand flash memories	2011	-9.621793242873077	14.471236258653455	1831388
1833019	Arch	partially-parallel ldpc decoder achieving high-efficiency message-passing schedule	2006	-10.231226106264367	14.640879419767758	1833046
1833338	HPC	parallel ldpc decoding using cuda and openmp	2011	-9.948520820042773	15.08295676049343	1833365
1833722	OS	improving read performance of nand flash ssds by exploiting error locality	2016	-9.176532887900901	14.690205400877971	1833749
1835437	HPC	a 2.78 mm2 65 nm cmos gigabit mimo iterative detection and decoding receiver	2012	-10.044191095040231	15.07751500267655	1835464
1835479	Arch	hardware/software co-design architecture for lattice decoding algorithms	2006	-9.899175356302793	14.954476439635426	1835506
1835856	EDA	design space exploration for low-power channel decoder in embedded ldpc-h.264 joint decoding architecture	2011	-9.898124936242748	14.694626183671277	1835883
1835883	Theory	centralized multi-node repair for minimum storage regenerating codes	2017	-11.097448645981848	14.760895611645761	1835910
1838115	Mobile	energy efficient mimo channel pre-processor using a low complexity on-line update scheme	2012	-9.947977359199347	14.852930072561689	1838142
1839312	Theory	decoding a family of dense codes using the sum-product algorithm	2009	-10.086219895418939	14.410243992177069	1839339
1839652	Embedded	a 4×4 64-qam reduced-complexity k-best mimo detector up to 1.5gbps	2010	-10.08132670734607	15.040248605864875	1839679
1839864	HPC	a memory reduction scheme for multi-channel echo canceller implementation	2001	-9.660540728262523	14.89938443726984	1839891
1840980	Robotics	stochastic chase decoder for reed-solomon codes	2012	-10.349667050751519	14.785502236724449	1841007
1841126	Theory	on the computation of the length-2m discrete cosine and sine transforms via the permuted difference coefficient	1996	-9.177841467588713	13.321426246586835	1841153
1841686	Arch	an efficient pre-traceback approach for viterbi decoding in wireless communication	2005	-10.067160558862364	14.679966282961422	1841713
1842152	PL	archiving programs for the future	2015	-10.874403057032897	13.926409470581243	1842179
1842931	Metrics	an energy-efficient partial fft processor for the ofdma communication system	2010	-9.775296576108298	14.985197365939445	1842958
1844877	Logic	reduced complexity interpolation architecture for soft-decision reed&#8211;solomon decoding	2006	-10.909857142370708	14.48854381328726	1844904
1844904	EDA	a flexible high throughput multi-asip architecture for ldpc and turbo decoding	2011	-9.993956121810609	15.068881004293432	1844931
1845524	Mobile	low-power bit-serial viterbi decoder for next generation wide-band cdma systems	1999	-9.75982058434741	14.903761172028377	1845551
1845709	Theory	centralized repair of multiple node failures	2016	-10.989102978887985	14.8424913199844	1845736
1846046	Theory	approximately optimal distributed data shuffling	2018	-10.617811490363179	14.595266383066564	1846073
1847381	Robotics	efficient dsp implementation of an ldpc decoder	2004	-10.189541644013211	14.829981973352785	1847408
1847459	EDA	variable code length soft-output decoder of polar codes	2015	-10.057694991255703	14.73956171295314	1847486
1848896	Embedded	a flexible ldpc/turbo decoder architecture	2011	-9.996087415666516	14.944913191041632	1848923
1849610	HPC	analysis and implementation of resource efficient probabilistic gallager b ldpc decoder	2017	-10.871029107657185	14.87652679621157	1849637
1851177	Visualization	orthogonal latin square configuration for lsi memory yield and reliability enhancement	1975	-10.308877580319797	14.034296904462725	1851204
1852905	Theory	memory allocation in distributed storage networks	2010	-10.984532928545244	14.96777726992965	1852932
1853349	Vision	a radix-4 redundant cordic algorithm with fast on-line variable scale factor compensation	1997	-9.258883346884	13.347594895586445	1853376
1853506	EDA	an fpga implementation of a matched filter detector for spread spectrum communications systems	1997	-9.51907043480712	14.39679962471092	1853533
1854533	Visualization	low power ldpc code decoder architecture based on intermediate message compression technique	2008	-10.026931681228808	14.617905155385676	1854560
1854957	EDA	design and implementation of adaptive viterbi decoder for using a dynamic reconfigurable processor	2008	-10.03024530688216	14.733963733463865	1854984
1855221	Arch	exploration of lattice reduction aided soft-output mimo detection on a dlp/ilp baseband processor	2013	-10.096942003907012	15.017719297941461	1855248
1856018	Theory	a cost/speed/reliability tradeoff to erasing	2015	-11.01795074602932	14.435022830694786	1856045
1856701	HPC	an efficient list decoder architecture for polar codes	2015	-10.411239762087238	14.71499150370913	1856728
1857467	Visualization	convolutionally encoded memory protection	1982	-10.91320459180633	14.371810895377605	1857494
1859902	Embedded	a parallelized layered qc-ldpc decoder for ieee 802.11ad	2013	-10.006803411421023	14.859162026340648	1859929
1860041	HPC	capacity of clustered distributed storage	2017	-10.805672449726476	14.928066263908446	1860068
1860356	EDA	tradeoff between complexity and memory size in the 3gpp enhanced aacplus decoder: speed-conscious and memory-conscious decoders on a 16-bit fixed-point dsp	2006	-10.113597068471586	15.06723197774459	1860383
1861184	EDA	low power, area efficient programmable filter and variable rate decimator	2000	-9.325119611759593	14.290167832547002	1861211
1861867	EDA	hardware implementation of a backtracking-based reconfigurable decoder for lowering the error floor of quasi-cyclic ldpc codes	2011	-10.177594675682352	14.67654303275528	1861894
1861983	Arch	multi-mode message passing switch networks applied for qc-ldpc decoder	2008	-9.98146256421628	14.806375546592074	1862010
1862923	HPC	on the scalability of simd processing for software defined radio algorithms	2010	-9.679407401979002	14.8670355880334	1862950
1862935	Arch	a novel method of constructing quasi-cyclic rs-ldpc codes for 10gbase-t ethernet	2012	-10.007035241696851	14.645956098853958	1862962
1865153	Vision	an ultra-fast reed-solomon decoder soft-ip with 8-error correcting capability	2003	-9.69554802264148	14.52243851461538	1865180
1866267	EDA	golay and wavelet error control codes in vlsi	2004	-9.707873835341307	14.578656562260056	1866294
1867656	Arch	an efficient max-log map algorithm for vlsi implementation of turbo decoders	2015	-10.364734582956562	14.9394674893412	1867683
1867866	Arch	symbol error correctin codes for memory applications	1996	-9.453494223831976	14.4218373067576	1867893
1868466	Theory	applications of derandomization theory in coding	2010	-10.649474912705873	13.607988753008511	1868493
1868946	EDA	very-high radix circular cordic: vectoring and unified rotation/vectoring	2000	-9.261676364620447	13.443208312970789	1868973
1869706	HPC	an efficient ldpc decoder architecture with a high-performance decoding algorithm	2010	-10.226573718262461	14.697927156092561	1869733
1871339	Arch	novel shared multiplier scheduling scheme for area-efficient fft/ifft processors	2015	-9.37350217575032	14.465148725015785	1871366
1873033	Embedded	an implementation friendly low complexity multiplierless llr generator for soft mimo sphere decoders	2008	-10.454993159006657	14.730534258917455	1873060
1874327	EDA	automatic implementation of low-complexity qc-ldpc encoders	2013	-10.041018097799704	14.740246169117697	1874354
1875211	ML	an efficient distributed arithmetic-based realization of the decision feedback equalizer	2016	-9.534782008537368	14.472274710148792	1875238
1876418	Arch	tackling intracell variability in tlc flash through tensor product codes	2012	-10.371055962952818	14.634903118850222	1876445
1877169	Arch	designing a high speed decoder for cyclic codes	2004	-10.114847399183944	14.504583131275082	1877196
1877830	HPC	efficient reed-solomon based ldpc decoders	2011	-10.374209045988984	14.661826468956688	1877857
1878498	EDA	high speed reconfigurable fpga based digital filter	2013	-9.245264186689967	14.928104275605225	1878525
1878856	EDA	an efficient successive cancellation polar decoder based on new folding approaches	2017	-10.262655354394782	14.711717015341264	1878883
1880227	HPC	a methodology based on transportation problem modeling for designing parallel interleaver architectures	2011	-10.507254200407909	14.767746549921936	1880254
1880289	Vision	concurrent algorithm and hardware implementation for low-latency turbo decoder using a single map decoder	2010	-10.607412157733632	14.809536912885857	1880316
1881164	EDA	an efficient combined bit-flipping and stochastic ldpc decoder using improved probability tracers	2017	-10.193241925826893	14.694645978107195	1881191
1882556	Arch	latency impacts of different parallelism levels in data-flow architectures	2012	-9.930560339528613	14.948262816215054	1882583
1882714	Arch	a pipelined adaptive next canceller	1998	-9.617199383423356	14.994908824392533	1882741
1883941	HPC	lowest density mds array codes on incomplete graphs	2013	-11.046459060692888	14.724506244691053	1883968
1885559	EDA	fast and area-efficient sphere decoding using look-ahead search	2007	-10.558556876949401	14.98833662720758	1885586
1886571	Arch	finite alphabet iterative decoders for ldpc codes: optimization, architecture and analysis	2014	-10.687338174541466	14.827163181972024	1886598
1890852	Arch	low latency low power bit flipping algorithms for ldpc decoding	2010	-10.248635386766619	14.89947252641084	1890879
1890917	EDA	fast decoding and hardware design for binary-input compressive sensing	2012	-10.597885196311436	14.692880464590381	1890944
1891154	OS	high-performance asn.1 compiler	1994	-10.151206533863746	14.865756165125005	1891181
1892330	Arch	study of energy and performance of space-time decoding systems in concatenation with turbo decoding	2006	-10.212289592086506	14.805920051918411	1892357
1893995	PL	fault tolerant arithmetic unit using duplication and residue codes	1995	-9.70135575785632	13.70261400024298	1894022
1894905	EDA	area-efficient fft processor for mimo-ofdm based sdr systems	2013	-9.527139745853924	14.635246222156706	1894932
1894911	HPC	low-latency successive-cancellation list decoders for polar codes with multibit decision	2015	-10.503658406646759	14.729480568327682	1894938
1895971	EDA	low computational complexity, low power, and low area design for the implementation of recursive dft and idft algorithms	2009	-9.417756087323527	14.513884161252983	1895998
1898707	EDA	ultra narrowband filtering with prism signal processing: design and simulation	2018	-9.31965221282062	14.16954096239185	1898734
1901412	EDA	improved matching-pursuit implementation for lte channel estimation	2014	-9.605532996345099	14.648950054301206	1901439
1901927	EDA	fpga-based design and implementation of a multi-gbps ldpc decoder	2012	-10.053624885398001	14.819393329493805	1901954
1902032	Arch	a new approach for block-floating-point arithmetic	1999	-10.114789705619854	14.086967176246723	1902059
1904941	Arch	embedded transition inversion coding with low switching activity for serial links	2013	-9.409701519038322	14.29020999116154	1904968
1906425	EDA	vlsi architecture for forward discrete wavelet transform based on b-spline factorization	2005	-9.292445658798993	13.257495732551256	1906452
1906508	EDA	fpga implementation of an efficient high speed max-log-map decoder	2018	-10.178896734184855	15.01463420929811	1906535
1907266	ML	unified decoder architecture for ldpc/turbo codes	2008	-10.700353591050394	14.793122476190991	1907293
1909945	EDA	a 100 pj/bit, (32,8) cmos analog low-density parity-check decoder based on margin propagation	2011	-10.008903300787386	14.751690681378724	1909972
1910606	Logic	efficient decimator and interpolator array structures	1995	-9.282678050749967	13.481559755130027	1910633
1910755	EDA	design space exploration of ldpc decoders using high-level synthesis	2017	-9.742114123594083	15.11102597561633	1910782
1912623	EDA	parallel decodable two-level unequal burst error correcting codes	2015	-9.335676309602775	14.388173725289507	1912650
1912735	Metrics	coding for unreliable flash memory cells	2014	-10.33328254110399	14.375211342105247	1912762
1915501	Arch	design of multi-residue generators using shared logic	2011	-9.210168399929003	13.406901151691127	1915528
1916263	Theory	an error correcting scheme for defective memory	1978	-10.934279993933568	14.345472370968645	1916290
1916269	HPC	high throughput farrow re-samplers utilizing reduced complexity fir filters	2012	-9.37263064070707	14.395550806048124	1916296
1917385	EDA	cost-effective variable node using thermalcode addition for ldpc decoders	2011	-10.201126132677507	14.688131494844587	1917412
1918724	Theory	erasure correction of scalar codes in the presence of stragglers	2018	-10.991404903923666	14.871200682260705	1918751
1919746	Visualization	combined seu and sefi protection for memories using orthogonal latin square codes	2016	-9.248456605640923	14.341002083020019	1919773
1919888	EDA	hardware implementation of a reed-solomon soft decoder based on information set decoding	2014	-10.26871865849047	14.774308816839426	1919915
1920259	EDA	multimode memory-based fft processor for wireless display fd-oct medical systems	2014	-9.828184924649573	14.917393049241864	1920286
1921743	EDA	hierarchical mfmo circuit modules for an energy-efficient sdr dbf	2012	-9.551153086572127	14.873252220487261	1921770
1922801	Arch	low power state-parallel relaxed adaptive viterbi decoder design and implementation	2006	-9.857760622671792	14.694721185772018	1922828
1923647	Embedded	irregular fractional repetition code optimization for heterogeneous cloud storage	2014	-11.02859445136796	14.630649546271307	1923674
1923883	Embedded	a novel optimization algorithm for chien search of bch codes in nand flash memory devices	2015	-9.49699491836736	14.453209548556911	1923910
1924811	HPC	an efficient vlc decompression scheme for user-defined coding tables	1999	-10.402301861107881	14.65786153629493	1924838
1925293	Arch	vlsi design of large-scale soft-output mimo detection using conjugate gradients	2015	-10.072274504303165	15.025539277196467	1925320
1925668	EDA	area efficient decoding of quasi-cyclic low density parity check codes	2004	-10.258908863672746	14.62761133082176	1925695
1925814	HPC	fundamental tradeoff between computation and communication in distributed computing	2016	-10.254329485764613	14.898724058623635	1925841
1927606	Arch	multi-mode parallel and folded vlsi architectures for 1d-fast fourier transform	2016	-9.274695036005891	14.423906323034608	1927633
1929893	HPC	reduced-complexity column-layered decoding and implementation for ldpc codes	2011	-10.319024856161427	14.792599293685406	1929920
1930347	Robotics	hardware design of sphere decoding for mimo systems	2005	-10.11693526130625	15.022519754772985	1930374
1931005	Arch	hardware-friendly probabilistic min-sum algorithm for fully-parallel ldpc decoders	2014	-10.705427258627982	14.794582555512154	1931032
1931206	Theory	storage capacity of repairable networks	2015	-11.083843201883194	14.7110133158254	1931233
1931902	Crypto	a memory efficient realization of cyclic convolution and its application to discrete cosine transform	2003	-9.30290945145257	13.218090107178964	1931929
1935718	HCI	selective secure error correction on spiht coefficients for pervasive wireless visual network	2013	-10.618360096108065	14.2034474209338	1935745
1935899	Embedded	fault-secure interface between fault-tolerant ram and transmission channel using systematic cyclic codes	2007	-10.23942553261946	14.271108337990391	1935926
1937515	EDA	minimum-energy ldpc decoder for real-time mobile application	2007	-10.02012322476978	14.816457240627114	1937542
1938493	Arch	enhanced delta-based layered decoding of wimax qc-ldpc codes	2008	-10.515858391422489	14.74975770584136	1938520
1939750	ML	matrix sparsification for coded matrix multiplication	2017	-11.035907755334305	14.718996977792107	1939777
1941277	Arch	a fully parallel nonbinary ldpc decoder with fine-grained dynamic clock gating	2015	-9.966396921686586	14.758633665681494	1941304
1944149	EDA	a 2-d grouping fifo based hardware architecture for supporting 36-mode hybrid-radix fft design in 3gpp-lte systems	2017	-9.207562417552056	14.518736816730462	1944176
1946847	Robotics	robust minimum energy wireless routing for underwater acoustic communication networks	2012	-10.385159149404572	13.68475520864074	1946874
1947410	EDA	a fully-parallel step-by-step bch decoder over composite field for nor flash memories	2012	-9.699081487296468	14.431876362583345	1947437
1947433	EDA	fpga implementation of a flexible decoder for long ldpc codes	2008	-10.363501903352152	14.942020185843749	1947460
1948531	ML	energy efficient data transfer and storage organization for a map turbo decoder module	1999	-10.478610941604904	14.803658193525644	1948558
1949284	EDA	pipelined reduced-state sequence estimation	2000	-10.065550276362167	15.003269844984098	1949311
1950556	Arch	a parallel lsi architecture for ldpc decoder improving message-passing schedule	2006	-10.222177485364117	14.647735253575338	1950583
1952786	EDA	implementation of a programmable 64/spl sim/2048-point fft/ifft processor for ofdm-based communication systems	2003	-9.549369115406565	14.620070234861501	1952813
1953584	ML	communication-computation efficient gradient coding	2018	-10.98374201416947	14.339075760743	1953611
1953937	EDA	high efficient distributed video coding with parallelized design for ldpca decoding on cuda based gpgpu	2012	-10.523182698293516	14.733522261023063	1953964
1954586	Embedded	concurrent error detection in shifted dual basis multiplier over gf(2m) using cyclic code approach	2010	-9.221296381186422	13.319673506537411	1954613
1957633	HPC	a novel bit flipping decoder for systematic ldpc codes	2017	-10.527527181690823	14.8327470421825	1957660
1959357	Theory	a class of msr codes for clustered distributed storage	2018	-11.037720505790157	14.736550674274339	1959384
1959399	EDA	an efficient implementation of uplink baseband signal generator in lte ue transmitters	2012	-9.844883929767633	14.95712104574655	1959426
1959470	Robotics	an efficient mimo v-blast decoder based on a dynamically reconfigurable fpga including its reconfiguration management	2008	-9.811178800174849	14.949934139816476	1959497
1960163	EDA	a new soft variable length decoder for wireless video transmission	2007	-10.915688975678377	14.884994189314256	1960190
1960488	Arch	min-sum decoder architectures with reduced word length for ldpc codes	2010	-10.275922554560257	14.619998365361395	1960515
1961045	Networks	architecture design of a memory subsystem for massive mimo baseband processing	2017	-9.903152474271227	15.107308595662193	1961072
1961354	EDA	efficient highly-parallel turbo decoder for 3gpp lte-advanced	2015	-10.005651914604119	14.876777480505226	1961381
1961392	Arch	on the structured parallelism of decoders for ldpc convolutional codes - an algebraic description	2009	-10.909144813350562	14.713696868390937	1961419
1962878	Theory	explicit and optimal exact-regenerating codes for the minimum-bandwidth point in distributed storage	2010	-10.9001584475041	14.806411156009824	1962905
1963576	EDA	stochastic iterative mimo detection system: algorithm and hardware design	2015	-10.211604086909697	14.999866808771715	1963603
1968095	EDA	a multi-band ofdm ultra-wideband soc in 90 nm cmos technology	2011	-9.529876221395618	14.785969723968869	1968122
1969258	EDA	qr decomposition architecture using the iteration look-ahead modified gram-schmidt algorithm	2016	-9.743672432036984	14.569489620435846	1969285
1969423	Vision	quantization error improvement for optical quantization using dual rail configuration	2015	-9.540256359634382	13.537601416104884	1969450
1969953	HPC	coherent spatio-temporal sensor fusion on a hybrid multicore processor system	2012	-9.508188462838016	14.237692897431128	1969980
1971809	Arch	encodings for high-performance for energy-efficient signaling	2001	-9.777555580291821	14.555352146982608	1971836
1972601	EDA	a scaleable fft/ifft kernel for communication systems using codesign approach	2005	-9.33039984212205	14.666230787459007	1972628
1974731	Visualization	pipelined rls adaptive filtering using scaled tangent rotations (star)	1996	-9.307111496293373	13.313482625358642	1974758
1975272	EDA	compact ca-based single byte error correcting codec	2018	-9.350911108997726	14.35173553398386	1975299
1975398	EDA	hardware-efficient systolization of da-based calculation of finite digital convolution	2006	-9.221768389951466	13.262319840301455	1975425
1977591	EDA	cycle efficient bit rate matching for lte-a with insructions support	2013	-10.001935938310867	14.948973079409717	1977618
1977688	Embedded	optimization method for designing filter bank channelizer of a software defined radio using vertical common subexpression elimination	2004	-9.493725933639453	14.301419523246212	1977715
1978332	Robotics	two-stage optimization of cordic-friendly fft	2015	-9.182035557313128	13.648841506321428	1978359
1980163	Embedded	design and implementation of a turbo decoder for 3g w-cdma systems	2002	-10.474947016054164	14.798820477346561	1980190
1981244	EDA	application of residue number systems to bent-pipe satellite communication systems	2011	-9.918466264540672	14.843828289491348	1981271
1982297	EDA	hierarchical constrained coding for floating-gate to floating-gate coupling mitigation in flash memory	2011	-10.48764367083984	14.548273840244624	1982324
1983479	EDA	a new systolic array algorithm for memory-based vlsi array implementation of dct	1997	-9.253868843268505	13.211659419306908	1983506
1988391	EDA	low-cost and shared architecture design of recursive dft/idft/imdct algorithms for digital radio mondiale system	2010	-9.312637884757077	14.08802854999957	1988418
1990021	Arch	fpga-based co-processor for singular value array reconciliation tomography	2008	-9.324494038390679	13.606129215975745	1990048
1990899	EDA	semi-iterative analog turbo decoding	2007	-10.183565450627176	14.735784271304484	1990926
1992555	NLP	reverse tracing of forward state metric in log-map and max-log-map decoders with fixed point precision	2003	-10.623119475166254	14.658205006067512	1992582
1995646	Robotics	the design and implementation of uat mode ads-b signal's rs decoder	2014	-10.255473771937153	14.589751469432091	1995673
1996298	EDA	digital filter synthesis based on an algorithm to generate all minimal signed digit representations	2002	-9.221885353382287	13.263385682022353	1996325
1996538	Arch	pid (partial inversion data): an m-of-n level-encoded transition signaling protocol for asynchronous global communication	2012	-10.060189858023973	14.582248541212874	1996565
1998466	Robotics	on fast exhaustive search of the minimum distance of linear block codes	2016	-10.743292202804728	13.96910070419431	1998493
1999676	EDA	enhanced error correction against multiple-bit-upset based on bch code for sram	2013	-9.241640615283046	14.435192982695947	1999703
2000532	Arch	mac williams identity for m-spotty weight enumerator	2007	-11.080284057728576	13.986045107287405	2000559
2000965	HPC	a soft-output parallel stack algorithm for mimo detection	2013	-10.401822215658846	15.079268969917909	2000992
2001712	ML	improving distributed gradient descent using reed-solomon codes	2018	-10.838467101989956	14.38425939640038	2001739
2005802	EDA	hardware-efficient qr-decomposition using bivariate numeric function approximation	2017	-9.549661253701164	14.505541689525216	2005829
2005947	Arch	a flip-syndrome-list polar decoder architecture for ultra-low-latency communications	2019	-10.32915732093282	14.520612052701676	2005974
2008225	Robotics	a new data format and a new error control scheme for optical-storage systems	2007	-11.067033621431897	14.353052939693473	2008252
2008753	Vision	a unified coded deep neural network training strategy based on generalized polydot codes	2018	-11.018992625546712	14.449603496546258	2008780
2012547	EDA	cd-ecc: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors	2013	-9.205626498424078	14.532387810196152	2012574
2012708	Arch	multi-gb/s software decoding of polar codes	2015	-10.149334955955867	14.804289449302411	2012735
2013195	OS	analysis of correctable errors in the ibm 3380 disk file	1984	-10.895559952714644	14.178688570295387	2013222
2014794	HPC	a new algorithm-based fault tolerance technique for computing matrix operations	1991	-9.61715140215313	13.728982159095303	2014821
2015278	HPC	the impact of faulty memory bit cells on the decoding of spatially-coupled ldpc codes	2015	-9.874924128866196	14.466538347637774	2015305
2016988	EDA	design techniques for high-speed multi-level viterbi detectors and trellis-coded-modulation decoders	2018	-10.05005275714693	14.841692445168706	2017015
2018373	Arch	a 13 gbps, 0.13 μm cmos, multiplication-free mimo detector	2017	-9.856737217590958	14.793220529454102	2018400
2018590	Theory	on slepian–wolf theorem with interaction	2016	-10.99489012507979	13.425209002332172	2018617
2020119	EDA	minimum complexity fir filters and sparse systolic arrays	1988	-9.188968704353249	13.316045809385841	2020146
2020731	EDA	power characterization of a gbit/s fpga convolutional ldpc decoder	2012	-10.091603066659312	14.836066530577268	2020758
2020926	EDA	proactive channel adjustment to improve polar code capability for flash storage devices	2018	-10.830266967795962	14.966789067497634	2020953
2021863	HPC	a gpu implementation of belief propagation decoder for polar codes	2012	-10.348773192940623	14.807293230825607	2021890
2022206	Robotics	flexible non-binary ldpc decoding on fpgas	2014	-9.989727581384935	15.075143433958932	2022233
2022236	Arch	new radix-2 to the 4th power pipeline fft processor	2005	-9.311654927355782	14.272166706968155	2022263
2022341	Crypto	design of new xor-based hash functions for cache memories	2008	-10.640367748651741	13.8557234517956	2022368
2023385	HPC	low-complexity memory access architectures for quasi-cyclic ldpc decoders	2012	-10.696113752446074	14.955052467802872	2023412
2024507	Arch	a 6.72-gb/s 8pj/bit/iteration ieee 802.15.3c ldpc decoder chip	2011	-9.989882278729123	14.799627246275447	2024534
2025012	HPC	design of a high parallelism high throughput hspa+ turbo decoder	2015	-9.878723466898137	15.06201813678996	2025039
2025187	EDA	high-speed architecture design of tomlinson–harashima precoders	2007	-9.633313830046204	14.538098288880546	2025214
2025482	EDA	area-effcient re-encoding scheme for nand flash memory with multimode bch error correction	2018	-9.922113871414624	14.518053117181301	2025509
2025570	EDA	automatic ip generation of fft/ifft processors with word-length optimization for mimo-ofdm systems	2011	-9.501184956446872	14.597284203464675	2025597
2025982	EDA	domain specific reconfigurable architecture of turbo decoder optimized for short distance wireless communication	2005	-10.050402904995677	15.007090388997323	2026009
2026976	Robotics	fft-spa non-binary ldpc decoding on gpu	2013	-10.378978882141348	14.876519632431624	2027003
2027184	Visualization	general lattice wave digital filter with phase compensation scheme	2011	-9.66744843073439	14.720712916080446	2027211
2027226	Robotics	cooperative regenerating codes for distributed storage systems	2011	-10.910051063642031	14.886665981120904	2027253
2029421	HPC	a qc-ldpc construction algorithm for increasing the throughput of layered decoders	2013	-10.267514690566317	14.709349661331327	2029448
2029681	Arch	efficient network for non-binary qc-ldpc decoder	2012	-10.177538673166733	14.652054668013768	2029708
2031171	EDA	coordinate rotation based low complexity n-d fastica algorithm and architecture	2011	-9.262907565656935	13.326727446041252	2031198
2033207	EDA	architecture design of qpp interleaver for parallel turbo decoding	2010	-10.133888562969133	14.726014648316614	2033234
2034416	EDA	an area-saving decoder structure for roms	2003	-9.610305397119847	14.454344188962141	2034443
2035162	EDA	optimized architecture for computing zadoff-chu sequences with application to lte	2009	-9.869971661046566	14.851396330087464	2035189
2036358	Theory	numerical accuracy of fast fourier transforms with cordic arithmetic	2000	-9.303277065581495	13.372033060854529	2036385
2037395	Arch	hardware-efficient node processing unit architectures for flexible ldpc decoder implementations	2018	-10.066689086581148	14.816583256255145	2037422
2038708	EDA	low complexity decimation filter for multi-standard digital receivers	2005	-9.204603058613856	13.85500873627001	2038735
2038959	EDA	a flexible co-ofdm using reconfigurable multi-precision fft	2017	-9.70606888459509	14.878367350726874	2038986
2041316	DB	area-efficient high-throughput parallel scramblers using generalized algorithms	2013	-9.378375072917493	13.6081808009058	2041343
2043327	HPC	low-energy heterogeneous digit-serial reed-solomon codecs	1998	-9.408134311211368	14.698107792017119	2043354
2043585	HPC	parallel high throughput soft-output sphere decoding algorithm	2012	-10.213774879610792	15.049436287235913	2043612
2044009	Arch	macwilliams type identities for $m$-spotty rosenbloom-tsfasman weight enumerators over finite commutative frobenius rings	2013	-11.093988647039405	13.970592490851908	2044036
2047581	Arch	error correction for nor memory devices with exponentially distributed read noise	2013	-9.85886340598774	14.483933798055745	2047608
2049405	EDA	efficient cordic designs for multi-mode ofdm fft	2006	-9.537743791589527	14.707038576741715	2049432
2053367	EDA	detecting errors in digital communications with crc codes implemented with fpga	2009	-10.798318071927214	14.287020036651864	2053394
2053604	EDA	design and fpga implementation of iterative decoders for codes on graphs	2009	-9.429011281803358	14.354178629859474	2053631
2054068	HPC	fully optimized code block segmentation algorithm for lte-advanced	2014	-10.440713630620511	14.873074848480885	2054095
2055388	Embedded	decimal hamming: a software-implemented technique to cope with soft errors	2011	-9.692696392847411	14.081765931773653	2055415
2055995	Logic	a new survivor memory management method in viterbi decoders: trace-delete method and its implementation	1996	-10.04178619835936	14.523537696163714	2056022
2059146	HPC	raid5x-based storage complexity analysis	2008	-10.727838109200642	14.304840979275243	2059173
2060900	HPC	flash memories in high radiation environments: ldpc decoder study	2016	-10.754687094704623	14.466370857158067	2060927
2061059	Robotics	a communication-theoretic approach to phase change storage	2010	-10.086729502113586	14.555517971676206	2061086
2061805	EDA	algorithm and hardware complexity reduction techniques for k-best sphere decoders	2010	-10.061286685442687	14.95466996190939	2061832
2064144	Robotics	multigigabit balanced add-select-register-compare viterbi decoders architecture in 60 ghz wpan	2013	-9.935022492812747	14.965693997764394	2064171
2064781	Arch	asic design of 7.7 gbps multi-mode ldpc decoder for ieee 802.11ac	2014	-10.026954608781988	14.842165448153064	2064808
2065500	EDA	pipelined recursive modified euclidean algorithm for rs decoder	2010	-10.300816558297743	14.541800327675915	2065527
2065641	EDA	design methodology for a high performance robust dvb-s2 decoder implementation	2010	-10.296326108497519	14.911535987912641	2065668
2065885	Arch	architectures for polar bp decoders using folding	2014	-10.223943323811907	14.76319118854114	2065912
2066853	OS	mds codes with progressive engagement property for cloud storage systems	2016	-10.995970401972961	14.80027884602976	2066880
2067743	Embedded	fault tolerant reversible finite field arithmetic circuits	2008	-9.747958375242844	13.886792256399062	2067770
2069759	NLP	digital speech communication by truncated chaotic synchronization	2003	-11.031287578506406	13.453074148510542	2069786
2070462	Arch	low-complexity reconfigurable complex constant multiplication for ffts	2009	-9.434797865648132	13.223562111751392	2070489
2072065	HPC	pipelined parallel decision feedback decoders (pdfds) for high speed ethernet over copper	2005	-10.237059095005463	14.769280603734876	2072092
2073260	Metrics	design issues of a rate 8/10 matched-spectral-null trellis code chip for partial response channels	1990	-9.944995642756117	14.654216821861125	2073287
2073753	EDA	a low cost, high speed encryption system and method	1994	-10.240758950815009	14.075817455113993	2073780
2074008	Vision	new multipliers modulo 2^n - 1	1992	-9.24420508441724	13.251162852411573	2074035
2074758	Robotics	implementation of the berlekamp-massey algorithm using a dsp	2004	-9.968163837040468	14.597746346556553	2074785
2074777	Arch	high-throughput energy-efficient ldpc decoders using differential binary message passing	2014	-10.021168622850533	14.802049112514238	2074804
2077949	EDA	a single-routing layered ldpc decoder for 10gbase-t ethernet in 130nm cmos	2012	-10.006251687922076	14.679211528131175	2077976
2077955	EDA	a low-area dynamic reconfigurable mdc fft processor design	2016	-9.520987958192793	14.667938878419507	2077982
2080293	EDA	parallel processing based power reduction in a 256 state viterbi decoder	2006	-9.830155584226668	14.74412255129523	2080320
2080473	Theory	information-theoretic bounds on average signal transition activity [vlsi systems]	1999	-10.771864629974198	14.209083148014354	2080500
2082097	OS	a vlsi architecture of cordic-based popular windows and its fpga prototype	2017	-9.18431794098294	13.610621978106673	2082124
2082385	EDA	k-distributed radar clutter sequence generator on fpga	2012	-10.349729650278409	13.223378378879564	2082412
2087493	EDA	pipelined implementations of polar encoder and feed-back part for sc polar decoder	2015	-10.468602140726603	14.670950804032076	2087520
2088509	Arch	a discrepancy-computationless ribm algorithm and its architecture for bch decoders	2008	-9.887474963064754	14.665339230785468	2088536
2088729	EDA	an fpga implementation of low-density parity-check code decoder with multi-rate capability	2005	-10.087236477649464	15.004615597647984	2088756
2089345	EDA	xg-pon optical network unit downstream fec design based on truncated reed-solomon code	2014	-10.217474002612693	14.84936218291171	2089372
2091444	EDA	reconfigurable frequency response masking filters for software radio channelization	2008	-9.588727655004856	14.636488265937938	2091471
2092913	Robotics	a construction method for m-ary unidirectional error control codes	1990	-9.895388054847722	14.091154905129144	2092940
2093354	Embedded	asynchronous stochastic decoding of low-density parity-check codes	2012	-10.190514665107779	14.678478664106336	2093381
2093519	EDA	low power rake receiver and viterbi decoder design for cdma applications	2000	-9.9165775216913	15.032934450319342	2093546
2093770	Theory	high-throughput multi-rate decoding of structured low-density parity-check codes	2005	-10.007393162197172	14.920034464942374	2093797
2096388	Arch	a low-complexity message-passing algorithm for reduced routing congestion in ldpc decoders	2010	-9.971540389780408	14.723717068145811	2096415
2096925	DB	malleable coding for updatable cloud caching	2016	-11.040599309717395	14.5734177915886	2096952
2098046	EDA	digital oscillators over finite fields	1996	-9.166769776175663	13.327594869556751	2098073
2099201	Arch	high-throughput qc-ldpc decoder with cost-effective early termination scheme for non-volatile memory systems	2014	-9.9662799200893	14.708777875336684	2099228
2099346	HPC	fpga implementation of a bch codec for free space optical communication system	2014	-10.239533247830119	14.807461113421436	2099373
2099678	HPC	early stopping criteria for energy-efficient low-latency belief-propagation polar code decoders	2014	-10.552405977443634	14.809013659575887	2099705
2099965	Robotics	a fault-tolerant modulus replication complex fir filter	2005	-9.899508113994298	14.603478101538816	2099992
2100010	HCI	mitigating the effects of large multiple cell upsets (mcus) in memories	2011	-9.35282774099683	14.426643432571538	2100037
2103824	Arch	when do wom codes improve the erasure factor in flash memories?	2015	-10.920510093798486	14.53217477592054	2103851
2105248	Arch	implementing triple adjacent error correction in double error correction orthogonal latin squares codes	2013	-9.42516440829782	14.410012462409773	2105275
2105990	EDA	holistic biquadratic iir filter design for communication systems using differential evolution	2013	-9.2704387566077	14.00853437870783	2106017
2106441	Embedded	data storage time sensitive ecc schemes for mlc nand flash memories	2013	-9.595095287646913	14.465201643658292	2106468
2107536	Arch	a low-cost mmse-sic detector for the mimo system: algorithm and hardware implementation	2011	-10.175846388255358	14.99072002080266	2107563
2107551	Arch	pipelined fft architectures for real-time signal processing and wireless communication applications	2014	-9.497737281904422	14.312967435990073	2107578
2107598	Arch	novel energy-efficient scalable soft-output ssfe mimo detector architectures	2009	-10.028395786530117	15.090109728970935	2107625
2108490	Embedded	online cordic algorithm and vlsi architecture for implementing qr-array processors	2000	-9.708423773242698	14.543044243218516	2108517
2109488	HPC	new encoding/decoding methods for designing fault-tolerant matrix operations	1996	-9.363586396791606	13.750079921978875	2109515
2110220	Arch	a pipelined architecture for lms adaptive fir filters without adaptation delay	1997	-9.246675342019977	13.728110004920662	2110247
2112222	HPC	an efficient coding scheme for tolerating double disk failures	2010	-11.015074362605633	14.452727451249508	2112249
2112243	HPC	finite wordlength analysis and adaptive decoding for turbo/map decoders	2001	-10.496538536990949	14.723054946685304	2112270
2112435	Crypto	classical access structures of ramp secret sharing based on quantum stabilizer codes	2018	-11.056888842741182	13.375038388426471	2112462
2113878	EDA	cuda-enabled multiple symbol detection for pcm/fm demodulation	2013	-9.722123852186854	14.400668325751855	2113905
2114638	Arch	reset-check-reverse-flag scheme on nram with 50% bit error rate or 35% parity overhead and 16% decoding latency reductions for read-intensive storage class memory	2016	-9.317905455045649	14.456280412768114	2114665
2115102	HPC	a partial inter-layer parallel sphere decoder for multiple-input multiple-output systems	2014	-10.33462596910658	14.945427675068574	2115129
2115620	ML	parallel sub-convolution filter bank architectures	2003	-9.173312507767127	13.766065211645087	2115647
2116116	Embedded	strategies for reducing decoding cycles in stochastic ldpc decoders	2016	-10.431541312344727	14.691616075990346	2116143
2116748	EDA	very low-complexity hardware interleaver for turbo decoding	2007	-10.123625406246886	14.834806144203588	2116775
2119766	HPC	parallel decodable multi-level unequal burst error correcting codes for memories of approximate systems	2016	-9.321566111095184	14.34515216069978	2119793
2119901	Arch	accelerating the data shuffle operations for fft algorithms on simd dsps	2011	-9.733345311156944	15.048543353421307	2119928
2121558	EDA	signal adaptive system for space/spatial-frequency analysis	2009	-9.20551950169943	13.772906547471573	2121585
2122756	EDA	delay-insensitive, point-to-point interconnect using m-of-n codes	2003	-9.588909841673116	14.359285644477222	2122783
2123460	HPC	a high parallelism ldpc decoder with an early stopping criterion for wimax and wifi application	2010	-10.413101996776273	14.768567867796586	2123487
2124986	Arch	cdma technique for network-on-chip	2012	-9.793364996396347	14.797045011603918	2125013
2126737	EDA	high throughput and low complexity implementation of nb-ldpc decoder based on ems algorithm	2016	-10.413607167774744	14.741583092567305	2126764
2127286	EDA	reduced-complexity min-sum algorithm for decoding ldpc codes with low error-floor	2014	-10.179797127357773	14.746937200868757	2127313
2128135	HPC	an optimized processor for fast reed-solomon encoding and decoding	2002	-9.95332117439416	14.434821543061027	2128162
2129085	Arch	improving bit flip reduction for biased and random data	2016	-9.669867630468737	14.49539796686607	2129112
2129181	Arch	a memory-efficient realization of cyclic convolution and its application to discrete cosine transform	2005	-9.282753910292794	13.231410940813264	2129208
2129254	Arch	a 4.68gb/s belief propagation polar decoder with bit-splitting register file	2014	-9.69747832205498	14.569212823200965	2129281
2129364	EDA	reduced-complexity nonbinary ldpc decoder for high-order galois fields based on trellis min–max algorithm	2016	-10.163761769772098	14.716225977579533	2129391
2129442	Vision	performance of ldpc decoders with missing connections	2017	-10.937421983235	14.447684642307227	2129469
2130422	EDA	high efficiency and low power multi-rate ldpc decoder design for cmmb	2011	-9.875714211438812	14.73213001291757	2130449
2130462	HPC	efficient encoding for dual-diagonal structured ldpc codes based on parity bit prediction and correction	2008	-10.609647219449952	14.854910561626001	2130489
2133233	EDA	ultra folded high-speed architectures for reed solomon decoders	2006	-9.27123715030847	13.993549036905293	2133260
2137011	EDA	a 686mbps 1.85mm2 near-optimal symbol detector for spatial modulation mimo systems in 0.18μm cmos	2017	-10.149676086402847	15.102992135009814	2137038
2137755	Visualization	an efficient multi-standard ldpc decoder design using hardware-friendly shuffled decoding	2013	-10.00065582236727	14.79044269766385	2137782
2138480	EDA	an fpga based low power multiplier for fft in ofdm systems using precomputations	2013	-9.543059178987413	14.694591679610946	2138507
2140381	EDA	low complexity qr-decomposition architecture using the logarithmic number system	2013	-9.659917527889881	14.75797745379626	2140408
2141008	Visualization	the design of the ieee 802.12 coding scheme	2007	-11.01863472833769	14.404874203908026	2141035
2142873	EDA	normal basis inversion in some finite fields	1999	-9.281800129342043	13.207271859238933	2142900
2143578	Embedded	configurable crc error detection model for performance analysis of polynomial: case study for the 32-bits ethernet protocol	2015	-10.23701205072434	14.883921856168433	2143605
2143715	EDA	low-energy configurable syndrome/chien search multi-channel reed solomon decoder	2010	-9.937815467196245	14.751760261746231	2143742
2145450	HPC	reliable repair mechanisms with low connection cost for code based distributed storage systems	2014	-10.801313643442867	15.034041493818226	2145477
2149389	EDA	fpga implementation of ofdm baseband processor	2017	-9.520252252191256	14.862144561617308	2149416
2152533	EDA	a radix 22 based parallel pipeline fft processor for mb-ofdm uwb system	2009	-9.565716299515117	14.7571546687964	2152560
2152958	EDA	qfec asip: a flexible quad-mode fec asip for polar, ldpc, turbo, and convolutional code decoding	2018	-9.988909815163018	14.838833595254892	2152985
2155200	Arch	systematic b-adjacent symbol error correcting reed-solomon codes with parallel decoding	2018	-9.731896117964578	14.475969611851927	2155227
2155723	Visualization	the vlsi implementation of a reed&#8212;solomon encoder using berlekamp's bit-serial multiplier algorithm	1984	-9.501303184528735	13.8692911147256	2155750
2155752	EDA	maximizing the throughput-area efficiency of fully-parallel low-density parity-check decoding with c-slow retiming and asynchronous deep pipelining	2007	-9.882805647902162	14.692718104357414	2155779
2155900	EDA	hardware-efficient index mapping for mixed radix-2/3/4/5 ffts	2016	-9.167485575607573	13.869516159732257	2155927
2157591	HPC	asic design of a gbit/s ldpc decoder for iterative mimo systems	2012	-10.018369439607637	14.896663302131612	2157618
2158596	HCI	hardware design for vlsi implementation of acoustic feedback canceller in hearing aids	2018	-9.470925283066512	14.321301004284635	2158623
2159054	EDA	an efficient and optimized fpga feedback m-psk symbol timing recovery architecture based on the gardner timing error detector	2007	-9.900517432612144	14.935017096037154	2159081
2160131	EDA	an ldpc decoding method for fault-tolerant digital logic	2012	-9.620489727035944	14.234852121791501	2160158
2160770	EDA	reliable mlc nand flash memories based on nonlinear t-error-correcting codes	2010	-9.624775282426764	14.433326151690332	2160797
2162595	HPC	low-complexity high-throughput decoding architecture for convolutional codes	2012	-10.438757143120307	15.009621300798864	2162622
2162707	HPC	fft coefficient memory reduction technique for ofdm applications	2002	-9.582663001237774	14.592788323071153	2162734
2164166	EDA	rapid ip design of variable-length cached-fft processor for ofdm-based communication systems	2006	-9.6817930099239	14.96071348458559	2164193
2164280	Arch	scalable vlsi architecture for k-best lattice decoders	2008	-10.31351878712576	14.5340273739587	2164307
2164353	Arch	a comparison of five different multiprocessor soc bus architectures	2001	-9.459109681679623	14.937538406722473	2164380
2165277	Arch	a 630 mbps non-binary ldpc decoder for fpga	2015	-10.105453969086428	14.734132816371545	2165304
2165623	EDA	an efficient fault-tolerance design for integer parallel matrix–vector multiplications	2018	-9.26337192466095	13.768695866269553	2165650
2170314	DB	cost-bandwidth tradeoff in distributed storage systems	2010	-11.024629620641065	14.692949606524985	2170341
2170429	Embedded	low-power design of reed-solomon encoders	2013	-9.94366209508532	14.158153926047671	2170456
2171869	EDA	generic description and synthesis of ldpc decoders	2007	-10.501382145252759	14.748715312139392	2171896
2171907	Arch	fast, minimal decoding complexity, system level, binary systematic (41, 32) single-error-correcting codes for on-chip dram applications	2001	-9.541635961809453	14.361657999597211	2171934
2172262	Arch	efficient highly-parallel decoder architecture for quasi-cyclic low-density parity-check codes	2007	-10.311561348627167	14.69649013390209	2172289
2173837	Arch	a low-power, hard-decision analogue convolutional decoder using the modified feedback decoding algorithm	2004	-9.95826269218825	14.720006514572859	2173864
2181732	Visualization	optimizing the implementation of sec–daec codes in fpgas	2016	-9.959620454101787	14.617501471119649	2181759
2184906	Arch	an fpga interpolation processor for soft-decision reed-solomon decoding	2004	-10.045437295320145	14.404494453891447	2184933
2186968	Arch	modified polynomial selection architecture for low-complexity chase decoding of reed-solomon codes	2012	-11.030015693789439	14.607728375039532	2186995
2188736	EDA	an fpga prototype of a forward error correction (fec) decoder for atsc digital tv	1999	-9.974392764136033	14.948003097048195	2188763
2189144	Embedded	mastrovito form of non-recursive karatsuba multiplier for all trinomials	2017	-9.262226389032199	13.239878902865042	2189171
2189798	Theory	architecture for decoding adaptive reed-solomon codes with variable block length	2002	-10.1895676744686	14.569828350655847	2189825
2190087	Vision	an efficient software radio implementation of the umts turbo codec	2002	-10.673561531947856	14.804555316610324	2190114
2190815	HPC	simulation based development of efficient hardware for sort based algorithms	2003	-10.375401854297413	14.703117591231864	2190842
2196414	HPC	collision-free interleaver composed of a latin square for parallel-architecture turbo codes	2008	-10.668093077591568	14.776216214168278	2196441
2197369	Crypto	lightweight mds involution matrices	2015	-9.592292977341492	13.321811156050638	2197396
2197885	EDA	high speed counterflow-clocked pipelining illustrated on the design of hdtv subband vector quantizer chips	1995	-9.291453988826976	14.172451364648552	2197912
2203745	HPC	a high throughput ldpc decoder in cmmb based on virtual radio	2013	-10.275425770711019	14.751712543896721	2203772
2205597	EDA	a novel low-cost high-throughput cavlc decoder for h.264/avc	2011	-9.982444814247854	14.442766942868753	2205624
2206155	Arch	power-efficient ldpc code decoder architecture	2007	-10.020762677316029	14.67004747715161	2206182
2206576	ML	distributed gradient descent with coded partial gradient computations	2018	-10.943146177207236	14.444479760142519	2206603
2207932	Arch	low-complexity finite alphabet iterative decoders for ldpc codes	2013	-10.403000425040082	14.716510964416877	2207959
2209052	Arch	a systematic framework for high throughput map decoder vlsi architectures	2005	-10.302820525758166	14.6683356215536	2209079
2209376	OS	on the interaction between checksums and cyclic redundancy codes in communications protocols	2014	-10.677665116189386	14.550987181527894	2209403
2209526	Arch	efficient architecture for reed solomon block turbo code	2006	-10.64425894282376	14.736424873685223	2209553
2216236	Crypto	design and implementation of a linear feedback shift register interleaver for turbo decoding	2012	-9.952803003254774	14.987148107481445	2216263
2216364	EDA	reducing the dissipated energy in multi-standard turbo and ldpc decoders	2015	-9.867013556321023	14.946077040529476	2216391
2217089	HPC	successive cancellation decoder for very long polar codes	2017	-10.611148397724104	14.838313345634148	2217116
2217944	DB	design and construction of bch codes for enhancing data integrity in multi level flash memories	2012	-9.379677314131083	14.530592169675188	2217971
2218666	Arch	a new soft-input hard-output decoding algorithm for turbo product codes	2018	-10.583627721777527	14.790958792094711	2218693
2218906	HPC	high-speed architectures for parallel long bch encoders	2005	-10.182710606567873	14.813335240031032	2218933
2221016	EDA	a low complexity complex qr factorization design for signal detection in mimo ofdm systems	2008	-9.634965132106986	14.411856828408409	2221043
2223226	Robotics	a low complexity reed-solomon architecture using the euclid's algorithm	1999	-9.740176924760064	14.678197843621982	2223253
2223429	Arch	a parallel radix-sort-based vlsi architecture for finding the first  $w$ maximum/minimum values	2014	-10.066062678522648	14.803523315345366	2223456
2224735	HPC	an efficient implementation of ldpc decoders on arm processors	2018	-10.017815310598456	14.742595247580034	2224762
2226180	Arch	using data postcompensation and predistortion to tolerate cell-to-cell interference in mlc nand flash memory	2010	-9.265737573236422	14.624117120272176	2226207
2226568	EDA	design methodology for high-speed iterative decoder architectures	2002	-10.056374112389934	14.4806841786568	2226595
2227357	HPC	the logarithmic number system for strength reduction in adaptive filtering	1998	-9.171679988189831	13.228944165724366	2227384
2229705	EDA	cell processor based ldpc encoder/decoder for wimax applications	2011	-10.125973445369905	14.948523309948444	2229732
2231384	Networks	givens rotation-based qr decomposition for mimo systems	2017	-9.638320562507491	14.594731896189348	2231411
2231783	EDA	a 6.6pj/bit/iter radix-16 modified log-map decoder using two-stage acs architecture	2011	-10.061816662881839	14.94489389693187	2231810
2233765	NLP	a new low latency parallel turbo decoder employing parallel phase decoding method	2012	-10.058483022993329	14.601884588334455	2233792
2234306	Networks	a parallel early-pruned k-best mimo signal detector up to 1.9gb/s	2011	-10.038741001628852	15.018399470617487	2234333
2234812	HPC	on the application of the fast hadamard transform in polar codes	2016	-10.630470856244392	14.69883138932289	2234839
2235332	Mobile	implementation and evaluation of a (b, k)-adjacent error-correcting/detecting scheme for supercomputer systems	1984	-9.99725241459092	14.365162865614606	2235359
2235524	EDA	hardware implementation of a series of transform matrices based on discrete hirschman transform	2016	-9.407287384836428	13.319673110750294	2235551
2235680	Arch	an elastic error correction code technique for nand flash-based consumer electronic devices	2013	-9.228938159668742	14.600331462830491	2235707
2236017	Arch	hardware implementation of a low-power k-best mimo detector based on a hybrid merge network	2018	-9.743290887911686	14.879274564877935	2236044
2236381	Arch	reconfigurable parallel turbo decoder design for multiple high-mobility 4g systems	2013	-9.948878247238154	14.871372328220813	2236408
2237524	Embedded	the design and implementation of a configurable mimo detection system on the noc-based multicore platform	2016	-9.772876617732416	15.05322571120706	2237551
2238509	HPC	variable throughput ldpc decoders using simd-based adaptive quantization	2016	-10.345842053087193	14.697151649635751	2238536
2239857	EDA	high speed low complexity radix-16 max-log-map siso decoder	2012	-10.2953263158759	14.974308265667537	2239884
2240461	EDA	unified solid-state-storage architecture with nand flash memory and reram that tolerates 32× higher ber for big-data applications	2013	-9.246496261400235	14.624685556458845	2240488
2241700	PL	soft-input soft-output modules for the construction and distributed iterative decoding of code networks	1998	-11.084046554332962	14.860858616095927	2241727
2242410	Arch	algebraic chase decoding of reed-solomon codes using module minimisation	2016	-10.805767032394819	14.682732356359425	2242437
2242453	Arch	an analog decoder for concatenated magnetic recording schemes	2002	-10.28957650143434	14.666491186146814	2242480
2244991	EDA	multi-input r23sdf-kr for efficient fft processor in mimo-ofdm systems	2009	-9.831914946849276	14.78651577734648	2245018
2245353	EDA	design of multiplierless prototype filter for two-channel filter bank using hybrid method in fcsd space	2017	-9.176248491876043	13.64945164854881	2245380
2246168	EDA	low power bch decoder using early termination scheme for wban standard	2017	-10.028545243098453	14.924989409963189	2246195
2246525	EDA	parallel and configurable turbo decoder implementation for 3gpp-lte	2013	-9.911458798037547	15.018243408637812	2246552
2247621	Theory	parallel programming of rank modulation	2013	-10.780028483340239	14.089109919513184	2247648
2248176	HPC	the efficient implementation of reed-solomon high rate erasure resilient codes	2005	-10.48087698007914	14.613341572128169	2248203
2248590	EDA	dual-mode rns based programmable decimation filter for wcdma and wlana	2008	-9.587207756012182	14.761170415071144	2248617
2250642	EDA	parallel ldpc decoder implementation on gpu based on unbalanced memory coalescing	2012	-10.11249387769273	14.51015949286693	2250669
2251776	EDA	time-effective gps time domain signal acquisition algorithm	2016	-9.543238313641695	14.0803571207566	2251803
2252986	Arch	fpga implementation of a novel architecture for performance enhancement of radix-2 fft	2012	-9.220967621454971	14.398221913563766	2253013
2254363	Embedded	gsfap adaptive filtering using log arithmetic for resource-constrained embedded systems	2006	-9.17295236660124	13.877183886288094	2254390
2254585	Embedded	single-modulus rns implementation of wigner-ville time-varying spectral estimations	1991	-9.233840669903044	13.270859890528975	2254612
2256923	Theory	product matrix msr codes with bandwidth adaptive exact repair	2018	-11.070495013221086	14.789138033147204	2256950
2257557	Vision	high performance rotation architectures based on the radix-4 cordic algorithm	1997	-9.186084470577056	13.463271318578752	2257584
2260089	Arch	sorted qr decomposition for high-speed mmse mimo detection based wireless communication systems	2012	-9.897507598150193	14.947149816929386	2260116
2260109	HPC	hardware efficient detection for massive mimo uplink with parallel gauss-seidel method	2017	-10.142227855860222	15.115962768895848	2260136
2260134	Arch	parallelization techniques for implementing trellis algorithms on graphics processors	2013	-10.386802203771992	14.849978767320259	2260161
2260644	Arch	cyclic redundancy checking by program	1971	-10.573109022639832	13.991133600277273	2260671
2261050	Embedded	comparison of duplex and triplex memory reliability	1996	-9.995121220638325	14.31970695423658	2261077
2261143	HPC	simple regenerating codes: network coding for cloud storage	2012	-11.082547588903275	14.679790714856727	2261170
2262842	NLP	efficient bit-parallel multipliers over finite fields gf(2m)	2010	-9.286315053974564	13.27364969564943	2262869
2263973	HPC	a gpu-accelerated real-time implementation of trinicon-bss for multiple separation units	2014	-9.261397358865944	13.719832687179327	2264000
2263990	Embedded	quantization and reliability-aware iterative majority-logic decoding algorithm for ldpc code in tlc nand flash memory	2016	-10.246791453184548	14.730474075048955	2264017
2264216	EDA	efficient implementation of low-density parity-check convolutional code encoders with built-in termination	2008	-10.23678458588872	14.715999838605642	2264243
2266673	Arch	a parallel viterbi decoder for block cyclic and convolution codes	2006	-9.548424409223502	13.53699235832157	2266700
2266696	Arch	low complexity fft/ifft processor for high-speed ofdm system using efficient multiplier scheduling	2012	-9.636712349140684	14.739414392398471	2266723
2267034	HPC	expander code: a scalable erasure-resilient code to keep up with data growth in distributed storage	2013	-11.09122535056332	14.5453515593293	2267061
2267116	HPC	ldpc decoding for cmmb utilizing openmp and cuda parallelization	2011	-10.31757022292235	14.765360478645661	2267143
2267319	Arch	a low-power group-based vld design	2004	-9.888927140033088	14.639546413044275	2267346
2270056	Arch	a program interference error aware ldpc scheme for improving nand flash decoding performance	2017	-10.25500920691293	14.708665900390002	2270083
2270279	Arch	a very high performance address bus encoder	2006	-9.554442165636258	14.381711433657394	2270306
2270739	EDA	unified 3gpp and 3gpp2 turbo encoder fpga implementation using run-time partial reconfiguration	2010	-9.955441250893085	15.005157431619404	2270766
2272815	Arch	sff - the single-stream fpga-optimized feedforward fft hardware architecture	2018	-9.274139096619578	14.191510954843936	2272842
2274054	Embedded	an efficient finite precision realization of the block adaptive decision feedback equalizer	2008	-10.49495369439649	14.29351839516706	2274081
2274369	Visualization	error correction in high-speed arithmetic	1972	-9.767756526352269	13.834609607843896	2274396
2276788	Robotics	high-speed cordic architecture based on redundant sum formation and overlapped s-selection	1999	-9.205100383920042	13.402969334426254	2276815
2277999	Vision	simple systolic arrays for discrete cosine transform	1990	-9.21951085646913	13.250001880695825	2278026
2278486	Arch	low-power design of variable block-size ldpc decoder using nanometer technology	2010	-9.946336001322207	14.669565066955936	2278513
2278996	Theory	application of gf(2p) ca in burst error correcting codes	2000	-9.662855928041065	13.65102861639433	2279023
2279268	HPC	ldpc codes for memory systems with scrubbing	2010	-10.0071356211798	14.319379095167179	2279295
2279659	Arch	multi-rate layered decoder architecture for block ldpc codes of the ieee 802.11n wireless standard	2007	-10.207493340580976	14.948517866694965	2279686
2282457	EDA	use of low-delay code-excited linear prediction technology in circuit multiplexed networks	1993	-9.749946199998805	14.983255539394088	2282484
2283776	HPC	code block segmentation hardware architecture for lte-advanced	2013	-10.402224339412374	14.83083505441615	2283803
2284242	EDA	high-throughput docsis upstream qc-ldpc decoder	2014	-9.92209933070773	15.058439397020912	2284269
2284282	HPC	a low-complexity and high-performance 2d look-up table for ldpc hardware implementation	2009	-10.773726000107265	14.768513103607106	2284309
2284366	HPC	locally-connected viterbi decoder architectures and their vlsi implementation for ldpc and convolutional codes	2013	-10.483814285911263	14.869376137506327	2284393
2285163	Robotics	highly concurrent reduced-complexity 2-d systolic array for discrete fourier transform	2006	-9.446077930145108	13.28264274981109	2285190
2286825	AI	low-complexity bit-parallel dual basis multipliers using the modified booth's algorithm	2005	-9.17686832272656	13.278413078972044	2286852
2288740	Arch	a new low-power and high speed viterbi decoder architecture	2006	-9.976109263160279	14.59693082608658	2288767
2290128	HPC	flexible and low-complexity encoding and decoding of systematic polar codes	2016	-10.541745208953033	14.873369482967346	2290155
2290497	HPC	ccrs: an optimized algorithm based on crs in distributed storage system	2015	-10.569077924038833	14.468475408134472	2290524
2291218	Mobile	racer: a reconfigurable constraint-length 14 viterbi decoder	1996	-9.765573748544147	14.819840140780721	2291245
2291590	Visualization	design of an fft/ifft processor for mimo ofdm systems	2007	-9.740861176399926	14.89590727938402	2291617
2291660	EDA	cost-effective scalable qc-ldpc decoder designs for non-volatile memory systems	2013	-9.924203851960804	14.682239886438513	2291687
2293727	Vision	montgomery multiplier and squarer for a class of finite fields	2002	-9.223470473490336	13.316488062186625	2293754
2294064	OS	combating bit errors from stuck cells in flash memory using novel information theory techniques	2018	-10.37242052505467	14.522641577754573	2294091
2295032	Robotics	hardware-efficient velocity estimation of dynamic obstacles based on a novel radix-4 cordic and fpga implementation	2018	-9.407364520483004	13.322920821494089	2295059
2296188	EDA	neuromorphic mixed-signal circuitry for asynchronous pulse processing	2016	-9.403359484723604	14.650894828397908	2296215
2296423	NLP	a trace-back-free viterbi decoder using a new survival path management algorithm	2002	-10.058571227278318	14.57049751613082	2296450
2296831	Theory	reliable computation with cellular automata	1983	-10.54883957468772	13.809153109600675	2296858
2297455	EDA	in-place memory mapping approach for optimized parallel hardware interleaver architectures	2015	-10.287633052901672	14.8317510300809	2297482
2298488	EDA	fpga implementation of a fast hadamard transformer for wcdma	2003	-9.765924790931605	14.621492160813055	2298515
2298925	Arch	efficient hardware implementations of ldpc decoders, through exploiting impreciseness in message-passing decoding algorithms. (mise en oeuvre matérielle de décodeurs ldpc haut débit, en exploitant la robustesse du décodage par passage de messages aux imprécisions de calcul)	2017	-10.240958725592607	14.877013915294617	2298952
2299896	Arch	an efficient 10gbase-t ethernet ldpc decoder design with low error floors	2010	-9.995436491722755	14.782274885498767	2299923
2300397	Arch	a high-throughput and low-complexity decoding scheme based on logarithmic domain	2017	-10.327619299879444	14.44370909612983	2300424
2301718	Arch	latency reduction for lte/lte-a turbo-code decoders by on-the-fly calculation of crc	2015	-10.953128433350383	14.90807210526505	2301745
2305372	Arch	a unified multi-mode mimo detector with soft-output	2012	-10.073181315815466	15.06152067535449	2305399
2305966	HPC	efficient concatenated coding schemes for error floor reduction of ldpc and turbo product codes	2012	-10.542222051769723	14.897197292066373	2305993
2306544	Arch	turbo product code decoder without interleaving resource: from parallelism exploration to high efficiency architecture	2011	-9.969179172188788	14.96135375257194	2306571
2306706	Arch	tree search architecture for list sc decoding of polar codes	2013	-10.14515875072008	14.652648837935171	2306733
2306749	EDA	a low-complexity iterative mimo sphere decoding algorithm	2009	-10.242719952720128	15.03104575137132	2306776
2307644	Arch	area-efficient high-throughput map decoder architectures	2005	-10.059460800633698	14.775393449208028	2307671
2307665	ML	flexible design and implementation of qc-based ldpc decoder architecture for on-line user-defined matrix downloading and efficient decoding	2019	-9.769961764157085	14.79868084920376	2307692
2309114	HPC	a high throughput ldpc decoder using a mid-range gpu	2014	-10.20430580061445	14.820638898817911	2309141
2309653	EDA	a cmos soc for 56/18/16 cd/dvd-dual/ram applications	2006	-9.764922084406887	14.72185906302773	2309680
2310202	Embedded	non-homogeneous two-rack model for distributed storage systems	2013	-10.872889959019655	14.762585257133171	2310229
2312960	Arch	partially systematic constant-weight codes for delay-insensitive communication	2018	-10.003748050928387	15.061696605781162	2312987
2315515	HPC	high-speed architectures for parallel long bch encoders	2004	-10.192612993165165	14.802424724007912	2315542
2315849	EDA	a size-optimization design for variable length coding using distributed logic	2001	-9.79664199771004	14.465820147758262	2315876
2321626	HPC	analog cmos implementation of gallager's iterative decoding algorithm applied to a block turbo code	2003	-10.114997307520511	14.75262067300969	2321653
2322724	Arch	survivor path processing in viterbi decoders using register exchange and traceforward	2007	-9.919322424211504	14.340417613031885	2322751
2324283	Embedded	a square-root-free matrix decomposition method for energy-efficient least square computation on embedded systems	2014	-9.326745526101774	14.136800923742655	2324310
2324576	HCI	encoding serial graphical data for energy-delay product/energy minimization	2009	-10.197906832093553	14.618990564876798	2324603
2324939	HPC	high-performance vlsi architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (ppbs) scheme	2004	-9.864539823497656	14.421647997032686	2324966
2325114	EDA	vlsi implementation of a multi-mode turbo/ldpc decoder architecture	2013	-9.905013025646287	15.023411966825893	2325141
2325983	Arch	pipelined architectures for transform domain lms adaptive filtering	2005	-9.263431370608515	13.729269032209935	2326010
2326959	HPC	high performance vlsi design of run_before for h.264/avc cavld	2011	-10.373398262715233	14.497025392139301	2326986
2329696	Arch	a high-throughput vlsi architecture design of arithmetic encoder in jpeg2000	2015	-10.213431653962335	14.517324691693913	2329723
2329776	Arch	an efficient ldpc encoder architecture for space applications	2016	-10.245357138561427	14.886782286091089	2329803
2331285	Arch	low-power ldpc-cc decoding architecture based on the integration of memory banks	2017	-10.07062397925699	14.647438501561988	2331312
2332285	Embedded	energy-efficient fast fourier transforms for cognitive radio systems	2010	-9.56783746695475	14.617367289195178	2332312
2332329	HPC	a scalable decoder architecture for linear congruential ldpc codes	2005	-10.890320836555288	14.72595838193894	2332356
2332712	EDA	a 5.4 µw soft-decision bch decoder for wireless body area networks	2014	-9.923123736109185	14.800832453187315	2332739
2333183	Embedded	towards minimizing read time for nand flash	2012	-11.007321085662703	15.096365325182045	2333210
2334236	EDA	hardware design and verification techniques for giga-bit forward-error correction systems on fpgas	2012	-10.140916494597073	15.013933468574667	2334263
2334406	HPC	a low power and area efficient fir filter chip for prml read channels	2001	-9.367548441558418	14.383455025206704	2334433
2335021	Arch	on metric sorting for successive cancellation list decoding of polar codes	2015	-11.07444161067121	14.435328513409187	2335048
2337058	Robotics	the use of redundant modular codes for improving the fault tolerance of special processors for digital signal processing	2017	-10.03335123013056	14.727217506466218	2337085
2337347	EDA	a 7.92 gb/s 437.2 mw stochastic ldpc decoder chip for ieee 802.15.3c applications	2015	-9.858191134141448	14.781718300961382	2337374
2337766	EDA	a hardware-efficient technique to implement a trellis code modulation decoder	2005	-9.905094786067476	14.58967780811657	2337793
2338104	EDA	a hardware spinal decoder	2012	-10.373433705240394	14.951474370258591	2338131
2339285	EDA	rate-0.96 ldpc decoding vlsi for soft-decision error correction of nand flash memory	2014	-9.891713358143619	14.618531331456628	2339312
2339528	EDA	fixed- versus floating-point implementation of mimo-ofdm detector	2011	-9.716149805506758	14.930559738458765	2339555
2340857	Embedded	serial scheduling algorithm of ldpc decoding for multimedia transmission	2012	-10.595624437163753	15.109526539870155	2340884
2341172	EDA	an efficient multi-standard qc-ldpc decoder based on the row-layered decoding algorithm	2015	-9.95374100351246	14.881737733864407	2341199
2341623	Theory	on quadratic permutation polynomials, turbo codes, and butterfly networks	2017	-10.301767898490468	14.550238929210328	2341650
2342654	HPC	a multimode shuffled iterative decoder architecture for high-rate rs-ldpc codes	2010	-10.485407945099428	14.758634471388614	2342681
2343050	OS	higher reliability redundant disk arrays: organization, operation, and coding	2009	-10.826277837153828	14.288517510053726	2343077
2343771	DB	"""""""short-dot"""": computing large linear transforms distributedly using coded short dot products"""	2016	-10.614720865099935	14.140914824004836	2343798
2345563	EDA	16-channel two-parallel reed-solomon based forward error correction architecture for optical communications	2015	-9.927916378511776	14.764944325377463	2345590
2346100	Crypto	fast burst error-correction scheme with fire code	1984	-10.247164480658604	14.188003585431854	2346127
2346247	EDA	fpga based design of a novel enhanced error detection and correction technique	2008	-10.58319176515582	14.6359147713381	2346274
2346813	EDA	partially-parallel ldpc decoder based on high-efficiency message-passing algorithm	2005	-10.2637328232716	14.647561592749026	2346840
2347781	Embedded	a modified transposed farrow solution to multipurpose multirate filtering in software defined radio (sdr)	2004	-9.594484566097584	14.464009881699715	2347808
2347960	Arch	single asymmetric error-correcting cyclic an codes	1982	-10.891264048037767	13.97107667459125	2347987
2348855	Crypto	measure-independent characterization of contrast optimal visual cryptography schemes	2013	-11.031957743365199	13.994948130770902	2348882
2349576	Arch	a two phase successive cancellation decoder architecture for polar codes	2013	-9.2832471583062	14.001812647355402	2349603
2350649	EDA	full-hardware architectures for data-dependent superimposed training channel estimation	2011	-9.865080067200369	15.059911590624726	2350676
2351344	EDA	a generalized eigenvalue decomposition processor for multi-user mimo precoding	2016	-10.088959112509288	15.055263959743536	2351371
2353451	Arch	a high-speed low-complexity modified  ${\rm radix}-2^{5}$ fft processor for high rate wpan applications	2013	-9.31724830569616	14.485420995775595	2353478
2354442	Arch	parallelism efficiency in convolutional turbo decoding	2010	-10.530780371231897	14.820593342571955	2354469
2354468	HPC	real-time dvb-s2 ldpc decoding on many-core gpu accelerators	2011	-10.287533166203783	14.855137439396456	2354495
2356893	EDA	efficient decoder architecture for single block-row quasi-cyclic ldpc codes	2014	-10.593416231827606	14.767443844736901	2356920
2357665	ML	x-matchpro: a proasic-based 200 mbytes/s full-duplex lossless data compressor	2001	-9.404339692553169	14.854780611651995	2357692
2359479	HPC	a high-speed fully-programmable vlsi decoder for regular ldpc codes	2006	-9.691017467679119	14.551794742796783	2359506
2359894	Arch	high throughput and hardware efficient fft architecture for lte application	2012	-9.170403119251374	14.095155297332914	2359921
2360902	Arch	a high-speed sdm-mimo decoder using efficient candidate searching for wireless communication	2008	-10.079533371856453	15.001109972553984	2360929
2363785	Arch	on the theory of error control based on moduli with common factors	2001	-10.42290723979707	13.27816017403848	2363812
2366286	Arch	high speed high throughput fft/ifft processor asic for mobile wi-max	2009	-9.446867072887674	14.651716819981374	2366313
2366444	Theory	optimal document exchange and new codes for small number of insertions and deletions	2018	-11.084211982419145	13.283992786520818	2366471
2372859	Mobile	vlsi implementation of a high-throughput iterative fixed-complexity sphere decoder	2013	-10.14024823799958	15.02957050739887	2372886
2373309	Embedded	tradeoff for heterogeneous distributed storage systems between storage and repair cost	2015	-10.94663177133115	14.817962185422786	2373336
2373538	HPC	an 8×8 rls based mimo detection asic for broadband mimo-ofdm wireless transmissions	2006	-9.796960525569716	14.960222415919	2373565
2374102	EDA	a digital frequency shift keying demodulator	2006	-9.630789292983083	14.906351685205278	2374129
2374477	Arch	a high-throughput architecture of list successive cancellation polar codes decoder with large list size	2018	-10.12568128496138	14.820589769404117	2374504
2375942	HPC	reducing power consumption of turbo-code decoder using adaptive iteration with variable supply voltage	2001	-10.174176305588556	14.785663029432113	2375969
2379149	Visualization	memory reduction methods for ieee 802.16e mobile station	2011	-10.310487271071397	15.08622517469592	2379176
2379494	Arch	on the design of a dynamically reconfigurable function-unit for error detection and correction	2005	-9.9253884881879	15.011903381109304	2379521
2380156	Embedded	high-throughput fpga-based qc-ldpc decoder architecture	2015	-10.11560222345507	14.785434994895539	2380183
2380614	Robotics	a high-speed and low-latency reed-solomon decoder based on a dual-line structure	2002	-10.60291338700795	14.640326467354221	2380641
2381500	EDA	matrix datapath architecture for an iterative 4x4 mimo noise whitening algorithm	2003	-9.295459227700539	14.184608954191336	2381527
2381703	HPC	high-speed factorization architecture for soft-decision reed-solomon decoding	2006	-10.496571603305869	14.520173331237542	2381730
2384295	Arch	iterative $qr$  decomposition architecture using the modified gram–schmidt algorithm for mimo systems	2009	-9.599873662687152	14.3667649274068	2384322
2385018	EDA	reliable low-latency viterbi algorithm architectures benchmarked on asic and fpga	2017	-9.712137201129076	14.747351228316901	2385045
2385223	HPC	achievable schemes and limits for local recovery on a graph	2014	-11.01380094376885	14.814749140905187	2385250
2385654	Arch	design of a high-throughput idpc decoder for dvb-s2 using local memory banks	2009	-10.06078056618104	15.03567274373126	2385681
2387372	Metrics	estimating information-theoretical nand flash memory storage capacity and its implication to memory system design space exploration	2012	-9.815678014458072	14.616472293778553	2387399
2387432	HPC	improving network-on-chip-based turbo decoder architectures	2013	-10.503299167284391	14.852054700110973	2387459
2388499	Theory	linear sum codes for random access memories	1988	-10.656623872995006	13.847051537632591	2388526
2390023	Vision	a hardware-efficient vlsi architecture for hybrid sphere-mcmc detection	2011	-10.340220539972991	14.947953349809616	2390050
2391084	Arch	low complexity, high speed decoder architecture for quasi-cyclic ldpc codes	2005	-10.155980848065132	14.699426085340226	2391111
2391702	Embedded	multiple-rail phase-encoding for noc	2006	-9.595136483347488	14.2688056710238	2391729
2391889	Robotics	two dimensional equalizer using parallel fir filters for data storage	2007	-9.184395333084137	13.560721902385804	2391916
2393010	EDA	low-complexity architectures of a decoder for ieee 802.16e ldpc codes	2007	-10.080159549832944	14.83684832540784	2393037
2396336	NLP	a 70 pj/b configurable 64-qam soft mimo detector	2018	-10.048173597585036	14.969154825329342	2396363
2397773	EDA	a selective-input non-binary ldpc decoder architecture	2011	-10.162559569712649	14.731781936931078	2397800
2398746	EDA	llr-based successive-cancellation list decoder for polar codes with multibit decision	2017	-10.376856446187766	14.71113199899338	2398773
2398852	EDA	gpu-based gigabit ldpc decoder	2017	-10.129190934078984	14.936059704571472	2398879
2399236	Theory	efficient decoding of systematic (23, 12, 7) and (41, 21, 9) quadratic residue codes	2010	-10.883395359317007	14.042339352292109	2399263
2400346	DB	a fast map-reduce algorithm for burst errors in big data cloud storage	2015	-11.064138137483756	14.682062353373373	2400373
2400876	Theory	algorithms for generating probabilities with multivalued stochastic relay circuits	2015	-10.90580408323757	13.22775031167788	2400903
2400914	Arch	an efficient vlsi architecture of qpp interleaver/deinterleaver for lte turbo coding	2013	-9.963407966835195	14.864708240784216	2400941
2403830	DB	generalized numerical entanglement for reliable linear, sesquilinear and bijective operations on integer data streams	2018	-10.185544042655367	14.042734574990392	2403857
2403996	Arch	high throughput ldpc decoder for c-ran optical fronthaul based on improved bit-flipping algorithm	2016	-10.00386700171794	15.043367670384686	2404023
2404263	Robotics	computer aided soft computation of fir filter for software radio	2001	-9.42260485622576	14.819644009358015	2404290
2405709	EDA	a compact and accurate gaussian variate generator	2008	-9.181883483785462	14.1100746977168	2405736
2408103	Logic	parallel multiple-symbol variable-length decoding	2002	-10.237594861762426	14.546852836122762	2408130
2408636	EDA	on the performance of code block segmentation for lte-advanced	2013	-10.774167176491305	14.96075920643833	2408663
2408759	EDA	feedback-free distributed video coding using parallelized design	2012	-10.513922722865011	14.679333140459653	2408786
2410278	Arch	low-power adaptive filter architectures and their application to 51.84 mb/s atm-lan	1997	-9.193221259385496	14.228451275023945	2410305
2410360	EDA	using the arithmetic representation properties of data to reduce the area and power consumption of fft circuits for wireless ofdm systems	2011	-9.34103192752938	14.09538417067461	2410387
2411979	EDA	a gflops vector-dsp for broadband wireless applications	2006	-9.208878462084025	15.007944647480414	2412006
2413315	Arch	an improved binary algorithmic a/d converter architecture	2003	-9.544204119204153	13.577158207514547	2413342
2413929	EDA	design of energy efficient ldpc decoders with low-voltage strategy	2015	-9.860153572459764	14.749511317960222	2413956
2414314	Embedded	polar-coded forward error correction for mlc nand flash memory	2017	-9.966639053908906	14.59670482199066	2414341
2414840	EDA	design of qpp interleavers for the parallel turbo decoding architecture	2016	-10.425314159783026	15.005598096702476	2414867
2416352	EDA	hybrid survivor path architectures for viterbi decoders	1993	-10.066641661741905	14.54988658037793	2416379
2416483	Networks	algorithm and implementation of the k-best sphere decoding for mimo detection	2006	-10.028652406917988	14.894318096167307	2416510
2416971	Arch	a high-throughput ldpc decoder architecture for high-rate wpan systems	2011	-9.947083971906883	14.798055048077586	2416998
2417662	Arch	sec-ded nonbinary code for fault-tolerant byte-organized memory implemented with quaternary logic	1981	-10.828518529290204	14.153473538408143	2417689
2420238	Arch	dual standard re-configurable hardware interleaver for turbo decoding	2008	-9.800680481359175	14.79282862959642	2420265
2420469	Visualization	the prevention of error propagation in dictionary compression with update and deletion	1998	-11.030367642966995	14.121152000368994	2420496
2424224	Theory	a totally self-checking checker for a parallel unordered coding scheme	1992	-10.794358814142775	13.945074284360421	2424251
2424239	Visualization	multiple cell upset correction in memories using difference set codes	2012	-9.490481022148238	14.32121173894016	2424266
2426586	Theory	on minimizing data-read and download for storage-node recovery	2013	-11.054074589667218	14.935325147266598	2426613
2427870	Arch	energy-efficient soft-output trellis decoder design using trellis quasi-reduction and importance-aware clock skew scheduling	2008	-9.928348342640463	14.791038017530465	2427897
2428249	Embedded	efficient vhdl implementation of symbol synchronization for software radio based on fpga	2014	-9.673678644008119	14.634758249638727	2428276
2433106	EDA	optimal low power and scalable memory architecture for turbo encoder	2012	-9.939757469607509	14.814810580934713	2433133
2434393	Arch	gsm efr implementation for trau application on dsp16000	1999	-9.81745005975232	15.091455353917606	2434420
2434602	EDA	efficient fully-parallel ldpc decoder design with improved simplified min-sum algorithms	2007	-10.070885156864186	14.780820153595064	2434629
2435451	Arch	b-spline factorization-based architecture for inverse discrete wavelet transform	2004	-9.281075291391037	13.266885335277063	2435478
2436100	ML	robustness of neural networks against storage media errors	2017	-10.979009832830341	14.536805895330918	2436127
2436534	EDA	a new xor-free approach for implementation of convolutional encoder	2016	-9.26554531351234	14.115872895100074	2436561
2436963	DB	tip-code: a three independent parity code to tolerate triple disk failures with optimal update complextiy	2015	-11.017751391397937	14.438470100263151	2436990
2438312	Arch	energy-efficient and area-efficient qc-ldpc with rs decoders using 2m-lmsa	2015	-10.02898996981982	14.739473182307249	2438339
2439589	EDA	parity placement schemes with generalized fault-tolerant technique in disk array systems	2005	-10.863318083533072	14.28770521051856	2439616
2440414	EDA	a unified parallel radix-4 turbo decoder for mobile wimax and 3gpp-lte	2009	-9.954866701166406	14.891516999453918	2440441
2440580	EDA	architecture for vlsi design of reed-solomon decoders	1982	-10.113149837648416	14.406929524257412	2440607
2443375	Arch	hardware efficient decoding of ldpc codes using partial-min algorithms	2006	-10.800250181084332	14.79025116876115	2443402
2444979	Robotics	performance increase of error control operation on data transmission	2009	-10.88555423800532	15.018848853440433	2445006
2446039	Logic	scalable and efficient implementations of the ldpc decoder using reconfigurable models	2006	-10.497370455682171	14.579530153380492	2446066
2446663	EDA	asic implementation architecture for pulse shaping fir filters in 3g mobile communications	2002	-9.640584835608474	14.87313233949302	2446690
2451459	Theory	multi-version coding—an information-theoretic perspective of consistent distributed storage	2018	-11.010428548968044	14.824204061904647	2451486
2452776	Arch	a novel conflict-free memory and processor architecture for dvb-t2 ldpc decoding	2011	-10.11064676124683	14.804687174196365	2452803
2452870	Arch	fast underdetermined bss architecture design methodology for real time applications	2015	-9.250863846907066	13.99157100748915	2452897
2454490	EDA	a low-complexity multiplierless half-band recursive digital filter design	1989	-9.201970507224333	13.598354822502909	2454517
2456753	Arch	towards an optimal trade-off of viterbi decoder design	2009	-10.16334382868892	14.768156019773484	2456780
2457145	EDA	an area-efficient and low-power multirate decoder for quasi-cyclic low-density parity-check codes	2010	-9.971245795560245	14.785509883587274	2457172
2457496	Theory	memory-efficient quasi-cyclic spatially coupled low-density parity-check and repeat-accumulate codes	2014	-10.284780478035133	14.62006360997522	2457523
2460485	Networks	minimized memory architecture for low latency viterbi decoder using zig-zag algorithm	2007	-10.124062026971822	14.544664659707609	2460512
2461950	EDA	improving the design of parallel-pipeline cyclic decoders towards fault-secure versions	2008	-9.775206145943944	14.074294023817856	2461977
2462528	Arch	an ultra high-speed time-multiplexing reed-solomon-based fec architecture	2012	-9.915473293393664	14.780629646471374	2462555
2464147	EDA	interpolation-based qr decomposition and channel estimation processor for mimo-ofdm system	2011	-10.007316421244726	15.012084164375768	2464174
2464982	HPC	grid codes: strip-based erasure codes with high fault tolerance for storage systems	2009	-11.041966198243454	14.414554030179335	2465009
2472916	EDA	a high-throughput multi-rate ldpc decoder for error correction of solid-state drives	2015	-10.041523178922617	14.74600980955216	2472943
2474234	Networks	"""a 675 mbps, 4 <formula formulatype=""""inline""""><tex notation=""""tex"""">$\times$</tex></formula> 4 64-qam k-best mimo detector in 0.13 <formula formulatype=""""inline""""><tex notation=""""tex"""">$\mu{\rm m}$</tex></formula> cmos"""	2012	-9.999245855749868	14.884104939982805	2474261
2474722	Arch	low complexity soft-output signal detector for spatial-multiplexing mimo system	2011	-10.08809423482414	15.009254602186553	2474749
2475219	EDA	low-complexity reed-solomon decoder for optical communications	2010	-10.076214746115363	14.693134434364277	2475246
2475878	Mobile	joint source-channel decoding asip architecture for sensor networks	2007	-10.372442800394358	14.786615208089158	2475905
2476388	Mobile	a new architecture for the viterbi decoder for code rate k/n1	1995	-10.16102810247182	14.429780326248991	2476415
2476548	EDA	time and energy efficient viterbi decoding using fpgas	2005	-9.710992248774142	14.878056182518652	2476575
2478368	EDA	an energy efficient 18gbps ldpc decoding processor for 802.11ad in 28nm cmos	2015	-9.96201734853574	14.937180411687159	2478395
2479472	Vision	redundant cordic methods with a constant scale factor for sine and cosine computation	1991	-9.298088219862592	13.270677957667502	2479499
2481267	Theory	z codes: general systematic erasure codes with optimal repair bandwidth and storage for distributed storage systems	2015	-10.993100337515632	14.49273197272666	2481294
2482500	Robotics	fastica architecture utilizing fpga and iterative symmetric orthogonalization for multivariate signals	2015	-9.402069407875342	13.500151884775784	2482527
2482674	EDA	a novel word length optimization method for radix-2 k fixed-point fft	2017	-9.769609423566397	14.728546076744905	2482701
2485078	EDA	hardware implementation of (63, 51) bch encoder and decoder for wban using lfsr and bma	2014	-10.089177568926152	14.854954404222307	2485105
2486274	HPC	a unified systolic array for adaptive beamforming	1990	-9.435742267515248	13.476410814986133	2486301
2487695	HPC	unified turbo/ldpc code decoder architecture for deep-space communications	2014	-10.082802844352873	14.872046329579609	2487722
2489272	EDA	qr-decomposition architecture based on two-variable numeric function approximation	2015	-9.656626497821117	14.745299655487768	2489299
2489481	ML	speeding up distributed machine learning using codes	2016	-10.674904756329333	14.511207462808066	2489508
2489812	Vision	an area-efficient versatile reed-solomon decoder for adsl	1999	-9.83477848406176	14.904085645952414	2489839
2490476	Embedded	symmetric split-row ldpc decoders	2017	-10.343855642546018	14.907240206912748	2490503
2492761	EDA	vlsi architecture for a reconfigurable spectrally efficient fdm baseband transmitter	2011	-9.866425511301694	15.068437402621019	2492788
2493112	EDA	novel field-programmable gate array architecture for computing the eigenvalue decomposition of para-hermitian polynomial matrices	2014	-9.334378452596038	13.529523413632328	2493139
2493604	Arch	efficient low-density parity-check (ldpc) code decoding for combating asymmetric errors in stt-ram	2016	-9.463149635985943	14.63503965783926	2493631
2494636	EDA	efficient vlsi implementations of fast multiplierless approximated dct using parameterized hardware modules for silicon intellectual property design	2005	-9.173560452795252	13.440953652651965	2494663
2494976	Arch	vlsi implementation of a hardware-optimized lattice reduction algorithm for wimax/lte mimo detection	2010	-9.735934720500877	14.78535252285993	2495003
2496403	Embedded	a low complexity design of reed solomon code algorithm for advanced raid system	2007	-10.701040117451653	14.331973551206241	2496430
2496406	HPC	mixed-scaling-rotation cordic (msr-cordic) algorithm and architecture for scaling-free high-performance rotational operations	2003	-9.295453066808367	13.604306664057233	2496433
2496590	Visualization	fixed-point analysis and parameter optimization of the radix-$2^{k}$  pipelined fft processor	2015	-9.334508592452858	13.882652535297526	2496617
2496614	ML	high rate soft output viterbi decoder	1996	-10.708410577030543	14.844273342475931	2496641
2497989	Arch	a high speed, low memory fpga based ldpc decoder architecture for quasi-cyclic ldpc codes	2006	-10.18766993929283	14.72797320568861	2498016
2498093	EDA	high-speed, low cost parallel memory-based fft processors for ofdm applications	2007	-9.543643131949013	14.644602192078324	2498120
2499783	EDA	low latency t-ems decoder for non-binary ldpc codes	2013	-10.081399248783855	14.841039958726801	2499810
2500957	Arch	very high speed viterbi decoder with circularly connected analog cnn cell array	2004	-10.078010485728909	13.895723499126008	2500984
2501707	SE	a comparative study of different fft architectures for software defined radio	2007	-9.34695977973502	13.97848226289089	2501734
2502620	Theory	a method to extend orthogonal latin square codes	2014	-9.784075783484095	14.4465485270034	2502647
2504367	EDA	a low-complexity hybrid ldpc code encoder for ieee 802.3an (10gbase-t) ethernet	2009	-10.001964715481234	14.720383878174289	2504394
2505044	EDA	recursive qr decomposition architecture for mimo-ofdm detection systems	2013	-9.838895440671084	14.733529432973194	2505071
2505863	Arch	pipelined adaptive dfe architectures using relaxed look-ahead	1995	-9.562590201252256	13.902043635001323	2505890
2506585	Embedded	energy-aware computing via adaptive precision under performance constraints in ofdm wireless receivers	2015	-9.730404051830831	14.918993044882775	2506612
2506816	Arch	efficient partial-parallel decoder architecture for quasi-cyclic nonbinary ldpc codes	2011	-10.283004952492657	14.719295285498074	2506843
2509264	Embedded	the effectiveness of checksums for embedded control networks	2009	-10.501129589731418	14.100943005527725	2509291
2510060	EDA	high-throughput turbo decoder with parallel architecture for lte wireless communication standards	2014	-10.022609248842217	14.854574915109904	2510087
2510288	Arch	new byte error correcting codes with simple decoding for reliable cache design	2015	-10.143246245238084	14.315160312620332	2510315
2512110	Arch	fast parameters optimization of an iterative decoder using a configurable hardware accelerator	2005	-10.025848630426099	14.688040354181659	2512137
2512492	Networks	design and implementation of a high-throughput configurable pre-processor for mimo detections	2018	-9.745912926745241	14.929371879852994	2512519
2512741	Crypto	a general proof for overlapped multiple-bit scanning multiplications	1989	-10.30053401458104	13.431420483830008	2512768
2515203	EDA	an area-efficient ldpc decoder architecture and implementation for cmmb systems	2009	-10.002465424358011	14.75443654782351	2515230
2515346	EDA	parallelized generation of zc/zc-dft sequences in vector dsp	2015	-9.182810735175547	13.22214397865289	2515373
2515455	EDA	a 802.15.3c/802.11ad compliant 24 gb/s fft processor for 60 ghz communication systems	2015	-9.696684502217733	14.860583491550535	2515482
2517344	EDA	performance analysis of fully-adaptable crc accelerators on an fpga	2012	-9.240895294877891	14.73453274473382	2517371
2517445	Mobile	fast hybrid dft/dct architecture for ofdm in cognitive radio system	2007	-9.833895038528887	14.857991300965269	2517472
2517606	Embedded	design and implementation of an ml decoder for tail-biting convolutional codes	2013	-10.117323409044749	14.949713040823738	2517633
2520032	Theory	on region-based fault tolerant design of distributed file storage in networks	2012	-10.662864891218128	14.885233558361866	2520059
2521518	EDA	enhanced degree computationless modified euclid's algorithm	2006	-9.213261079184038	13.873130900235658	2521545
2522399	Arch	prototyping of efficient hardware algorithms for data compression in future communication systems	2001	-9.578862535071023	14.56137718375218	2522426
2523556	Theory	enhancing epsilon-approximation algorithms with the optimal linear scaling factor	2006	-10.810516720292387	13.594756481343994	2523583
2524753	Arch	variable length mixed radix mdc fft/ifft processor for mimo-ofdm application	2018	-9.61296259526483	14.722580341579206	2524780
2525022	EDA	a high-throughput energy-efficient implementation of successive cancellation decoder for polar codes using combinational logic	2016	-9.996173448792076	14.653561221393582	2525049
2525515	Visualization	architectures for lattice structure based orthonormal discrete wavelet transforms	1994	-9.177932605414174	13.544646991929204	2525542
2525578	EDA	efficient implementation of fir filters based on a novel common subexpression elimination algorithm	2010	-9.173490634943906	13.397556133576513	2525605
2525958	Theory	relationships between correlation of information stored on nodes and coding efficiency for cooperative regenerating codes	2016	-10.93467969531162	14.832574310472298	2525985
2526277	Theory	on locally decodable codes, self-correctable codes, and t -private pir	2007	-11.083036925674946	13.585594014147654	2526304
2528818	EDA	polyphase filter approach for high performance, fpga-based quadrature demodulation	2002	-9.539642173925422	14.709454636503038	2528845
2530572	Arch	low-power high-throughput ldpc decoder using non-refresh embedded dram	2014	-9.92397705436252	14.751647418755482	2530599
2534901	HPC	comparative analysis of arithmetic coding computational complexity	2004	-9.86940329265381	13.219289626757586	2534928
2535142	Arch	optimizing near-ml mimo detector for sdr baseband on parallel programmable architectures	2008	-9.99126827423652	15.032581688022113	2535169
2536209	EDA	area and throughput trade-offs in design of arithmetic encoder for jpeg2000	2008	-10.076606473748084	14.777340709462642	2536236
2536655	Arch	energy-efficient and high throughput sparse distributed memory architecture	2015	-9.804399453641526	14.530278282809851	2536682
2539776	Visualization	a parallel radix-4 fast fourier transform computer	1975	-9.32828714426943	14.41468556142959	2539803
2541282	EDA	low-energy software reed-solomon codecs using specialized finite field datapath and division-free berlekamp-massey algorithm	1999	-9.37497561755577	14.25054826009392	2541309
2542361	EDA	fpga accelerator of quasi cyclic eg-ldpc codes decoder for nand flash memories	2013	-10.285717437010069	14.694847741541967	2542388
2543265	EDA	memory efficient multi-rate regular ldpc decoder for cmmb	2009	-9.967899667794391	14.847702924266756	2543292
2545182	Metrics	a transformation for computational latency reduction in turbo-map decoding	1999	-10.48975910026564	14.835014538479022	2545209
2545609	Arch	parallel interleaver architecture with new scheduling scheme for high throughput configurable turbo decoder	2013	-10.123005914481157	14.99877012814459	2545636
2545735	NLP	efficient error correction code configurations for quasi-nonvolatile data retention by drams	2000	-9.386711478023264	14.502098087897501	2545762
2548425	Arch	a bdd-based approach to constructing lfsrs for parallel crc encoding	2012	-9.323431894107957	13.310565890038323	2548452
2549196	HPC	a parallel lte turbo decoder on gpu	2013	-10.133494542441278	15.116286540513231	2549223
2549512	HPC	spreadstore: a ldpc erasure code scheme for distributed storage system	2010	-11.048265626296716	14.636754824129655	2549539
2549614	EDA	a new signal detection method for spatially multiplexed mimo systems and its vlsi implementation	2009	-10.226047162676256	15.074107656087929	2549641
2549719	Arch	a low power and ultra high reliability ldpc error correction engine with digital signal processing for embedded nand flash controller in 40nm coms	2014	-9.7101607673835	14.651625545873484	2549746
2551065	ML	huffman scanning: using language models within fixed-grid keyboard emulation	2013	-9.373427598074317	13.267784230791626	2551092
2551416	Arch	an adaptive qr decomposition processor for carrier-aggregated lte-a in 28-nm fd-soi	2017	-10.03255611365461	15.085111802807367	2551443
2553487	EDA	high-throughput 0.13-µm cmos lattice reduction core supporting 880 mb/s detection	2013	-9.709658482517677	14.549212159862735	2553514
2556030	EDA	on reducing error rate of data protected using systematic unordered codes in asymmetric channels	2010	-10.004995069063504	14.149400592600136	2556057
2556862	Arch	general functional regenerating codes with uncoded repair for distributed storage system	2015	-10.936669884840212	14.42539037608751	2556889
2557784	HCI	an xor encoding for wireless body area networks	2013	-10.252593912075278	14.950182248688185	2557811
2557963	EDA	a novel design of pipeline mdc-fft processor based on various memory access mechanism	2016	-9.622080651874251	14.757717568415012	2557990
2558128	Arch	efficient matrix inversion architecture for linear detection in massive mimo systems	2015	-10.071814242025935	15.069540583889124	2558155
2558328	HPC	cost-efficient parallel lattice vlsi architecture for the ifft/fft in dmt transceiver technology	1998	-9.727323065580206	14.779874131446965	2558355
2559726	EDA	benefit and cost of cross sliding window scheduling for low latency 5g turbo decoding	2015	-10.436238231836453	15.118701369504258	2559753
2560289	EDA	improvement on a block-serial fully-overlapped qc-ldpc decoder for ieee 802.11n	2014	-9.954026450169373	14.81010519226604	2560316
2560413	HPC	on using the cyclically-coupled qc-ldpc codes in future ssds	2016	-10.123422367619382	14.794380977341865	2560440
2560894	Robotics	a cordic-friendly fft architecture	2014	-9.258933394180817	14.091193014994126	2560921
2562672	ML	accelerated network coding with dynamic stream decomposition on graphics processing unit	2012	-10.324814978464193	14.773179077114294	2562699
2563113	HPC	implementation of a fully-parallel turbo decoder on a general-purpose graphics processing unit	2016	-10.197679356665489	14.947939304571307	2563140
2564439	Embedded	energy efficient and high speed error control scheme for real time wireless sensor networks	2014	-9.483720200543038	14.501514437158795	2564466
2564711	Crypto	the encryption scheme with data compression based on qc-ldpc	2016	-10.911491956450037	14.308175456008936	2564738
2564749	Metrics	llr-distribution-based non-uniform quantization for rbi-msd algorithm in mlc flash memory	2018	-10.090069132879231	14.669733479197413	2564776
2564958	Arch	two programmable bch soft decoders for high rate codes with large word length	2013	-10.042925355158596	14.580752731890733	2564985
2565940	EDA	design and implementation of concatenated decoder	2002	-10.10244773410457	14.753748471280268	2565967
2568111	Visualization	pipelined architectures for the td-lms adaptive filter	2001	-9.210809382555873	13.548851630581195	2568138
2568235	EDA	a dht-based fft/ifft processor for vdsl transceivers	2001	-9.335537984004592	14.288333669653072	2568262
2568536	Arch	latency-optimized stochastic ldpc decoder for high-throughput applications	2015	-10.227156508478556	14.709259502071246	2568563
2568642	EDA	reversible viterbi algorithm and its closed-system q-domain circuit design and computation	2009	-10.764192002078774	14.225375412516039	2568669
2572064	HPC	a study on vhdl implementation of a class of irregular structured ldpc codes applied to 100 gbps optical networks	2015	-10.699872877258398	14.952850294983012	2572091
2572135	EDA	implementation of a wireless multimedia dsp chip for mobile applications	2005	-9.348129523156503	14.834510979419406	2572162
2572701	Robotics	block-floating-point enhanced mmse filter matrix computation for mimo-ofdm communication systems	2013	-9.910556041807414	14.797743484494765	2572728
2573597	Embedded	truncated online arithmetic with applications to communication systems	2006	-10.004476108553217	14.945727374525461	2573624
2576084	Arch	redundant multi-level one-hot residue number system based error correction codes	2010	-9.834811240304774	14.2003659287903	2576111
2576612	Embedded	optimum binary windows for discrete fourier transforms	1986	-9.319416783772196	13.239230639813005	2576639
2579326	EDA	exploiting generalized de-bruijn/kautz topologies for flexible iterative channel code decoder architectures	2015	-10.301999216962537	14.784360170744034	2579353
2579759	Arch	variable parallelism cyclic redundancy check circuit for 3gpp-lte/lte-advanced	2014	-10.37542027257891	14.905387747929675	2579786
2581187	SE	an fpga implementation of novel smart antenna algorithm in tracking systems for smart cities	2018	-9.776569954620019	14.628684958289092	2581214
2582138	HPC	implementation aspects of fixed-complexity soft-output mimo detection	2009	-10.075270585173964	15.112368631673204	2582165
2582780	Arch	design and realization of analog phi-function for ldpc decoder	2007	-10.35873586864293	14.784949201337984	2582807
2582819	EDA	a bit-write reduction method based on error-correcting codes for non-volatile memories	2015	-10.162695062395333	14.312830977143367	2582846
2583722	EDA	an fpga scalable parallel viterbi decoder	2018	-10.778193900962608	14.675987660785651	2583749
2583972	ML	area-efficient viterbi decoders for complex rate-k/n convolutional and trellis codes	1994	-10.124146323862751	15.04662853810739	2583999
2585212	EDA	efficient implementation of 3780-point fft on a 16-core processor	2013	-9.580354568240056	14.859145236826	2585239
2585621	Mobile	a high-throughput low-power soft bit-flipping ldpc decoder in 28 nm fd-soi	2018	-10.032159177791767	14.789159213910274	2585648
2586622	Embedded	measurement and generation of error correcting codes for package failures	1978	-10.3009231336865	14.065024414963734	2586649
2587283	HPC	a fully parallel truncated viterbi decoder for software defined radio on gpus	2013	-10.169662023449415	14.842179594359699	2587310
2587688	EDA	novel reconfigurable hardware implementation of polynomial matrix/vector multiplications	2014	-9.200271482517891	13.582308791610007	2587715
2588314	Arch	a dual-core programmable decoder for ldpc convolutional codes	2008	-10.059490276345686	14.79288277380039	2588341
2590233	EDA	a vlsi architecture for the qr decomposition based on the mcgr algorithm	2013	-9.398248524264886	13.890982365422204	2590260
2592940	Robotics	a reconfigurable multi-standard channelizer using qmf trees for software radio receivers	2003	-9.576109460576463	14.639446982089929	2592967
2593245	Arch	a class of error control codes for byte organized memory systems -sbec-(sb+s)ed codes-	1997	-11.087294390602551	14.222491771012008	2593272
2593500	Embedded	finite word-length effects of an unified systolic array for 2-d dct/idct	1996	-9.275765374046532	13.447246741292028	2593527
2594704	AI	energy-efficient multi-standard early stopping criterion for low-density-parity-check iterative decoding	2014	-10.441605649007297	14.821019682347828	2594731
2596957	EDA	high-speed recursion architectures for map-based turbo decoders	2007	-10.324759746011528	14.718450429998311	2596984
2598199	HPC	design and evaluation of multi-gpu enabled multiple symbol detection algorithm	2015	-9.70198145599961	14.350150853427554	2598226
2598928	HPC	interleaved trellis coded modulation and decoder optimizations for 10 gigabit ethernet over copper	2006	-10.156851309752986	14.816002791150538	2598955
2599713	Arch	efficient sorting architecture for successive-cancellation-list decoding of polar codes	2016	-10.134661059618649	14.393225388248286	2599740
2601580	EDA	low complexity radix-4 butterfly design for the viterbi decoder	2006	-10.072373046055688	14.349122856865304	2601607
2602670	EDA	programmable ldpc decoder based on the bubble-sort algorithm	2006	-10.080444878111503	14.76035175588489	2602697
2606096	EDA	an area-efficient and low-power 64-point pipeline fast fourier transform for ofdm applications	2017	-9.551659096097813	14.679531764144262	2606123
2606501	EDA	a cmos ic for gb/s viterbi decoding: system design and vlsi implementation	1996	-9.60806539297248	14.56894001173283	2606528
2609084	AI	a markov chain model for edge memories in stochastic decoding of ldpc codes	2011	-10.425614682377526	14.142198029125392	2609111
2609137	HPC	an approach for adaptively approximating the viterbi algorithm to reduce power consumption while decoding convolutional codes	2004	-10.466229920993511	14.772118381555586	2609164
2609237	Embedded	efficient systematic error-correcting codes for semi-delay-insensitive data transmission	2001	-11.025717100809391	14.675625894202875	2609264
2609797	EDA	a high-speed two-cell bch decoder for error correcting in mlc nor flash memories	2009	-9.714972987651088	14.567788409584427	2609824
2610474	ML	analog neural networks as decoders	1990	-10.906004651810354	14.253034932288182	2610501
2610546	Arch	error correction codes for seu and sefi tolerant memory systems	2009	-9.457699222587166	14.324613861511125	2610573
2610670	Arch	ldpc decoder design for ieee 802.15 standard	2009	-10.301291909803552	15.079463903149431	2610697
2612739	HPC	a memory mapping approach for network and controller optimization in parallel interleaver architectures	2013	-9.89538847852656	14.739583148707284	2612766
2615143	Theory	on the relation of random grid and deterministic visual cryptography	2014	-10.538687851784813	13.498606161348816	2615170
2618564	Embedded	processor-based turbo interleaver for multiple third-generation wireless standards	2003	-9.96831552692643	15.02731955217564	2618591
2619416	Arch	efficient fast interpolation architecture for soft-decision decoding of reed-solomon codes	2006	-10.521968944074592	14.680007779252572	2619443
2620078	HPC	design of a high-throughput qc-ldpc decoder with tdmp scheduling	2015	-10.087921191978833	14.73271031891335	2620105
2620710	HPC	high-throughput and energy-efficient belief propagation polar code decoder	2017	-10.666708277128693	14.821187614192324	2620737
2623409	Arch	a 4 × 4 multiplier-divider-less k-best mimo decoder up to 2.7 gbps	2014	-10.041275594623693	14.793781145385267	2623436
2623956	EDA	a low-complexity synchronizer for ofdm-based uwb system	2006	-10.039246956505572	15.086817877222975	2623983
2624483	HPC	iterative decoding of concatenated convolutional codes: implementation issues	2007	-10.853399505258453	14.973083842557369	2624510
2625476	Visualization	a versatile variable rate ldpc codec architecture	2007	-10.358507793280957	15.064545619686694	2625503
2626042	HPC	high-performance vlsi architecture of decision feedback equalizer for gigabit systems	2006	-9.940027157435694	14.503368761241115	2626069
2627243	HPC	implementation of systolic rls adaptive array using fpga and its performance evaluation	2006	-9.732874325291185	14.608862361557494	2627270
2627398	Arch	high-throughput von neumann post-processing for random number generator	2018	-9.24042987809054	13.920514160838273	2627425
2628569	Theory	robust and probabilistic failure-aware placement	2016	-10.887181850721538	13.621267784052328	2628596
2630311	EDA	fpga implementation of a second-order convolutive blind signal separation algorithm	2013	-9.34964862443443	13.357900676178224	2630338
2630471	EDA	efficient low-latency implementation of cordic-based sorted qr decomposition for multi-gbps mimo systems	2018	-9.806471186886164	14.74589249876606	2630498
2631056	ML	a new overlap save algorithm for fast block convolution and its implementation using fft	2011	-9.178863481988717	13.227464796429887	2631083
2631613	EDA	improving fixed-point accuracy of fft cores in o-ofdm systems	2012	-9.555520572371485	14.73317504670051	2631640
2631768	Arch	vlsi implementation of a soft-output signal detector for multimode adaptive multiple-input multiple-output systems	2013	-10.050306088368226	15.06983048165061	2631795
2633503	HPC	lte turbo decoding parallel architecture with single interleaver implemented on fpga	2017	-10.222313672445502	14.687170894105304	2633530
2634009	Metrics	channel models for multi-level cell flash memories based on empirical error analysis	2016	-10.26504421305565	14.427965453898787	2634036
2634342	EDA	vedic multiplication based efficient ofdm fft processor	2017	-9.212878211471468	13.258702497626116	2634369
2635268	Mobile	vlsi implementation of a maximum-likelihood decoder for the golay (24, 12) code	1988	-10.25277896709142	14.475638349589554	2635295
2636224	Embedded	flexible ldpc decoder architecture for high-throughput applications	2008	-10.112263942263972	14.916966926412375	2636251
2636589	HPC	real-time optical arithmetic/logical processing	1993	-9.765424256899953	13.969076909740505	2636616
2637907	EDA	memory efficient decoders using spatially coupled quasi-cyclic ldpc codes	2013	-10.289755086513393	14.635943503571855	2637934
2640103	Arch	qc-ldpc decoding architecture based on stride scheduling	2011	-10.162056222451634	14.655438741010721	2640130
2641322	EDA	vlsi implementation of siso arithmetic decoders for joint source channel coding	2008	-10.17454989680356	14.785063297161793	2641349
2642290	EDA	flexible, cost-efficient, high-throughput architecture for layered ldpc decoders with fully-parallel processing units	2016	-10.12204657235956	14.694533836868825	2642317
2643973	EDA	new parallel mdc fft processor with efiicient scheduling scheme	2014	-9.273943986833618	14.41790702479	2644000
2647185	HPC	design of multigigabit multiplexer-loop-based decision feedback equalizers	2005	-9.827428464180112	14.465639223168033	2647212
2647715	Arch	reconfigurable fpga implementation of product accumulate codes	2007	-10.166290004947513	14.603644499938211	2647742
2648457	Embedded	coset error detection in bist design	1992	-10.237667949776164	13.256948306586366	2648484
2648487	Arch	recent advances in design and implementation of signal processing systems	2014	-9.384965899865255	14.981375600141089	2648514
2650096	Networks	relaxed half-stochastic belief propagation	2013	-11.098029338041057	14.873742367480945	2650123
2651288	EDA	turbo codes - digital ic design	2005	-9.904732478031177	14.667676676472864	2651315
2653221	Arch	a memory-efficient idma architecture based on on-the-fly despreading	2018	-10.340876300835909	14.911796883436768	2653248
2653424	Mobile	parallel parity checksum and syndrome generation for digital video and audio transmission over cable channel	2009	-10.122769268322775	14.908484507621234	2653451
2654396	Vision	vlsi architectures for the finite impulse response filter	1986	-9.171043461514737	13.49596738705971	2654423
2654810	HPC	pipelined parallel decision-feedback decoders for high-speed ethernet over copper	2007	-10.229295769026525	14.783848065351648	2654837
2655963	Arch	an efficient pre-traceback architecture for the viterbi decoder targeting wireless communication applications	2006	-9.99920612029663	14.695793678152885	2655990
2658660	Robotics	towards 100 gbps wireless communication: investigation of fec interleavers for psss-15 spreading	2017	-10.21951817689532	14.932082104927122	2658687
2658800	Networks	reduced-complexity mimo detector with close-to ml error rate performance	2007	-10.27079486808535	15.036749116514125	2658827
2659692	Arch	area-efficient 128- to 2048/1536-point pipeline fft processor for lte and mobile wimax systems	2015	-9.616702704517623	14.814272741549564	2659719
2661160	Embedded	on adaptive distributed storage systems	2015	-10.973676224548438	14.760619612688851	2661187
2661452	Arch	five decade evolution of feedback shift register: algorithms, architectures and applications	2015	-9.542626252219767	14.241689196755537	2661479
2661566	HPC	storage and repair bandwidth tradeoff for distributed storage systems with clusters and separate nodes	2018	-10.888710506180372	14.842777169804425	2661593
2662462	EDA	a low cost multi-standard near-optimal soft-output sphere decoder: algorithm and architecture	2010	-10.04542954574558	14.967618259898012	2662489
2666697	Embedded	dynamic threshold schemes for multi-level non-volatile memories	2012	-10.979044702442431	14.520321690763819	2666724
2667412	Embedded	fine-grained application-specific instruction set processor design for the k-best list sphere detector algorithm	2008	-10.240974347269306	15.094304467923221	2667439
2668570	ML	capacity analysis for a two-level decoupled hamming network for associative memory under a noisy environment	2007	-11.045300891948663	14.296240840767267	2668597
2670455	Robotics	field programmable gate array implementation of a generalized decoder for structured low-density parity check codes	2004	-10.02754390721472	14.80617332169204	2670482
2670511	ML	an efficient vlsi architecture for computing decision feedback equalizer coefficients from the channel state information	2003	-9.976971601291616	14.966620030616081	2670538
2672199	EDA	power consumption models for decimation fir filters in multistandard receivers	2012	-9.182661154301856	14.099528062832169	2672226
2672979	Arch	fault-tolerant architecture for an mpeg-4 based video decoder driver	2012	-10.118523534716665	14.308007740297455	2673006
2674078	Robotics	high-throughput low-power ldpc decoder and code design	2011	-10.269913220075829	14.80267273135428	2674105
2674671	Embedded	improving multi-level nand flash memory storage reliability using concatenated bch-tcm coding	2010	-9.802422482150858	14.615349417102266	2674698
2675275	HPC	polynomial residue number system gf(2m) multiplier using trinomials	2009	-9.21747439001652	13.295430399359928	2675302
2675829	Mobile	research on the dft of zc sequence in td-lte system	2016	-9.698079349749651	13.217646957027705	2675856
2676803	EDA	circuit-sharing design between fft and imdct with pipeline structure for dab receiver	2003	-9.4858457688743	14.54691586732166	2676830
2676951	EDA	techniques and architectures for hazard-free semi-parallel decoding of ldpc codes	2009	-10.426774749119824	14.770399166801957	2676978
2677210	HPC	a fast and energy-efficient hamming decoder for software-defined radio using graphics processing units	2015	-10.153959084051749	14.803794393464816	2677237
2681649	Arch	an energy-efficient reconfigurable viterbi decoder on a programmable multiprocessor	2007	-9.454739402833829	14.498962588514196	2681676
2681919	HPC	scalable, high throughput ldpc decoder for wimax (802.16e) applications	2011	-9.942659286714145	14.893980471635981	2681946
2683314	EDA	designing a high-throughput vlc decoder. i. parallel decoding methods	1992	-10.32925611006391	14.869064698024616	2683341
2686815	EDA	an energy-efficient reconfigurable asip supporting multi-mode mimo detection	2016	-10.056341544975497	14.984687793535446	2686842
2688149	Mobile	3.2gbps channel-adaptive configurable mimo detector for multi-mode wireless communication	2014	-10.135940679505227	15.022971081057653	2688176
2689429	EDA	novel folded-kes architecture for high-speed and area-efficient bch decoders	2017	-9.635327992394672	14.310352288980189	2689456
2689730	Arch	a memory efficient partially parallel decoder architecture for quasi-cyclic ldpc codes	2007	-10.32749697978201	14.69571973114448	2689757
2690046	HPC	performance analysis of ldpc convolutional codes	2013	-10.72000600993504	14.818898377519377	2690073
2691445	Theory	modular arithmetic using low order redundant bases	1997	-9.183169036240669	13.280115098772347	2691472
2691547	EDA	a single parity-check digit for one trit error detection in ternary communication systems: gate-level and transistor-level designs	2017	-9.695276557380735	13.958112118680761	2691574
2693923	EDA	frame based memory access interpolation for a digital communication modulator	2007	-9.653679913638506	14.569864217465053	2693950
2694068	Theory	a new class of codes for fingerprinting schemes	2005	-11.046285694732509	15.044592443941395	2694095
2694455	EDA	efficient implementation of trace-back unit in a reconfigurable viterbi decoder fabric	2005	-9.475495050386149	14.65147751342401	2694482
2698353	Robotics	pipelined block-serial decoder architecture for structured ldpc codes	2006	-10.429853799474484	14.792172508367958	2698380
2700762	Arch	a new vlsi 2-d fourfold-rotational-symmetry filter architecture design	2009	-9.254702964359751	13.604952135019786	2700789
2701202	HPC	gpu implementation of a programmable turbo decoder for software defined radio applications	2012	-10.071179286121088	15.072215247703069	2701229
2702707	EDA	a low-power 64-point pipeline fft/ifft processor for ofdm applications	2011	-9.666864486363062	14.963419322255607	2702734
2703004	HPC	a low-complexity hardware implementation of compressed sensing-based channel estimation for isdb-t system	2017	-9.774975573075832	14.785652976105114	2703031
2703494	Arch	design of a super-pipelined viterbi decoder	1999	-9.95476790946755	14.714426576935999	2703521
2703926	HPC	implementation of a radix-4, parallel turbo decoder and enabling the multi-standard support	2012	-9.98554547225801	14.885482140953153	2703953
2704174	Arch	a low energy vlsi design of random block interleaver for 3gpp turbo decoding	2006	-9.904701786728797	14.768026716426279	2704201
2705161	Arch	parallelized network coding with simd instruction sets	2008	-10.150944339289666	14.61921564736968	2705188
2706125	Embedded	reduced-complexity multiplicity assignment algorithm and architecture for low-complexity chase decoder of reed-solomon codes	2015	-10.567662101834888	14.741973483134586	2706152
2706857	AI	low complexity burst error correcting codes to correct mbus in srams	2018	-9.446646349232001	14.48125141720443	2706884
2707279	Vision	a low-complexity max-log-map detector	2009	-10.222352459166446	15.020682571850436	2707306
2707426	HPC	a modified switching scheme for multiplexer based thermometer-to-binary encoders	2014	-9.453428362553844	14.36207582960902	2707453
2708102	Embedded	a double byte interleaving scheme for adsl modems	2001	-10.281649517625613	14.740699594205134	2708129
2708159	Arch	memory reliability for cells with strong bit-coupling interference	2017	-10.622906648915563	14.591684439458096	2708186
2709712	Robotics	a polyphase-filter-based fft for dft calculation in lte uplink	2013	-9.786239821844449	14.714413706911445	2709739
2709919	EDA	parallel processing architectures for advanced signal processing	1992	-9.239327505706653	13.369695072342653	2709946
2709941	Metrics	semi-progressive network coding algorithm on multi-core processor	2015	-10.687368752006174	14.449775640534165	2709968
2711084	HPC	replicated convolutional codes: a design framework for repair-efficient distributed storage codes	2016	-11.049622895782315	14.52510308301226	2711111
2711579	EDA	improvement of the orthogonal code convolution capabilities using fpga implementation	2007	-9.992667582125033	14.558628513430259	2711606
2713720	EDA	a reconfigurable beamformer for audio applications	2009	-9.350479831815566	14.384060007187701	2713747
2717347	Embedded	fast bit parallel-shifted polynomial basis multipliers in $gf(2^{n})$	2006	-9.220439852788882	13.33500001896448	2717374
2717832	Robotics	over-10×-extended-lifetime 76%-reduced-error solid-state drives (ssds) with error-prediction ldpc architecture and error-recovery scheme	2012	-9.343726269435471	14.579763356851164	2717859
2718213	Arch	high-performance low-memory interleaver banks for turbo-codes	2001	-10.78295498162173	14.634907154177007	2718240
2719815	EDA	asip-based flexible mmse-ic linear equalizer for mimo turbo-equalization applications	2009	-9.861317344493694	14.960565258672734	2719842
2719894	EDA	a reconfigurable application specific instruction set processor for convolutional and turbo decoding in a sdr environment	2008	-9.95464715778813	15.039628537369346	2719921
2719984	HPC	low-power vlsi decoder architectures for ldpc codes	2002	-10.93753805655616	14.836828990850025	2720011
2720336	Arch	area-efficient multimode encoding architecture for long bch codes	2013	-9.943067596708953	14.642096488657074	2720363
2723779	Arch	a novel memory-based fft processor for dmt/ofdm applications	1999	-9.254036446005523	14.145300903283026	2723806
2724096	HPC	a fast convergence and area-efficient decoder for quasi-cyclic low-density parity-check codes	2013	-10.064210738741489	14.733466582410129	2724123
2724416	EDA	an artificial neural net viterbi decoder	1996	-10.368086935659846	14.727677727611404	2724443
2724789	EDA	high-throughput bit-serial ldpc decoder lsi based on multiple-valued asynchronous interleaving	2009	-10.103997148192084	14.599271113186205	2724816
2726862	EDA	energy-efficient gear-shift ldpc decoders	2014	-10.015924583838117	14.802033383682213	2726889
2727154	Networks	systematic construction, verification and implementation methodology for ldpc codes	2012	-10.02457559709118	14.864784292162044	2727181
2728576	EDA	an efficient reformulation based architecture for adaptive forward error correction decoding in wireless applications	2004	-10.331412257330696	14.74773537294869	2728603
2732926	Theory	multi-version coding for consistent distributed storage of correlated data updates	2017	-11.058851867853276	14.767030499759116	2732953
2733700	Arch	an area-efficient fft architecture for ofdm digital video broadcasting	2007	-9.430527391437893	14.450848895102112	2733727
2734473	Crypto	correlation analysis of the alternating step generator	2004	-10.807663982891617	13.218822582688182	2734500
2735674	EDA	optimality of bus-invert coding	2008	-10.061036827318274	13.742144329219851	2735701
2736046	HPC	eliminating the fanout bottleneck in parallel long bch encoders	2004	-10.103104014969896	14.73399504939785	2736073
2736082	Robotics	low complexity map algorithm for turbo decoder	2013	-10.47156361888794	14.812605884879767	2736109
2736397	Arch	a new architecture for high speed, low latency nb-ldpc check node processing for gf(256)	2016	-10.31025320597944	14.876939414084616	2736424
2738635	Arch	an area-efficient path memory structure for vlsi implementation of high speed viterbi decoders	1991	-9.547661715043068	14.4663844171921	2738662
2739412	EDA	an area-efficient relaxed half-stochastic decoding architecture for nonbinary ldpc codes	2015	-10.236106899703422	14.699776889054231	2739439
2740718	Arch	a memory-reduced log-map kernel for turbo decoder	2005	-9.918912562197852	14.893264915138602	2740745
2740824	EDA	can compression using signal rearrangement	2014	-10.57500914112245	14.976450887347006	2740851
2742214	DB	reduced complexity soft-output mimo sphere detectors—part i: algorithmic optimizations	2014	-10.41532655309192	15.108175045212734	2742241
2742823	EDA	a real time programmable encoder for low density parity check code as specified in the ieee p802.16e/d7 standard and its efficient implementation on a dsp processor	2006	-10.034419279685755	14.637413582450991	2742850
2743538	EDA	an efficient design of fpga-based sample rate converting filter in software defined radio	2013	-9.569827766186336	14.740489262695926	2743565
2745107	HPC	cluster-based associative memories built from unreliable storage	2014	-10.381610373177944	14.016687212864142	2745134
2747071	SE	two rpg flow-graphs for software watermarking using bitonic sequences of self-inverting permutations	2016	-11.041666386018255	13.40383694578675	2747098
2747634	HPC	low complexity implementations of sum-product algorithm for decoding low-density parity-check codes	2006	-10.35362791704468	14.465237783798669	2747661
2747978	Arch	design and evaluation of random linear network coding accelerators on fpgas	2013	-9.901851595081931	14.843507936356545	2748005
2748226	Theory	reliable memories with subline accesses	2007	-10.439779049577565	14.394798932690275	2748253
2748432	OS	raidq: a software-friendly, multiple-parity raid	2013	-11.056300466611502	14.462886470432528	2748459
2750571	EDA	a 128/512/1024/2048-point pipeline fft/ifft architecture for mobile wimax	2013	-9.487615396168039	14.726269186374068	2750598
2750631	EDA	from opencl to gates: the fft	2013	-9.770413325911647	15.071432848748481	2750658
2750671	EDA	flexible multistandard fec processor design with asip methodology	2014	-9.934125244522644	14.997561950513715	2750698
2750684	EDA	zero cost testing of check bits in rams with on-chip ecc	1992	-9.691953923902725	13.958247876707967	2750711
2751185	EDA	efficient ifft design using mapping method	2008	-9.688667594944569	14.682711859662481	2751212
2751431	EDA	block processing technique for low power turbo decoder design	2002	-9.960429061087119	14.6666984074349	2751458
2753493	Theory	high performance error correction for quantum key distribution using polar codes	2014	-10.501855410973961	14.822428013900653	2753520
2753572	HPC	a scalable ldpc decoder on gpu	2011	-10.246325983985908	14.736406464818714	2753599
2753953	Arch	low-latency architectures for high-throughput rate viterbi decoders	2004	-10.447757890812392	14.702786880118287	2753980
2754609	EDA	achieving near-mld performance with soft information-set decoders implemented in fpgas	2010	-9.56374814477099	14.46717074496068	2754636
2755206	Arch	an effective fast and small-area parallel-pipeline architecture for otm-convolutional encoders	2009	-10.1426046772239	14.747644289867385	2755233
2758272	NLP	fast encoding and decoding of flexible-rate and flexible-length polar codes	2017	-10.571773593482998	14.729537219993956	2758299
2758702	Robotics	quasi-cyclic low-density parity-check convolutional code	2011	-10.424915074905963	14.791332730230849	2758729
2759007	EDA	design of simple and high speed vlsi core for the protection of mass storages	2008	-9.605853333219397	14.394098446415908	2759034
2760232	EDA	complex function approximation using two-dimensional interpolation	2014	-9.203292943833137	13.298664645972176	2760259
2760807	EDA	asynchronus implementation for the add compare select processor for communication systems	1994	-9.612725545180096	14.310187376290466	2760834
2760932	EDA	nonlinear soft-output signal detector design and implementation for mimo communication systems with high spectral efficiency	2006	-10.126084091350755	15.093547038987827	2760959
2761154	Crypto	scaled and unscaled residue number system to binary conversion techniques using the core function	1997	-9.269405301150329	13.252564881039765	2761181
2764018	EDA	half-rate gsm vocoder implementation on a dual mac digital signal processor	1997	-9.648336540731624	15.11522857988222	2764045
2765214	Embedded	efficient software-based encoding and decoding of bch codes	2009	-9.9534932327207	14.4260677457776	2765241
2765788	HPC	hierarchical coding for distributed computing	2018	-10.750881671874158	14.468989786169619	2765815
2765920	OS	multi-rack distributed data storage networks	2017	-10.990017201777203	14.83954470214742	2765947
2766074	Embedded	a reconfigurable high speed architecture design for discrete hilbert transform	2014	-9.312834580277258	14.206338201669768	2766101
2767507	Arch	design of an efficient memory-based dvb-t channel decoder	2005	-9.585429666902504	14.908415190172171	2767534
2771160	Arch	jointly designed architecture-aware ldpc convolutional codes and memory-based shuffled decoder architecture	2012	-10.19399407057946	14.699310854254836	2771187
2771381	EDA	angle quantization approach for lattice iir filter implementation and its trellis de-allocation algorithm	2003	-9.71736409482576	13.832444992578553	2771408
2771462	HPC	a stage-reduced low-latency successive cancellation decoder for polar codes	2015	-10.63523177887448	14.816007549140814	2771489
2773331	HPC	parallel decoding of turbo codes using soft output t-algorithms	2001	-10.852597601756463	14.831979735233768	2773358
2774796	EDA	low energy high speed reed-solomon decoder using two parallel modified evaluator inversionless berlekamp-massey	2012	-9.60644541756719	14.46097663228432	2774823
2775053	HPC	a 2.267-gb/s, 93.7-pj/bit non-binary ldpc decoder with logarithmic quantization and dual-decoding algorithm scheme for storage applications	2018	-10.178081565456893	14.738011971909465	2775080
2776245	ML	unrolled polar decoders, part i: hardware architectures	2015	-10.644796433873484	14.824615754696653	2776272
2776699	Arch	joint detection and decoding for mimo systems using convolutional codes: algorithm and vlsi architecture	2012	-10.137554950811829	14.918894065431546	2776726
2776971	EDA	a high throughput area time efficient pseudo uniform random number generator based on the tt800 algorithm	2007	-9.243614535587382	13.855492809199117	2776998
2778331	EDA	a computational technique and a vlsi architecture for digital pulse shaping in ofdm modems	2003	-9.692041846240569	14.574989229276564	2778358
2778697	ML	high-speed parallel hard and soft-decision golay decoder: algorithm and vlsi-architecture	1996	-10.632514391273038	14.880981261819613	2778724
2779168	EDA	a fully programmable reed-solomon decoder on a multi-core processor platform	2012	-10.040511052573704	14.761613125813925	2779195
2779741	Robotics	an improved predictive controller on the fpga by hardware matrix inversion	2018	-9.260260852113435	13.479757158743212	2779768
2782578	Arch	layered approx-regular ldpc: code construction and encoder/decoder design	2008	-10.6982131797597	14.691161973516829	2782605
2785303	EDA	using flash memories as simo channels for extending the lifetime of solid-state drives	2010	-10.218004709419246	14.654863947996766	2785330
2786478	Arch	low-latency low-complexity architectures for viterbi decoders	2009	-10.52237632950006	14.690321018459256	2786505
2787495	Theory	applications of sequence space and srg theories to distributed sample scrambling	1997	-10.249140414841255	13.493356678123035	2787522
2788472	Embedded	cyclic redundancy code (crc) polynomial selection for embedded networks	2004	-9.637366122112654	14.055680748186068	2788499
2790022	Arch	a multi-gbps fully pipelined layered decoder for ieee 802.11n/ac/ax ldpc codes	2017	-9.961201226723476	14.839067955314233	2790049
2790036	EDA	vlsi implementation of a cdma blind adaptive interference-mitigating detector	2001	-10.097781752836314	15.039474435834446	2790063
2790555	Arch	a novel dht-based fft/ifft processor for adsl transceivers	1999	-9.208612911836363	14.164836835906243	2790582
2791878	HPC	coded computation over heterogeneous clusters	2017	-10.549320034876619	14.633647909084411	2791905
2791898	EDA	a 3.3-gbps bit-serial block-interlaced min-sum ldpc decoder in 0.13-μm cmos	2007	-9.91088091885429	14.832330230138789	2791925
2791984	EDA	bit-slice microprocessor-based communications decoder	1987	-9.504654467431356	14.227358314903224	2792011
2798614	EDA	power efficient viterbi decoder based on pre-computation technique for portable digital multimedia broadcasting receiver	2007	-10.057102405863613	14.926885150074408	2798641
2800415	Crypto	on the complexity of scrypt and proofs of space in the parallel random oracle model	2016	-10.924810663975439	13.394073022678926	2800442
2800970	EDA	changing the odds against masked logic	2006	-10.820789837268293	13.534620684302135	2800997
2801003	HPC	a study of distributed storage systems with network coding in wireless networks	2014	-10.982448675836478	14.800109595575064	2801030
2801070	EDA	vlsi implementation of wimax convolutional turbo code encoder and decoder	2009	-9.999962803629812	14.949735879233058	2801097
2801126	OS	improving the reliability of mlc nand flash memories through adaptive data refresh and error control coding	2014	-9.24790039436626	14.527467568842551	2801153
2803562	Embedded	an improved double byte error correcting code using cellular automata	2008	-11.011748794864133	14.2388761254334	2803589
2804729	HPC	a parallel algorithm for enumerating joint weight of a binary linear code in network coding	2014	-10.59392226850259	14.521267291530902	2804756
2804997	Theory	two-way parity bit correction encoding algorithm for dual-diagonal ldpc codes	2011	-10.578556821596012	14.861202820957148	2805024
2805077	ML	near optimal coded data shuffling for distributed learning	2018	-10.578296745885053	14.561216354836553	2805104
2807098	Arch	block-layered decoder architecture for quasi-cyclic nonbinary ldpc codes	2015	-10.091062730775537	14.73162156202822	2807125
2807446	EDA	an efficient memory-address remapping technique for high-throughput qc-ldpc decoder	2014	-10.141334563102047	14.684521873041826	2807473
2808390	HPC	area-efficient vlsi design of reed–solomon decoder for 10gbase-lx4 optical communication systems	2004	-9.896521210105849	14.885872140595305	2808417
2808917	HPC	configurable, high throughput, irregular ldpc decoder architecture: tradeoff analysis and implementation	2006	-10.126015005100731	14.793229294056994	2808944
2809962	Security	the mechanism of asn.1 encoding and decoding implementation in network protocols	2003	-10.142896977147627	14.947188398057401	2809989
2810498	HPC	digital beamforming using a gpu	2009	-9.419134932738505	13.737833982356934	2810525
2810583	Arch	dynamic partial reconfigurable fft/ifft pruning for ofdm based cognitive radio	2012	-9.813198029302304	14.855828588863938	2810610
2810611	DB	edge stream oriented ldpc decoding	2008	-10.506275624253673	14.790434069590216	2810638
2810796	DB	error-correcting codes for semiconductor memory applications: a state-of-the-art review	1984	-10.589621161674842	14.197193567782808	2810823
2815051	Arch	optimizations of a hardware decoder for deep-space optical communications	2008	-10.179226373617825	14.835790092373044	2815078
2815721	Arch	a high-speed low-complexity modified radix-25 fft processor for gigabit wpan applications	2011	-9.402947472713237	14.546621934337663	2815748
2817210	Theory	arithmetic of finite fields	1981	-9.235794920556543	13.2448771450171	2817237
2817751	Embedded	implementation of application-specific dsp for ofdm systems	2004	-9.468780364063136	14.628708472729269	2817778
2820791	HPC	new optimizations for carrier synchronization in single carrier systems	2005	-9.517312112001749	14.356513389748011	2820818
2822457	HPC	design of parallel fault-secure encoders for systematic cyclic block transmission codes	2009	-10.2061664747506	14.044809620643633	2822484
2822698	Theory	two-layer coding in distributed storage systems with partial node failure/repair	2017	-10.915854733572703	14.82652107819239	2822725
2823963	Visualization	fixed-point error analysis and word length optimization of 8×8 idct architectures	1998	-9.38249193391317	13.427418440047704	2823990
2824149	Crypto	a family of conservative codes with block delimiters for decoding without a phase-locked loop	1987	-10.042977701934408	14.362013493944	2824176
2826850	HPC	design and implementation for gpu-based seamless rate adaptive decoder	2014	-10.069946857898463	15.011465561676946	2826877
2826898	EDA	high throughput, low set-up time, reconfigurable linear feedback shift registers	2010	-9.325615050398977	13.937121070927153	2826925
2827285	OS	rafr: remote assessment of file redundancy	2013	-10.936080616414266	14.69199007454329	2827312
2827915	EDA	long-point fft processing based on twiddle factor table reduction	2007	-9.283437071896982	14.186015975671161	2827942
2831044	Embedded	an algorithm for scaling and single residue error correction in residue number systems	1990	-9.6550618507845	13.57547526374758	2831071
2831435	EDA	an adaptive reed-solomon errors-and-erasures decoder	2006	-9.948162905532154	14.883850846910994	2831462
2832066	EDA	an area time-efficient structure to find the approximate first two minima for min-sum-based ldpc decoders	2016	-10.581797688014426	14.717905413244846	2832093
2835180	Networks	a random linear network coding accelerator in a 2.4ghz transmitter for iot applications	2017	-9.980416116339716	14.931049818447182	2835207
2837247	Arch	area-delay and energy-efficient throughput-scalable vlsi architecture for sdr channelizer	2016	-9.300042844959775	14.301890866071806	2837274
2841000	EDA	reducing data transfer latency of nand flash memory with soft-decision sensing	2012	-9.170352650979641	14.614594282023196	2841027
2841653	OS	complex block floating-point format with box encoding for wordlength reduction in communication systems	2017	-9.873901519541251	14.545366186730686	2841680
2844133	Arch	a flexible processor for fft and viterbi algorithms	2012	-10.027420912873245	14.585269171495426	2844160
2844417	Arch	a high throughput limited search trellis decoder for convolutional code decoding	2004	-10.53522166674782	14.607386296047585	2844444
2844808	NLP	low-latency crc calculation in turbo-code decoding	2018	-10.074693465474006	14.762236439996546	2844835
2844884	EDA	exploiting thread-level parallelism of irregular ldpc decoder with simultaneous multi-threading technique	2007	-10.435169278311912	14.814368351401667	2844911
2848353	Robotics	fpga based realization of a reduced complexity high speed decoder for error correction	2003	-9.71063258753782	14.135266948164592	2848380
2848557	EDA	asynchronous design for precision-scaleable energy-efficient ldpc decoder	2014	-9.9703609344164	14.734208531392785	2848584
2848721	NLP	an area-efficient vlsi architecture for decoding of reed-solomon codes	1996	-10.207861222182828	14.490963616274591	2848748
2848946	Arch	systolic architecture for the vlsi implementation of high-speed staged decoders/quantizers	1993	-10.47471227098724	14.791360273607523	2848973
2849322	Vision	bit-parallel finite field multiplier and squarer using polynomial basis	2002	-9.352334764862164	13.219397558462601	2849349
2850002	Theory	product matrix minimum storage regenerating codes with flexible number of helpers	2017	-10.916040664831915	14.895585421662275	2850029
2850242	Vision	a high speed complex adaptive filter for an asymmetric wireless lan using a new quantized polynomial representation	2003	-9.434674281226268	13.903695226628587	2850269
2851389	HPC	high throughput parallel concatenated encoding and decoding for polar codes: design, implementation and performance analysis	2018	-11.037225228685141	14.898048108169606	2851416
2851799	Robotics	256-state rate 1/2 viterbi decoder on tta processor	2005	-9.911595122961176	15.051088868778356	2851826
2854803	Arch	a low-latency and area-efficient gram–schmidt-based qrd architecture for mimo receiver	2018	-9.617408742142244	14.40399167769403	2854830
2855587	HPC	vlsi architecture for mimo soft-input soft-output sphere detection	2013	-10.067846544311054	15.015637108406986	2855614
2855827	Arch	evaluation of high throughput turbo-decoder architectures	2007	-10.046066136757908	15.007154263181002	2855854
2859272	Arch	fast complex valued matrix inversion for multi-user stbc-mimo decoding	2007	-9.738664530425801	14.605364125105181	2859299
2860372	EDA	fpga based high speed data acquisition system for high energy physics application	2015	-9.366040660001591	14.722590302060173	2860399
2860658	HPC	low-power dual quantization-domain decoding for ldpc codes	2014	-10.640955721924307	14.770339123999175	2860685
2861293	Theory	on locally decodable codes, self-correctable codes, and t-private pir	2008	-11.040612937714288	13.550092948047755	2861320
2861829	Arch	design tradeoffs and hardware architecture for real-time iterative mimo detection using sphere decoding and ldpc coding	2008	-10.119738610254249	15.01349349462896	2861856
2862040	EDA	an efficient circulant mimo equalizer for cdma downlink: algorithm and vlsi architecture	2006	-9.961567948567373	14.947491888357149	2862067
2862546	Arch	area-efficient qc-ldpc decoder architecture based on stride scheduling and memory bank division	2013	-10.080923764484384	14.562716339380886	2862573
2863305	EDA	area-efficient fault-tolerant design for low-density parity-check decoders	2016	-9.335118873601628	14.43930781829992	2863332
2863614	Arch	efficient vlsi architectures of qpp interleavers for lte turbo decoders	2012	-10.011908846240676	14.960769576749653	2863641
2864649	Arch	improved architecture of complementary set of sequences correlation by means of an inverse generation approach	2012	-9.530378104134057	13.434137430781012	2864676
2865884	Arch	systematic design of an approximate adder: the optimized lower part constant-or adder	2018	-10.094936457054883	14.49988435857121	2865911
2865996	Mobile	ldpc decoding on gpu for mobile device	2016	-10.016397534237381	15.119520044972141	2866023
2867009	Arch	a cordic-based digital protective relay and its architecture	2009	-9.462099902908642	14.437629739896009	2867036
2867510	HPC	spc05-3: on the parallelism of convolutional turbo decoding and interleaving interference	2006	-10.519244503335722	14.936022148987794	2867537
2867800	Arch	a low power and variable-length fft processor design for flexible mimo ofdm systems	2009	-9.514639962043542	14.675158801619942	2867827
2869436	Theory	bandwidth adaptive & error resilient mbr exact repair regenerating codes	2017	-11.084238607283044	14.766667827580369	2869463
2875513	HPC	an area-efficient architecture of reed-solomon codec for advanced raid systems	2005	-10.517446460172506	14.405105915313346	2875540
2876802	Embedded	dispersed array ldpc codes and decoder architecture for nand flash memory	2018	-10.4821077166576	14.754052833339172	2876829
2877335	Crypto	ideal secret sharing schemes for useful multipartite access structures	2011	-10.916118396219128	13.745107128426561	2877362
2879475	OS	region-based fault-tolerant distributed file storage system design in networks	2015	-10.711314668252749	14.86331345021785	2879502
2880686	HPC	a low-complexity soft-output decoder for polar codes	2013	-10.787607944001172	14.847951834518346	2880713
2883434	OS	a multiple disk failure recovery scheme in raid systems	2004	-10.902872768183656	14.384609089440547	2883461
2883905	EDA	improving the error behavior of dram by exploiting its z-channel property	2018	-9.540380506522443	14.583054417370635	2883932
2885482	HPC	a low complexity-high throughput qc-ldpc encoder	2014	-10.470967015421788	14.648854197829554	2885509
2886194	Graphics	a novel systematic mapping approach for highly efficient multiplexed fir-filter architectures	1997	-9.862697684689724	14.681534822940238	2886221
2886681	EDA	recursive least squares problem implementation on a generalized interconnection of dsp processors	1993	-9.465259852346335	14.016758776338415	2886708
2886878	EDA	an area-efficient pipelined vlsi architecture for decoding of reed-solomon codes based on a time-domain algorithm	1997	-10.18986958806984	14.467570237319887	2886905
2886941	Vision	a simplified computational kernel for trellis-based decoding	2004	-10.52395758035286	14.680508448955473	2886968
2887022	Arch	a low power viterbi decoder implementation using scarce state transition and path pruning scheme for high throughput wireless applications	2006	-9.982720558999736	14.914098147005735	2887049
2887374	Arch	efficient non-binary hamming codes for limited magnitude errors in mlc pcms	2018	-9.475035263830618	14.481495415386094	2887401
2888619	EDA	code generation limiting maximum and minimum hamming distances for non-volatile memories	2015	-10.996130650191512	14.328355688096194	2888646
2888651	EDA	a joint source/channel approach to strengthen embedded programmable devices against flash memory errors	2014	-9.496157852589256	14.596730546560481	2888678
2890429	SE	pattern sensitive fault testing of rams with bullt-in ecc	1991	-10.236395043983913	14.019506477123539	2890456
2891698	EDA	high-throughput vlsi implementations of iterative decoders and related code construction problems	2004	-10.12238419140051	14.794141161548279	2891725
2892113	Visualization	a high performance partially-parallel irregular ldpc decoder based on sum-delta message passing schedule	2008	-10.105877953381901	14.727747178957234	2892140
2893374	EDA	high-throughput and low-complexity binary arithmetic decoder based on logarithmic domain	2015	-10.290851087292056	14.422494856485029	2893401
2894045	EDA	configurable low complexity decoder architecture for quasi-cyclic ldpc codes	2013	-10.075285283359527	14.677841809672316	2894072
2894628	EDA	design of a power-scalable digital least-means-square adaptive filter	2001	-9.50960508478172	14.890798147647214	2894655
2895133	EDA	vlsi implementation of high-throughput, low-energy, configurable mimo detector	2015	-10.067342876351184	14.933956496865358	2895160
2895441	Arch	a low power radix-2 fft accelerator for fpga	2015	-9.2439895947545	14.41454930124458	2895468
2897774	Metrics	decision-directed retention-failure recovery with channel update for mlc nand flash memory	2018	-11.059791859695526	14.670362347158404	2897801
2898551	Arch	high throughput cordic-based systolic array design for the discrete cosine transform	1995	-9.203454055750454	13.31600955623656	2898578
2898716	EDA	a subsampling pulsed uwb demodulator based on a flexible complex svd	2008	-9.27608632506676	14.101923168077564	2898743
2898793	HPC	on the worst-case communication overhead for distributed data shuffling	2016	-10.568483330323632	14.566757725565369	2898820
2899473	NLP	a hardware algorithm for computing sine and cosine using redundant binary representation	1987	-9.329678495420666	13.23145041479018	2899500
2899577	EDA	memory-reduced maximum a posteriori probability decoding for high-throughput parallel turbo decoders	2016	-10.039606689848073	15.06631519275264	2899604
2902653	Arch	a coding scheme for write time improvement of phase change memory (pcm) systems	2016	-9.641126785655093	14.447360885787287	2902680
2904980	EDA	gpu-based acceleration of symbol timing recovery	2012	-9.95966583021809	14.625966117939349	2905007
2905926	EDA	a 13 bits 4.096 ghz 45 nm cmos digital decimation filter chain with carry-save format numbers	2015	-9.421349556434027	14.473792729340165	2905953
2906538	EDA	an efficient design of split-radix fft pruning for ofdm based cognitive radio system	2011	-9.741187703145624	13.894636560641153	2906565
2907029	AI	a multistandard and resource-efficient viterbi decoder for a multimode communication system	2018	-10.10624587810399	14.723170587159952	2907056
2907362	HPC	multiple-symbol parallel decoding for variable length codes	2004	-10.286047325759206	14.414831793649808	2907389
2908069	Embedded	a multi-level hierarchical quasi-cyclic matrix for implementation of flexible partially-parallel ldpc decoders	2011	-10.352071282661246	14.818484446192475	2908096
2908894	HPC	ppm: a partitioned and parallel matrix algorithm to accelerate encoding/decoding process of asymmetric parity erasure codes	2015	-11.059297236476462	14.42297554592948	2908921
2909803	Arch	factorization-free low-complexity chase soft-decision decoding of reed-solomon codes	2009	-10.77043392799607	14.537097998085244	2909830
2910072	ML	vlsi design of a fully-parallel high-throughput decoder for turbo gallager codes	2006	-10.30326913358336	14.760244795167525	2910099
2910100	EDA	an area-efficient 4-stream fir interpolation/decimation for ieee 802.11n wlan	2012	-9.504379248348929	14.479829409483221	2910127
2910299	EDA	a flexible decoder ic for wimax qc-ldpc codes	2008	-9.960839104627992	14.858660323834034	2910326
2911072	Arch	a turbo coding system for high speed communications	2007	-10.6083881312223	14.81257019088819	2911099
2911542	Theory	recovery of distributed quantum information using graph states from a node failure	2017	-10.81358828928982	14.871672971157455	2911569
2914381	EDA	compressed sensing recovery algorithms and vlsi implementation	2013	-9.4182531432866	14.257497992105856	2914408
2916161	ML	comparison of branching cordic implementations	2003	-9.188030820204622	13.337021221738985	2916188
2916390	Theory	efficient implementation of punctured parallel finite field multipliers	2015	-9.54972556802718	13.213248515029736	2916417
2918317	ML	algorithm/architecture co-design of proportionate-type lms adaptive filters for sparse system identification	2017	-9.312716761952014	13.72283869979187	2918344
2919435	DB	reliable linear, sesquilinear, and bijective operations on integer data streams via numerical entanglement	2016	-10.199077793173496	14.043593685457035	2919462
2919537	EDA	partially-stopped probabilistic min-sum algorithm for ldpc decoding	2016	-9.938042922911016	14.647561963028386	2919564
2921385	EDA	high speed max-log-map turbo siso decoder implementation using branch metric normalization	2005	-10.173467293992989	14.849486704541993	2921412
2921513	HPC	practical single node failure recovery using fractional repetition codes in data centers	2016	-11.077413037803712	14.619822305605636	2921540
2923036	AI	the log-log lms algorithm	1997	-9.284330688406694	13.377514491058273	2923063
2923078	Arch	guaranteed error correction of faulty bit-flipping decoders under data-dependent gate failures	2016	-10.073052785959977	14.07634680052526	2923105
2925580	ML	a umts-fdd cell search engine	2004	-9.417444355772117	15.114813407652314	2925607
2926057	EDA	implementation of generalized dft on field programmable gate array	2012	-9.545142666167669	14.501540677609224	2926084
2926352	ML	exploiting data representation for fault tolerance	2014	-9.55250867586831	13.335965465943305	2926379
2928058	Embedded	speed and area analysis of memory based fft processors in a fpga	2007	-9.638844707576874	14.914822742895039	2928085
2929046	EDA	design and implementation of a reconfigurable fir filter	2003	-9.577047473560713	14.987589613029234	2929073
2930190	Arch	hardware architectures of adaptive equalizers for the hdtv receiver	1998	-9.66158506330766	14.59640283005182	2930217
2930757	EDA	an fpga implementation of goertzel algorithm	1999	-9.248823230759577	14.336319744390412	2930784
2932556	EDA	implementation of a multi-band pulsed-ofdm transceiver	2006	-9.915291889503797	15.030795077174304	2932583
2932755	EDA	the implementation of a successive cancellation polar decoder on xilinx system generator	2017	-10.561336041387307	14.675124143116484	2932782
2932821	DB	low complexity reed-solomon decoder design with pipelined recursive euclidean algorithm	2016	-10.057066529524253	14.077049091140733	2932848
2933964	Theory	new bit-parallel montgomery multiplier for trinomials using squaring operation	2016	-9.20167761021276	13.404836867854288	2933991
2934235	Robotics	an adaptive, error-free computation based on the 4×4 determinant method	1993	-10.003575777773703	13.517140114994461	2934262
2934895	Arch	a pam-4 10s/12s line coding scheme with equi-probable levels	2018	-10.356822267582167	14.567136570352814	2934922
2936293	EDA	designing fault-secure parallel encoders for systematic linear error correcting codes	2003	-9.950024507936076	14.018968849125304	2936320
2936564	HPC	a flexible noc-based ldpc code decoder implementation and bandwidth reduction methods	2011	-10.172979385281671	14.773730130341914	2936591
2938617	EDA	design of a transport triggered architecture processor for flexible iterative turbo decoder	2014	-10.065951644977373	14.981377344869411	2938644
2938633	HPC	iterative hard-decision decoding of braided bch codes for high-speed optical communication	2013	-10.461087913102073	14.867377645053578	2938660
2940942	HPC	high-performance nb-ldpc decoder with reduction of message exchange	2016	-10.108088980655573	14.723463482620149	2940969
2944004	HPC	viterbi decoder for high-speed ultra-wideband communication systems	2005	-10.110747302622382	15.00292936001029	2944031
2944968	EDA	a novel fpga implementation of trellis shaping for papr reduction of ofdm signals	2016	-10.000944027380008	15.073996087029336	2944995
2945197	EDA	low-power log-map turbo decoding based on reduced metric memory access	2005	-10.312490801883019	14.832074816289024	2945224
2947143	EDA	a low-power self-timed viterbi decoder	2001	-10.008584575164033	14.477079807696251	2947170
2947245	EDA	an adaptive viterbi decoder based on fpga dynamic reconfiguration technology	2004	-10.115860622622376	14.816679535750131	2947272
2947323	HPC	ensuring data durability with increasingly interdependent content	2015	-10.969264827702913	14.551013795466535	2947350
2947840	Theory	robust and probabilistic failure-aware placement	2018	-10.927167983603752	13.58253247822472	2947867
2949525	Arch	rank-modulation rewriting codes for flash memories	2013	-10.690687872377676	14.542796996851006	2949552
2950121	EDA	design and implementation of channel equalizers for block transmission systems	2001	-10.006888654784706	15.01610308803863	2950148
2950272	Embedded	vlsi implementation of a low complexity 4×4 mimo sphere decoder with table enumeration	2013	-10.135795341221158	14.924514549802609	2950299
2950348	Arch	a hybrid rf/baseband precoding processor based on parallel-index-selection matrix-inversion-bypass simultaneous orthogonal matching pursuit for millimeter wave mimo systems	2015	-10.050280152939116	15.072108813066425	2950375
2952881	Arch	constrained codes and signal processing for non-volatile memories	2014	-10.689879431538998	14.650491980070026	2952908
2953314	Arch	retired-page utilization in write-once memory — a coding perspective	2013	-10.53521562800945	14.489856274208453	2953341
2953339	Arch	vlsi implementation of a lattice-reduction algorithm for multi-antenna broadcast precoding	2007	-10.35912716851646	14.874661172413207	2953366
2953364	Graphics	efficient interpolation architecture for soft-decision reed-solomon decoding	2007	-10.697228134623746	14.63064760697178	2953391
2953801	Vision	the differential cordic algorithm: constant scale factor redundant implementation without correcting iterations	1996	-9.306820270352429	13.27827724654412	2953828
2954010	Arch	low delay single symbol error correction codes based on reed solomon codes	2015	-9.528350708101057	14.397391302525387	2954037
2954489	EDA	low complexity sst viterbi decoder	2006	-10.36973413091479	14.852822179051266	2954516
2954760	Arch	a memory-based architecture for fpga implementations of low-density parity-check convolutional decoders	2005	-10.070934550277332	14.934078303026853	2954787
2954858	EDA	an efficient qr decomposition design for mimo systems	2012	-9.645326093206966	14.6175313978234	2954885
2956632	EDA	a reduced-complexity fast algorithm for software implementation of the ifft/fft in dmt systems	2002	-9.774767178624208	14.853211116257928	2956659
2957224	Graphics	efficient floating-point implementation of high-order (n)lms adaptive filters in fpga	2006	-9.189501234511305	14.022655709178286	2957251
2960109	Arch	a reduced-complexity architecture for ldpc layered decoding schemes	2011	-10.106316740014053	14.748827936307707	2960136
2960575	EDA	reduction of power consumption in a viterbi decoder for ofdm-wlan	2007	-10.36545793043852	14.83435974804454	2960602
2961029	Arch	memory efficient implementation of self-corrected min-sum ldpc decoder	2014	-10.39263454523591	14.711960329739187	2961056
2962035	HPC	distributed storage allocation for heterogeneous systems	2013	-10.681070281117867	14.890850751070275	2962062
2962383	EDA	an efficient interpolation-based chase bch decoder	2013	-10.640073500079977	14.78818166631467	2962410
2964293	EDA	memory sharing techniques for multi-standard high-throughput fec decoder	2014	-9.974862411206075	14.96062266897057	2964320
2964878	Arch	a memory access reordering polyphase network for 60 ghz fbmc-oqam baseband receiver	2016	-9.825562587669305	14.889827440366302	2964905
2965924	Robotics	arithmetic unit for computations in gf(p) with the left-shifting multiplicative inverse algorithm	2013	-9.222690966884402	13.300288732544011	2965951
2965954	EDA	the iterative collapse algorithm: a novel approach for the design of long constraint length viterbi decoders. i	1995	-10.053891165378998	14.636877252507244	2965981
2966515	EDA	architecture based on array processors for data-dependent superimposed training channel estimation	2011	-9.951873466775952	15.114442255974732	2966542
2966596	EDA	subquadratic space-complexity digit-serial multipliers over $gf(2^{m})$  using generalized $(a,b)$-way karatsuba algorithm	2015	-9.270815601393645	13.207908618782824	2966623
2967874	Arch	unequal error protection based on dvfs for jscd in low-power portable multimedia systems	2012	-9.902179640222602	14.72749877473556	2967901
2970292	Arch	error floor compensation for ldpc codes using concatenated schemes	2012	-10.31893802851692	14.880547626286091	2970319
2971118	Visualization	vlsi architectures for soft-decision decoding of reed–solomon codes	2004	-10.56994735982879	14.561576145110598	2971145
2971394	EDA	fully coherent shaped offset qpsk demodulator architecture with superior hardware efficiency	2016	-10.231774828741253	15.037409772029214	2971421
2973121	Robotics	asic implementation of high performance radix-8 cordic algorithm	2018	-9.168787167942435	13.573697492081546	2973148
2973818	Arch	area-efficient configurable high-throughput signal detector supporting multiple mimo modes	2012	-10.032272855594867	15.054142387861106	2973845
2974091	DB	proxy-assisted regenerating codes with uncoded repair for distributed storage systems	2018	-11.005608908603657	14.754425301739712	2974118
2975520	HPC	computationally efficient implementation of a hamming code decoder using graphics processing unit	2015	-10.276073178066305	14.721307781377664	2975547
2978131	EDA	exploiting special-purpose function approximation for hardware-efficient qr-decomposition	2017	-9.696191189784312	14.858423393459082	2978158
2979228	Theory	bandwidth adaptive & error resilient regenerating codes with minimum repair bandwidth	2016	-11.003862124920133	14.821297345055404	2979255
2981776	Robotics	a fast cordic algorithm based on a novel angle recoding scheme	2000	-9.34582677064053	13.39007381922441	2981803
2982188	Arch	convolutional coding for seu mitigation	2008	-9.892508714824917	14.418291232084016	2982215
2982468	EDA	high-speed area-efficient versatile reed-solomon decoder design for multi-mode applications	2009	-10.206401831058553	14.649179330858894	2982495
2982516	EDA	low-complexity architecture design for modified wimax low-density parity-check codes	2011	-10.303299341514904	14.749121907470713	2982543
2982989	Embedded	null boundary 90/150 cellular automata for multi-byte error correcting code	2010	-11.085253853752183	14.275946326385473	2983016
2983270	EDA	high-throughput ldpc decoder on low-power embedded processors	2015	-9.529818612188057	15.064416269279294	2983297
2983693	Mobile	reconfigurable multi-standard uplink mimo receiver with partial interference cancellation	2012	-10.113384555748423	15.10285769041283	2983720
2983967	Arch	a fpga and asic implementation of rate 1/2, 8088-b irregular low density parity check decoder	2003	-10.138776660185284	14.721944544327036	2983994
2983979	EDA	duo-binary circular turbo decoder based on border metric encoding for wimax	2008	-10.064022477689196	14.805668056399915	2984006
2985043	Theory	evaluating entropy sources for true random number generators by collision counting	2016	-10.652863233621504	13.243281532890249	2985070
2985150	Embedded	scheduling strategies for non-binary ldpc codes	2009	-11.031232079297444	14.90743269718961	2985177
2986910	NLP	redundant cordic rotator based on parallel prediction	1995	-9.28303103693339	13.287543184547934	2986937
2986911	Arch	on path memory in list successive cancellation decoder of polar codes	2018	-10.580871359929203	14.541450127893755	2986938
2987253	Theory	design of memories with concurrent error detection and correction by nonlinear sec-ded codes	2010	-9.532462049374397	14.214591831502151	2987280
2988612	Visualization	vectorization of the dlms transversal adaptive filter	1994	-9.23811943252762	13.241953231261485	2988639
2989403	ML	low-power fft/ifft vlsi macro cell for scalable broadband vdsl modem	2003	-9.415153735513202	14.890110752058066	2989430
2992051	Arch	arithmetic algorithms for error-coded operands	1973	-9.239461789600659	13.264493395446575	2992078
2992653	Arch	design and analysis of ldpc decoders for software defined radio	2007	-9.941285594617657	15.013359577935846	2992680
2993338	Vision	low-complexity multi-way and reconfigurable cyclic shift network of qc-ldpc decoder for wi-fi/wimax applications	2013	-9.924546944290038	14.757018724429441	2993365
2996148	Networks	pipelined feed-forward cyclic redundancy check (crc) calculation	2006	-9.509379292044637	13.857837239135295	2996175
2996214	EDA	low cost adjacent double error correcting code with complete elimination of miscorrection within a dispersion window for multiple bit upset tolerant memory	2012	-9.546534455532015	14.373458044572684	2996241
2996846	EDA	a low complexity, high speed, regular and flexible reed solomon decoder for wireless communication	2006	-10.052451982788742	14.691986067914927	2996873
2997684	EDA	combinatorial error detection in linear encoders	2015	-10.949863112507597	14.316096399394445	2997711
2998222	HPC	interleaved trellis coded modulation and decoding for 10 gigabit ethernet over copper	2004	-10.086585462056881	14.777086692265751	2998249
2998372	HPC	mapping interleaving laws to parallel turbo decoder architectures	2004	-10.853887463745039	14.869839486931884	2998399
2998490	Robotics	an area-efficient bch codec with echelon scheduling for nand flash applications	2013	-9.710374851403113	14.544173090944312	2998517
2999068	HPC	systolic block householder transformation for rls algorithm with two-level pipelined implementation	1992	-9.239523307518096	13.505935974211047	2999095
2999398	Arch	a novel qpp interleaver for parallel turbo decoder	2013	-9.974795130171543	14.509897467415195	2999425
3000834	Embedded	design and analysis of cost-efficient ifft/fft processor chip for wireless ofdm systems	2010	-9.716779140525293	14.742613266778296	3000861
3003191	Arch	an area-efficient design of variable-length fast fourier transform processor	2008	-9.76750164570192	14.806078967941875	3003218
3004757	EDA	a low-cost built-in error correction circuit design for stt-mram reliability improvement	2013	-9.16877657072117	14.510249579888029	3004784
3005068	EDA	energy efficient turbo decoding for 3g mobile	2001	-10.264961908028598	14.885466403717599	3005095
3005196	Crypto	problems on gaussian normal basis multiplication for elliptic curve cryptosystem	2015	-9.231211663598305	13.415819139077053	3005223
3006360	Visualization	low-complexity tree architecture for finding the first two minima	2015	-10.825933452928837	14.58844876303383	3006387
3007148	Robotics	an error anaylsis of a fft implementation using the residue number system	1978	-9.17316534889783	13.2485848272791	3007175
3007238	EDA	low-latency area-efficient decoding architecture for shortened reed-solomon codes	2012	-10.064176169946832	14.525084757498375	3007265
3008098	Mobile	implementation of a coded modulation for deep space optical communications	2006	-10.312056564625587	14.843141653445427	3008125
3008355	EDA	low-power time deinterleaver for isdb-t receiver	2012	-9.56915436902942	14.87870214868947	3008382
3009842	Crypto	efficient bit serial multiplication using optimal normal bases of type ii in gf (2m)	2002	-9.22802395707447	13.247174938694814	3009869
3010722	Arch	resource and performance evaluations of fixed point qrd-rls systolic array through fpga implementation	2008	-9.896306647176633	15.078211326788717	3010749
3011549	Arch	fpga implementation of a factorization processor for soft-decision reed-solomon decoding	2008	-10.162489840059104	14.47398170404082	3011576
3011946	EDA	design of high-speed viterbi decoders on virtex-6 fpgas	2012	-10.015063505117757	14.722631192284965	3011973
3013171	Robotics	design and vlsi implementation of a concurrent solver for n-coupled least-squares fitting problems	1986	-9.18386136544709	13.206718732463436	3013198
3013219	Arch	design of the (248,216) reed-solomon decoder with erasure correction for blu-ray disc	2005	-9.928709917477523	14.658466664344196	3013246
3014769	Arch	hardware efficient low-latency architecture for high throughput rate viterbi decoders	2008	-10.311557978456543	14.689826717682882	3014796
3015748	Arch	efficient ldpc code design for combating asymmetric errors in stt-ram	2018	-9.499761107228162	14.635300992580275	3015775
3016545	EDA	generalization of an enhanced ecc methodology for low power psram	2013	-9.294181137408216	14.442465814598664	3016572
3016827	ML	interpolation-based chase bch decoder	2014	-10.525184095001068	14.752112662796282	3016854
3017259	EDA	a low power multi-rate decoder hardware for ieee 802.11n ldpc codes	2012	-9.989433612286392	14.770176828780679	3017286
3017401	EDA	all-optical binary to gray code and gray to binary code conversion scheme with the help of semiconductor optical amplifier-assisted sagnac switch	2011	-10.087003402080898	14.133230692473186	3017428
3019180	EDA	efficient implementation of structured long block-length ldpc codes	2015	-10.043037611324033	14.731093680185532	3019207
3020431	Embedded	systolic array processing of the viterbi algorithm	1989	-10.348969770574982	14.574805487475645	3020458
3020873	EDA	area-efficient reed-solomon decoder for 10gbps satellite communication	2011	-9.884661706897417	14.798175579109627	3020900
3021185	Mobile	low-power register-exchange viterbi decoder for high-speed wireless communications	2002	-10.025037173088242	14.589445842582792	3021212
3022722	EDA	fpga based novel high speed daq system design with error correction	2015	-9.51156580549886	15.117994888187413	3022749
3023580	HPC	optimized fast walsh-hadamard transform on gpus for non-binary ldpc decoding	2014	-10.3579888867392	14.70825941881773	3023607
3027169	EDA	low latency check node unit architecture for nonbinary ldpc decoding	2016	-10.65384353921187	14.67495323442684	3027196
3027731	HPC	a reduced routing network architecture for partial parallel ldpc decoders	2011	-10.013744840952953	14.797468412393787	3027758
3027837	Networks	parallel mimo turbo equalization	2011	-10.248162488435261	15.051418556801314	3027864
3027886	HPC	syndrome based check node processing of high order nb-ldpc decoders	2015	-10.643304163705855	14.799955264748736	3027913
3028407	Arch	efficient operation scheduling in successive-cancellation-based polar decoders	2018	-10.58287673513242	14.996310432155992	3028434
3028821	DB	proofs of data possession and pollution checking for regenerating codes	2013	-10.981844550483796	14.453301663410395	3028848
3030284	EDA	fpga implementation of symbol timing synchronization for ofdm systems	2018	-9.923243721051877	14.900813047477644	3030311
3030995	HPC	parallel design for error-resilient entropy coding algorithm on gpu	2013	-10.331955246177596	14.591833269825544	3031022
3032736	ML	le principe de calcul stochastique appliqué au décodage des turbocodes : conception, implémentation et prototypage sur circuit fpga	2011	-10.748035355584062	14.82383459130377	3032763
3035614	Theory	efficient generation of statistically good pseudonoise by linearly interconnected shift registers	1974	-9.80041092011608	13.259528740045226	3035641
3038233	EDA	design and low-complexity implementation of matrix-vector multiplier for iterative methods in communication systems	2015	-9.492985739120448	14.199606107774011	3038260
3038321	HPC	a distributed crc early termination scheme for high throughput qc-ldpc codes	2018	-10.682887691805757	14.834818222207591	3038348
3038378	Arch	low-power design for cell search in w-cdma	2004	-9.653066466507042	14.873902352882931	3038405
3040911	Arch	a truly two-dimensional systolic array fpga implementation of qr decomposition	2009	-9.497791976538117	14.361794916656075	3040938
3041887	Robotics	design and implementation of a belief propagation detector for sparse channels	2011	-10.25443118972436	15.047359787524373	3041914
3042026	Embedded	error model and the reliability of arithmetic operations	2013	-10.694268565251713	14.373788616347447	3042053
3042474	HPC	decoding star code for tolerating simultaneous disk failure and silent errors	2010	-11.004798385311329	14.517507318199813	3042501
3042672	Arch	an efficient memory organization for high-ilp inner modem baseband sdr processors	2010	-9.69038972247916	15.041672458788481	3042699
3046789	Arch	vaca: a high-performance variable-length adaptive crc algorithm	2017	-10.166285596335829	14.614223521115436	3046816
3048594	OS	three-parallel reed-solomon decoder using s-dcme for high-speed communications	2012	-9.486097641848383	13.899500182499231	3048621
3050013	Arch	residue number system to binary converter for the moduli set (2n-1, 2n-1, 2n+1)	2003	-9.246418413576793	13.245564820379418	3050040
3050567	ML	low complexity decoder architecture for low-density parity-check codes	2009	-10.312527769584172	14.614069979778217	3050594
3051424	Networks	algorithm and fpga implementation of interpolation-based soft output mmse mimo detector for 3gpp lte	2014	-10.040147983133252	15.110860263568206	3051451
3052212	Networks	dsp based receiver implementation for ofdm acoustic modems	2012	-10.063052905648457	14.920913785997564	3052239
3053089	HPC	high throughput graphics processing unit based fano decoder	2016	-10.13919568666157	14.96656004353931	3053116
3053960	Arch	a 520k (18900, 17010) array dispersion ldpc decoder architectures for nand flash memory	2016	-10.065627603183227	14.704217336076775	3053987
3054284	Arch	a 6.4g llr/s 8×8 64-qam soft-output mimo detector with lattice reduction preprocessing	2017	-10.193685026266033	15.0656717398618	3054311
3054967	HPC	decoding method for shortened fire codes and its application to vlsi processor	1987	-9.43018530597043	13.415535894217506	3054994
3055026	EDA	soft-decision lcc decoder architecture with n=4 for rs(255,239)	2018	-10.172397806366847	14.678418010202654	3055053
3055700	Embedded	multibit correcting data interface for fault-tolerant systems	1993	-10.470185400411511	13.961780141681896	3055727
3057125	HPC	architecture and vlsi realization of a high-speed programmable decoder for ldpc convolutional codes	2008	-10.054620575870796	14.839369838029935	3057152
3057482	Embedded	faulty node detection in distributed systems using bch code	2013	-10.903376857269347	14.807297729273555	3057509
3058370	Arch	high-throughput decoding of block turbo codes on graphics processing units	2017	-10.247264182780686	14.756199334880106	3058397
3058481	HPC	soft information for ldpc decoding in flash: mutual-information optimized quantization	2011	-10.135834802924581	14.603396500549808	3058508
3059442	HPC	optimization of low-density parity check decoder performance for opencl designs synthesized to fpgas	2017	-9.993307873095503	14.853208034124668	3059469
3060161	Arch	febre: a fast and efficient bit-flipping reduction technique to extend pcm lifetime	2017	-9.638469652545485	14.403190663956375	3060188
3060241	EDA	extending 3-bit burst error-correction codes with quadruple adjacent error correction	2018	-9.535239106189836	14.432480438163648	3060268
3061613	Arch	implementation of sparse superposition codes	2017	-10.252436819635264	14.74828434275264	3061640
3064898	Arch	an ultra high-speed reed-solomon decoder	2005	-9.880819452248137	14.676026953996955	3064925
3066563	Crypto	a 223mbps fpga implementation of (10240, 5120) irregular structured low density parity check decoder	2008	-10.10247756917636	14.751148772734087	3066590
3068786	Theory	isomorphism between linear codes and arithmetic codes for safe data processing in embedded software systems	2014	-10.637639675960855	14.169462958063393	3068813
3070198	HPC	high-throughput turbo decoder using pipelined parallel architecture and collision-free interleaver	2012	-9.957497531891649	15.097414126235185	3070225
3071093	EDA	a multi-objective genetic algorithm for on-chip real-time optimisation of word length and power consumption in a pipelined fft processor targeting a mc-cdma receiver	2005	-9.45335624398837	14.415375962222884	3071120
3071719	Arch	ttcn: a new approach for low-power split-row ldpc decoders	2015	-10.250195912138837	14.652232374359944	3071746
3072646	EDA	block-ldpc: a practical ldpc coding system design approach	2005	-10.721761402669252	14.843914104234694	3072673
3074173	Arch	design of a self checking reed solomon encoder	2005	-9.596193224802462	14.188136454069056	3074200
3074317	EDA	low-power multicore processor design with reconfigurable same-instruction multiple process	2014	-9.66559932375506	14.822298473533523	3074344
3075077	Arch	efficient vlsi architecture for soft-decision decoding of reed–solomon codes	2008	-10.467716794969263	14.372433672585206	3075104
3075581	Networks	fast polar decoders: algorithm and implementation	2014	-11.034815210485089	14.91615573927116	3075608
3075872	Arch	secrecy capacity of heterogeneous distributed storage systems	2014	-10.922594071573632	15.043319072605849	3075899
3076432	Logic	architectural tradeoffs for survivor sequence memory management in viterbi decoders	1993	-10.089078521623604	14.434131487620439	3076459
3077938	Embedded	clockless stochastic decoding of low-density parity-check codes	2012	-10.258615155542703	14.705780480959213	3077965
3080719	EDA	bit manipulation accelerator for communication systems digital signal processor	2005	-9.886898879313286	14.642691783321093	3080746
3080772	Theory	a new hybrid coding scheme: homomorphic minimum bandwidth repairing codes	2017	-11.029365398916406	14.564181980003886	3080799
3082079	HPC	implementation of a high throughput 3gpp turbo decoder on gpu	2011	-10.200252718060346	14.917157890639222	3082106
3085410	HPC	parallel stack decoding for mimo schemes	2009	-10.523290973229486	14.934380434945526	3085437
3085787	EDA	a dual-rate ldpc decoder for china multimedia mobile broadcasting systems	2010	-9.978737033571472	14.782672921431713	3085814
3087368	EDA	a hardware gaussian noise generator using the box-muller method and its error analysis	2006	-9.751428377815392	14.619752449212225	3087395
3088221	Arch	pipelined belief propagation polar decoders	2016	-10.404310539606618	14.653146873902262	3088248
3089230	HPC	high-throughput multi-core ldpc decoders based on x86 processor	2016	-10.221239171762617	14.818459706591678	3089257
3089513	Arch	a low latency and area efficient fft processor for massive mimo systems	2017	-9.667000654764239	14.813993393298704	3089540
3091889	Arch	a high-throughput programmable decoder for ldpc convolutional codes	2007	-10.131172426250991	14.910537959454233	3091916
3093066	Arch	a hybrid multimode bch encoder architecture for area efficient re-encoding approach	2015	-9.86640206225728	14.409712193615483	3093093
3093103	Arch	fast fourier transforms using the complex logarithmic number system	2003	-9.291819489875794	13.344710760368194	3093130
3093907	Embedded	a 45nm 6b/cell charge-trapping flash memory using ldpc-based ecc and drift-immune soft-sensing engine	2013	-9.822028010367612	14.473886175004306	3093934
3095466	Arch	"""comments on """"extend orthogonal latin square codes for 32-bit data protection in memory applications"""" microelectron. reliab. 63 278-283 (2016)"""	2017	-11.097719080240944	14.194449283383396	3095493
3096699	Logic	efficient residue arithmetic based parallel fixed coefficient fir filters	2008	-9.167118079900176	13.396019579172863	3096726
3098473	Arch	multi-split-row threshold decoding implementations for ldpc codes	2009	-10.174315308012336	14.780017922234206	3098500
3098552	OS	correcting two deletions and insertions in racetrack memory	2017	-10.70953428147911	14.296123194602847	3098579
3099120	HPC	joint graph-decoder design of ira codes on scalable architectures [ldpc codes]	2004	-10.621064682966232	14.886510182537794	3099147
3099129	HPC	an idd receiver of ldpc coded modulation scheme for flash memory applications	2016	-10.498466899278938	14.84915321718432	3099156
3100267	EDA	quad-level bit-stream signal processing on fpgas	2008	-9.455291662176569	14.444998131183464	3100294
3100843	EDA	embedded high-speed bch decoder for new-generation nor flash memories	2009	-9.993756134984856	14.477191862781947	3100870
3101110	HPC	a parallel collaborative sphere decoder for a mimo communication system	2014	-10.582912979131667	15.007019398953581	3101137
3101418	Arch	multi-level memory systems using error control codes	2004	-9.724878451078704	14.455918510841222	3101445
3101749	HPC	buffer map message compression based on relevant window in p2p streaming media system	2011	-10.936471710887725	14.024136924741747	3101776
3103159	Mobile	a bit-streaming, pipelined multiuser detector for wireless communication receivers	2001	-10.142004435061727	15.09858499184182	3103186
3104095	EDA	a new vlsi 2-d diagonal-symmetry filter architecture design	2008	-9.230738006989483	13.586922480933294	3104122
3104416	Arch	two-parallel concatenated bch super-fec architecture for 100-gb/s optical communications	2009	-9.976062721334724	14.877890948633285	3104443
3104926	Arch	asip decoder architecture for convolutional and ldpc codes	2009	-10.014939650083397	14.888677172005071	3104953
3105422	Arch	complexity evaluation of a re-configurable butterfly with fpga for software radio systems	2007	-9.216917666958494	14.965283645421678	3105449
3105677	EDA	automatic generation of decomposition based matrix inversion architectures	2008	-9.469739973351308	15.006447238558508	3105704
3106758	Arch	lms bit stream adaptive filter design	2008	-9.464297572084824	14.1172881052586	3106785
3107274	HPC	massive parallel ldpc decoding on gpu	2008	-10.336008877871858	14.812594198840744	3107301
3108302	HPC	implementation and performance of parallellised turbo decoders	2011	-10.889094168422645	14.863169911278446	3108329
3108820	Arch	efficient vlsi implementation of fft for orthogonal frequency division multiplexing applications	2014	-9.57144531764188	14.642050773594244	3108847
3109101	Arch	improving flash memory reliability with dynamic thresholds: signal processing and coding schemes	2012	-9.98490194908878	14.586265308601606	3109128
3109839	EDA	implementation of a pipeline division-free mmse mimo detector that support soft-input and soft-output	2017	-9.975381246203488	14.901167618820336	3109866
3110165	Arch	semi-iterative analog turbo decoding	2006	-9.92917397563146	14.634916307950125	3110192
3110854	Arch	an efficient parallelization technique for high throughput fft-asips	2006	-9.628013649306023	15.00961143617528	3110881
3112519	HPC	quasi-cyclic minimum storage regenerating codes for distributed data compression	2011	-11.05976080863978	14.64430936851791	3112546
3114892	EDA	high-speed parallel crc circuits in vlsi	1992	-9.748500288317203	14.722952324790779	3114919
3115237	Arch	crc error correction for energy-constrained transmission	2015	-10.708251148948502	15.037045588373802	3115264
3115410	EDA	on the fixed-point analysis and architecture design of fft algorithms	2007	-9.311265638487052	13.205230699105213	3115437
3116073	Arch	rber aware multi-sensing for improving read performance of 3d mlc nand flash memory	2018	-9.207846691532689	14.645362459129732	3116100
3116268	Vision	householder cordic algorithms	1995	-9.313481571653837	13.247578900644788	3116295
3117909	EDA	design alternatives for parallel saturating multioperand adders	2001	-9.480785303184511	14.315196413486571	3117936
3118556	Theory	systematic erasure codes with optimal repair bandwidth and storage	2017	-11.087455588422378	14.475146804568055	3118583
3119033	EDA	design and realization of variable digital filters for software-defined radio channelizers using an improved coefficient decimation method	2016	-9.461233261879237	14.39709342991757	3119060
3119682	Arch	a 3.46 gb/s (9141,8224) ldpc-based ecc scheme and on-line channel estimation for solid-state drive applications	2015	-10.10733459556778	14.728112153317822	3119709
3120455	NLP	efficient encoding? decoding circuitry for systematic unidirectional error-detecting codes	1991	-10.612040312278086	13.865497585786654	3120482
3121570	ML	straggler mitigation in distributed optimization through data encoding	2017	-10.913546798722685	14.431663977754534	3121597
3122324	EDA	non-binary ldpc decoders design for maximizing throughput of an fpga implementation	2016	-10.099373071782997	14.439950645002366	3122351
3125704	Theory	a new class of array codes for memory storage	2011	-10.61468695664208	14.176345078437938	3125731
3127111	Arch	analog decoding of trellis coded modulation for multi-level flash memories	2008	-9.97705866520991	14.634310761020775	3127138
3127584	Theory	a cost/ speed/ reliability trade-off in erasing a bit	2014	-11.057957521381624	14.403695187265425	3127611
3127774	Theory	area-efficient parallel syndrome generators for linear block codes	2014	-9.302899517774508	13.902671403690634	3127801
3131635	Embedded	caa decoder for cellular automata based byte error correcting code	1996	-10.427300219110013	14.131590144235842	3131662
3131878	EDA	canonic real-valued radix-2n fft computations	2015	-9.20377054442843	13.313094363606037	3131905
3132078	Mobile	dynamic wordlength calibration to reduce power dissipation in wireless ofdm systems	2010	-9.855145876163087	14.923445628612782	3132105
3132156	EDA	area-optimized fully-flexible bch decoder for multiple gf dimensions	2018	-10.46796502810625	14.64470956786509	3132183
3134611	EDA	fpga design and implementation of a low-power systolic array-based adaptive viterbi decoder	2005	-9.99796939542236	14.635426599789099	3134638
3135319	Theory	general linear codes for fault-tolerant matrix operations on processor arrays	1988	-10.424733183843808	13.867683868608902	3135346
3137381	EDA	vlsi architectures for layered decoding for irregular ldpc codes of wimax	2007	-10.184270501204377	14.932814869279303	3137408
3137545	Arch	two bit-level pipelined viterbi decoder for high-performance uwb applications	2008	-9.869917673753443	14.747481835696325	3137572
3137613	HPC	dynamic single node failure recovery in distributed storage systems	2017	-10.97715673092668	14.637463077749091	3137640
3139847	Theory	generalized piggybacking codes for distributed storage systems	2016	-11.063851602332633	14.815264507098535	3139874
3141262	Embedded	a new solution based on multi-rate ldpc for flash memory to reduce ecc redundancy	2015	-9.611151731857962	14.626321581865218	3141289
3141272	EDA	an fpga design space exploration tool for matrix inversion architectures	2008	-9.308892379341456	14.946238799575493	3141299
3142782	EDA	low latency ifft design for 3gpp lte	2016	-9.703769873945856	14.870508748190865	3142809
3144824	Arch	high throughput low energy fec/arq technique for short frame turbo codes	2000	-10.630193092155267	14.90576630440466	3144851
3145935	Theory	compact constant weight coding engines for the code-based cryptography	2017	-10.494848480988953	14.056523585180265	3145962
3146899	HPC	a code design framework for multi-rack distributed storage	2014	-10.952217545895056	14.771817204809231	3146926
3147289	Visualization	design of parallel tomlinson–harashima precoders	2008	-9.616049249631788	14.491700621864867	3147316
3152896	Arch	turbo decoder using contention-free interleaver and parallel architecture	2010	-10.078194123626293	14.730883980050006	3152923
3153439	Theory	on the relation of random grid, probabilistic and deterministic visual cryptography	2013	-10.546760019382043	13.458787929423295	3153466
3155248	HPC	distributed storage with compressed (1 out-of n) codes	2007	-10.888757588460347	14.420188996733842	3155275
3155777	Crypto	a lookup table decoding of systematic (47, 24, 11) quadratic residue code	2009	-10.979411937800355	14.070965657556133	3155804
3159924	Visualization	error correction in redundant residue number systems	1972	-9.5889865414695	13.359065814112235	3159951
3160282	HPC	gpu accelerated gigabit level bch and ldpc concatenated coding system	2017	-10.425688252110199	15.03338066237604	3160309
3160302	AI	content-assisted file decoding for nonvolatile memories	2012	-10.719505711178401	14.453902577157452	3160329
3161334	Arch	power efficient architecture for (3,6)-regular low-density parity-check code decoder	2004	-10.166570937552107	14.869336980285249	3161361
3162321	Metrics	error-prediction ldpc and error-recovery schemes for highly reliable solid-state drives (ssds)	2013	-9.301939203552369	14.612259684560799	3162348
3163055	Embedded	towards green distributed storage systems	2015	-10.761956387392377	15.024393026842413	3163082
3164925	Robotics	optimized 8-level turbo encoder algorithm and vlsi architecture for lte	2011	-10.423234426905806	14.818819458894485	3164952
3165203	Arch	an interleaver implementation for the serially concatenated pulse-position modulation decoder	2006	-10.26830524376343	14.876244872065067	3165230
3165545	EDA	a high throughput unified svd/qrd precoder design for mimo ofdm systems	2015	-9.830735186061489	14.831175381775846	3165572
3165932	EDA	concurrent error detection for orthogonal latin squares encoders and syndrome computation	2013	-9.691890434036473	14.280526185175647	3165959
3166596	Visualization	a novel reduced-complexity soft-input soft-output mmse mimo detector: algorithm and efficient vlsi architecture	2014	-10.112552503487588	15.062368163416462	3166623
3167421	Arch	low-latency memory-efficient 150-mbps turbo fec encoder and decoder	2007	-10.24672770619515	15.088109067993514	3167448
3167695	Arch	parallel decoding of turbo codes using multi-point trellis termination and collision-free interleavers	2009	-10.632226810393268	14.923206540456308	3167722
3168275	OS	architectures for the implementation of a ofdm-wlan viterbi decoder	2008	-9.871059077447896	14.956251830013022	3168302
3168643	EDA	design of antenna-configurable mimo detector with high speed sorting architectures	2012	-10.116555804544804	14.978971907687106	3168670
3171524	Arch	analog slice turbo decoding	2005	-9.8941089963985	14.593141911529331	3171551
3173485	EDA	power-efficient implementation of turbo decoder in sdr system	2004	-9.912208945274953	14.975536301182284	3173512
3177750	Robotics	modified maximum a posteriori decoder architecture for low-power consumption	2013	-9.920016891537069	14.50158807632693	3177777
3177928	HPC	real-number codes for bault-tolerant matrix operations on processor arrays	1990	-10.7581881044579	14.001578511456009	3177955
3178999	HPC	a high throughput efficient approach for decoding ldpc codes onto gpu devices	2014	-10.34342655321756	14.816593432729144	3179026
3179278	Arch	network-on-chip-centric approach to interleaving in high throughput channel decoders	2005	-10.419953708556141	14.749532269392764	3179305
3179687	HPC	an ldpc decoder with snr information	2013	-10.213035941171276	14.801830436511214	3179714
3180000	Networks	flexible implementation of a wcdma rake receiver	2005	-9.72952989894824	15.011240079551847	3180027
3180373	HPC	hardware design of a low complexity, parallel interleaver for wimax duo-binary turbo decoding	2008	-9.99740036723911	14.976322324699275	3180400
3180709	EDA	efficient fixed-point implementation of linear equalization for cooperative mimo systems	2009	-10.039271370378174	15.094712738863628	3180736
3182111	Arch	implementation of folded sliding block viterbi decoders for mb-ofdm uwb communication system	2007	-9.965519346711067	15.078627543553955	3182138
3182500	EDA	on the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods	2005	-9.579689224063145	14.331450131314735	3182527
3182810	EDA	reduced-complexity trellis min-max decoder for non-binary ldpc codes	2018	-10.154309266628843	14.701430933038845	3182837
3182888	EDA	fixed cycle huffman decoding instruction for multi-format decoder	2014	-9.623838108716317	14.30857285948644	3182915
3184331	EDA	low cost lstm implementation based on stochastic computing for channel state information prediction	2018	-10.194485637700042	14.623950211699311	3184358
3186465	HPC	decoder design for rs-based ldpc codes	2009	-10.092132387305664	14.624445915461461	3186492
3189120	Embedded	asymmetric regenerating codes for heterogeneous distributed storage systems	2018	-10.832837229499589	14.982825646847695	3189147
3189708	HPC	adaptive multiset stochastic decoding of non-binary ldpc codes	2013	-10.220271916616065	14.701251623497171	3189735
3193069	HPC	efficient coding schemes for fault-tolerant parallel filters	2015	-9.222021302022316	13.875820121461336	3193096
3194466	Crypto	a cryptanalysis of clock-controlled shift registers with multiple steps	1995	-10.972628430583482	13.240597726670547	3194493
3195131	HPC	on error-correction performance and implementation of polar code list decoders for 5g	2017	-10.38385416744278	14.883064302338976	3195158
3197717	Embedded	noise modeling and capacity analysis for nand flash memories	2014	-10.156874387852767	14.68650343289422	3197744
3199325	Networks	parallel and pipelined vlsi implementation of a staged decoder for bcm signals	1995	-10.088021910461212	14.721298146663845	3199352
3199478	EDA	fast low-complexity triple-error-correcting bch decoding architecture	2018	-9.198052352012548	13.712236215447636	3199505
3200446	HPC	implementation of a 2×2 mimo-ofdm receiver on an application specific processor	2009	-9.802286717550784	15.057555750688785	3200473
3200504	Theory	pipelined cordic processors for generating gaussian random numbers	1999	-9.589682833658124	13.345391581475058	3200531
3201117	Embedded	a reusable ip fft core for dsp applications	2004	-9.4078446667072	15.116761413376071	3201144
3201462	OS	bch and ldpc error correction codes for nand flash memories	2016	-10.555853868052443	14.368172066882165	3201489
3201697	Arch	a class of sec-ded-daec codes derived from orthogonal latin square codes	2015	-9.499586205266091	14.38025583589426	3201724
3201720	Robotics	combined interpolation architecture for soft-decision decoding of reed-solomon codes	2008	-10.616377036378868	14.608876480912581	3201747
3201933	EDA	sdr structure based cfo estimation and compensation circuit for ofdm systems using reconfigurable cordic fpga modules	2010	-9.75247771331919	14.828724673671994	3201960
3202991	OS	gen03-6: investigation of error floors of structured low-density parity-check codes by hardware emulation	2006	-10.591072101942858	14.870913301066055	3203018
3203160	Logic	a formal verification method of error correction code processors over galois-field arithmetic	2016	-9.87745110108574	13.900305232393306	3203187
3205753	Arch	a generic scalable architecture for min-sum/offset-min-sum unit for irregular/regular ldpc decoder	2010	-9.90335361994255	14.463598075310369	3205780
3206022	HPC	tc: throughput centric successive cancellation decoder hardware implementation for polar codes	2016	-10.242312068087127	14.769913431701152	3206049
3208448	EDA	architecture and fpga-implementation of a high throughput k+-best detector	2011	-10.109769000192237	15.086467146280727	3208475
3208600	Robotics	efficient qr decomposition using low complexity column-wise givens rotation (cgr)	2014	-9.571561555807609	14.147865353118286	3208627
3208604	Visualization	design and implementation of a parallel turbo-decoder asic for 3gpp-lte	2011	-9.934042388115962	15.079513554114067	3208631
3209728	EDA	synchronization for qdpsk —costas loop and gardner algorithm using fpgas	2014	-9.207164150499072	14.552546936652506	3209755
3210158	Arch	high-performance iterative bch decoder architecture for 100 gb/s optical communications	2013	-10.035769557501023	14.8756667804134	3210185
3212309	Robotics	a flexible high-throughput hardware architecture for a gaussian noise generator	2011	-9.704418389827364	14.002606890117553	3212336
3212345	HPC	high-throughput block turbo decoding: from full-parallel architecture to fpga prototyping	2009	-10.025507894992801	14.974787431154315	3212372
3215101	Arch	a systolic architecture of a sequential monte carlo-based equalizer for frequency-selective mimo channels	2008	-9.99946802477183	14.781804417771074	3215128
3215243	EDA	parallel reconfigurable decoder architectures for rotation ldpc codes	2010	-9.991679828719855	14.103021084262624	3215270
3215897	Arch	rate-compatible and high-throughput architecture designs for encoding ldpc codes	2017	-10.321969578970853	14.891307822709498	3215924
3217089	Arch	parallel encoders for low-density parity-check convolutional codes	2006	-10.41921201945044	14.824004683116016	3217116
3218620	EDA	using associative memories in coding theory for communication channels	2012	-10.860241246699626	14.073440406078848	3218647
3218776	Arch	implementation of a full duplex 2.4 kbps lpc vocoder on a single tms-320 microprocessor chip	1984	-9.256145476958366	14.677294020886988	3218803
3219559	EDA	a 3gb/s 2.08mm2 100b error-correcting bch decoder in 0.13µm cmos process	2013	-9.93968495680776	14.686767249525984	3219586
3219880	Theory	low complexity bit-parallel finite field arithmetic using polynomial basis	1999	-9.365572723572832	13.207544371620376	3219907
3220404	Vision	toward realtime side information decoding on multi-core processors	2010	-10.625911003737574	14.728667383657458	3220431
3220576	Arch	repairing multiple failures with coordinated and adaptive regenerating codes	2011	-10.928025450780929	14.821562910813869	3220603
3220976	EDA	novel mimo detection algorithm for high-order constellations in the complex domain	2013	-10.025323365632024	14.828941214006743	3221003
3222396	EDA	a 2.22 gbps high-throughput nb-ldpc decoder in 65nm cmos with aggressive overlap scheduling	2018	-10.075280383177088	14.822710824843938	3222423
3222622	EDA	system-level modeling and multi-objective evolutionary design of pipelined fft processors for wireless ofdm receivers	2007	-9.397427205308103	14.317645604350787	3222649
3224874	Visualization	optimized cell programming for flash memories with quantizers	2012	-10.304270343677574	14.424160474348062	3224901
3228185	Vision	redundant and on-line cordic: application to matrix triangularization and svd	1990	-9.318051971884714	13.213590683646311	3228212
3228460	HPC	unfairness correction in p2p grids based on residue number system of a special form	2017	-9.765297445586427	13.70524462406879	3228487
3230252	EDA	architectural techniques for eliminating critical feedback paths	1991	-9.772040217841422	14.768640394232055	3230279
3230364	EDA	memory conflict analysis and interleaver design for parallel turbo decoding supporting hspa evolution	2009	-10.03010025878752	14.940705574134286	3230391
3232197	EDA	architecture and design methodology for structured ldpc decoder	2007	-10.734788157101898	14.861108743521722	3232224
3232807	Robotics	an improved split-row threshold decoding algorithm for ldpc codes	2009	-10.535755992711687	14.732290114831581	3232834
3233645	Arch	new path history management circuits for viterbi decoders	2000	-10.246024011766306	14.047354005129616	3233672
3234697	Arch	using rrns codes for cluster faults tolerance in hybrid memories	2009	-9.499794175847514	14.297946107745695	3234724
3234867	Arch	vlsi architecture for 4×4 16-qam v-blast decoder	2006	-9.92318123332891	14.827087638148527	3234894
3235106	EDA	area-time efficient self-checking alu based on scalable error detection coding	2013	-9.47802093982788	13.985728032489224	3235133
3235463	Theory	new double-byte error-correcting codes for memory systems	1998	-10.559958358605016	14.195464282352841	3235490
3238679	Robotics	providing flexibility in a convolutional encoder	2003	-10.131844725255528	14.900803601661249	3238706
3239992	ML	design of low-floor quasi-cyclic ira codes and their fpga decoders	2007	-10.738160883841255	14.842104248421734	3240019
3242361	EDA	fpga implementation of a wideband gaussian random number generator with low resource utilization	2017	-9.911129269703213	14.816505562369349	3242388
3242755	Vision	cordic architectures with parallel compensation of the scale factor	1995	-9.235852521874778	13.443770512753188	3242782
3243020	Visualization	design method for 2-channel signal word decomposed filters with minimum output error and their effective vlsi implementation	2005	-9.269221856429443	13.545580141583455	3243047
3243460	Robotics	a high-throughput reconfigurable viterbi decoder	2011	-9.959599086759438	15.045340733117007	3243487
3245753	Arch	fpga architecture of multi-codeword ldpc decoder with efficient bram utilization	2016	-10.321891200904348	14.694626596685774	3245780
3245929	HPC	how gpus can outperform asics for fast ldpc decoding	2009	-10.269343375933488	14.710892168113409	3245956
3247356	Theory	low space complexity crt-based bit-parallel gf(2n) polynomial basis multipliers for irreducible trinomials	2015	-9.169405594457844	13.36950953749157	3247383
3248855	EDA	ultra low power qc-ldpc decoder with high parallelism	2011	-10.121536077247988	14.854255688660029	3248882
3249031	EDA	saturated min-sum decoding: an “afterburner” for ldpc decoder hardware	2016	-10.434732214866116	14.839927632664025	3249058
3251288	EDA	implementation of para-cordic algorithm and its applications in satellite communication	2009	-9.318567317049316	14.056765419878662	3251315
3252343	Mobile	redundant residue number system based fault tolerant architecture over wireless network	2016	-10.91257230350258	14.753518430013447	3252370
3254326	HPC	dynamic bitstream length scaling energy effective stochastic ldpc decoding	2015	-10.286542836869923	14.782639964078575	3254353
3256157	DB	accelerating extended hamming code decoders on graphic processing units for high speed communication	2014	-10.640429088294727	14.922242520765062	3256184
3258609	EDA	asic design of a generalized covariance matrix processor for doa algorithms	1994	-9.520705790232466	13.503691443135985	3258636
3258928	Visualization	decoding of dbec-tbed reed-solomon codes	1987	-10.168203728990292	14.280756585314204	3258955
3259479	EDA	pres: pseudo-random encoding scheme to increase the bit flip reduction in the memory	2015	-9.792637497098736	14.412924690963544	3259506
3259890	HPC	an fpga implementation of (3, 6)-regular low-density parity-check code decoder	2003	-10.472634840435564	14.838314102712	3259917
3261448	Security	a collusion-secure fingerprinting code reduced by chinese remaindering and its random-error resilience	2001	-10.973949720627422	15.058646129147355	3261475
3262080	EDA	a cost efficient ldpc decoder for dvb-s2	2009	-10.16978862600824	14.812913360801591	3262107
3262546	EDA	an efficient multi-rate ldpc-cc decoder with layered decoding algorithm	2013	-9.977515334285279	14.822369184595251	3262573
3263591	Mobile	high-throughput and area-efficient mimo symbol detection based on modified dijkstra's search	2010	-10.213570385184953	15.003620082184215	3263618
3263823	Arch	improved bus-shift coding for low-power i/o	2015	-9.765540316058676	14.450854758299242	3263850
3266312	Arch	design of an area-efficient and low-power noc architecture using a hybrid network topology	2008	-9.657117820309765	14.814006937394355	3266339
3266750	EDA	parallel lookahead algorithms for pruned interleavers	2009	-10.66744388840858	14.760231152217688	3266777
3267547	EDA	implementation of a near-optimal detector for spatial modulation mimo systems	2016	-10.038495486429067	14.96490728999655	3267574
3268722	HPC	performance analysis of parallel frame synchronization scheme in sdh systems	1997	-9.354790210053416	14.985905515934864	3268749
3269425	EDA	hardware designs for function evaluation and ldpc coding	2004	-9.549045951231346	13.976335350686126	3269452
3269774	Arch	new architecture for high data rate turbo decoding of product codes	2002	-10.162414696559667	14.775617776957144	3269801
3270963	EDA	efficient codec designs for crosstalk avoidance codes based on numeral systems	2011	-9.948230990623047	14.413984922118646	3270990
3271730	EDA	a write-reducing and error-correcting code generation method for non-volatile memories	2014	-10.003498980413662	14.404989804144115	3271757
3273913	Arch	a hardware gaussian noise generator for channel code evaluation	2003	-9.605842344217425	14.286673260968284	3273940
3274656	Theory	generalized optimal storage scaling via network coding	2018	-11.01190379542767	14.698706799807415	3274683
3274872	EDA	a fully parallel ldpc decoder architecture using probabilistic min-sum algorithm for high-throughput applications	2014	-10.072917840483486	14.721708014058716	3274899
3275012	HPC	reconfigurable shuffle network design in ldpc decoders	2006	-10.347987640099797	14.745715752424646	3275039
3275467	Visualization	a parallel-in folding technique for high-order fir filter implementation	2006	-9.289465959582753	14.312961724706788	3275494
3276071	Embedded	characterization of low power radiation-hard reed-solomon code protected serializers in 65-nm for hep experiments electronics	2015	-9.674969382028252	14.661656641086168	3276098
3277398	EDA	retimed decomposed serial berlekamp-massey (bm) architecture for high-speed reed-solomon decoding	2008	-9.67799875236204	14.560782666308038	3277425
3278522	Arch	vlsi architectural design tradeoffs for sliding-window log-map decoders	2005	-10.32579018022173	14.971716090800376	3278549
3279145	HPC	evaluation of the hardware complexity of the admm approach for ldpc decoding	2016	-10.812379265977492	14.797286704286785	3279172
3279695	EDA	efficient kötter-kschischang decoder architectures for noncoherent error control in random linear network coding	2012	-10.983529791482253	14.647850488777527	3279722
3279777	EDA	design of stochastic viterbi decoders for convolutional codes	2013	-10.118759866703488	14.55428018326833	3279804
3281138		high-performance programmable siso decoder vlsi implementation for decoding turbo codes	2001	-10.067716891286716	14.665393349468866	3281165
3283117	EDA	a low-power 64-point fft/ifft design for ieee 802.11a wlan application	2006	-9.33693877229342	14.497702601511126	3283144
3283472	Crypto	turbo decoding of product codes for gigabit per second applications and beyond	2006	-9.976630008284506	14.754977903315597	3283499
3285927	HPC	a configurable distributed systolic array for qr decomposition in mimo-ofdm systems	2013	-9.909635352555387	15.03106851729717	3285954
3287102	OS	decentralized coding algorithm in data centric storage for wireless sensor networks	2013	-10.842789143299754	14.819804907041275	3287129
3288611	Theory	a nonalgorithmic maximum likelihood decoder for trellis codes	1993	-10.702455931803463	14.23758087863233	3288638
3290383	SE	a multi-bit binary arithmetic coding technique	2000	-10.304010125065217	13.547751248707915	3290410
3291013	EDA	fpga implementation of a 10 gs/s variable-length fft for ofdm-based optical communication systems	2019	-9.815457244836775	15.106949682304714	3291040
3292332	Arch	ultra-fast error correction and detection for low-latency storage applications with emerging memories	2018	-9.329633151143355	14.454571640489199	3292359
3292477	Arch	versatile graphs for tail-biting convolutional codes	2008	-10.610148233675178	14.163680651073498	3292504
3293467	EDA	low-power high-throughput bch error correction vlsi design for multi-level cell nand flash memories	2006	-9.829104890660712	14.652882523046989	3293494
3293793	Embedded	simple instructions which enhance the error control capabilities of a programmed communications processor	1964	-10.467193034210725	14.134533633252074	3293820
3294034	Arch	vlsi implementation of a scalable pipeline mmse mimo detector for a 4×4 mimo-ofdm receiver	2011	-10.106059144943279	15.095703010129304	3294061
3294151	Arch	a complete pipelined mmse detection architecture in a 4x4 mimo-ofdm receiver	2008	-9.937530473541349	14.963670696813226	3294178
3295479	ML	an efficient in-place vlsi architecture for viterbi algorithm	2003	-10.059353706851734	14.593307836829364	3295506
3296575	Theory	selfish unsplittable flows: algorithms for pure equilibria	2008	-10.329669543191212	13.90212720824241	3296602
3298890	EDA	an architecture for integrating low complexity and reconfigurability for channel filters in software defined radio receivers	2007	-9.412673538826727	14.39188634846792	3298917
3299050	EDA	on mismatch errors in analog-vlsi error correcting decoders	2001	-10.065003018342367	14.553376857069928	3299077
3299400	EDA	tensor product and perfect shuffling for bit matrix transpose: bit-interleaver for sdr dvb-t2	2014	-9.915982983141417	14.974591130554785	3299427
3299464	EDA	low-complexity shift-ldpc decoder for high-speed communication systems	2008	-10.038672830250011	14.748077764062328	3299491
3299629	HPC	a contention-free memory subsystem for 5g turbo decoder with flexible degree of parallelism	2015	-10.232609335910896	14.805272254659355	3299656
3299891	EDA	high-throughput one-channel rs(255,239) decoder	2018	-9.879295715612944	14.678654818121595	3299918
3301442	HPC	serial block processing for multi-code wcdma frequency domain equalization	2005	-10.042087690914297	15.0949903351717	3301469
3302349	Robotics	a state-serial viterbi decoder architecture for digital radio on fpga	2005	-9.616614145756117	15.068247539594426	3302376
3302684	Mobile	efficient implementation of iterative multi-input-multi-output orthogonal frequency-division multiplexing receiver using minimum-mean-square error interference cancellation	2014	-9.967916317932428	14.982923399539075	3302711
3304019	HPC	multi-rack regenerating codes for hierarchical distributed storage systems	2018	-10.85746272419142	14.927748011322164	3304046
3304253	Arch	a sign-bit auto-correlation architecture for fractional frequency offset estimation in ofdm	2010	-10.057218839303532	15.096330231311187	3304280
3305166	Arch	strength-reduced parallel chien search architecture for strong bch codes	2008	-10.171798337020894	14.470612575129488	3305193
3305705	DB	a novel hardware-oriented decoding algorithm for non-binary ldpc codes	2012	-10.262490959381113	14.193265435660539	3305732
3306172	EDA	implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture	2007	-9.960473892722524	14.823051912624813	3306199
3307966	Mobile	high-throughput soft-output mimo detector based on path-preserving trellis-search algorithm	2012	-10.15597779672246	14.96068514946054	3307993
3308592	Arch	refresh-free dynamic standard-cell based memories: application to a qc-ldpc decoder	2015	-9.923741647855454	14.734059142295795	3308619
3311459	EDA	a 3μw 500 kb/s ultra low power analog decoder with digital i/o in 65 nm cmos	2013	-10.025929757036529	14.882426254989646	3311486
3312417	Embedded	decentralized minimum-cost repair for distributed storage systems	2013	-10.824536356103254	14.994988652669894	3312444
3312429	EDA	low complexity reconfigurable complex filters for papr reduction of ofdm signals: analysis, design and fpga implementation	2018	-9.93282868963917	15.105371170384915	3312456
3313404	EDA	design and implementation of an optical ofdm baseband receiver in fpga	2012	-9.816553937250404	15.04897099099916	3313431
3314630	EDA	a power efficient reconfigurable max-log-map turbo decoder for wireless communication systems	2005	-10.093301428736833	14.975315552322085	3314657
3315062	Arch	parallel implementation of dpcm decoding for smp systems	2008	-9.92735182578968	13.730022303968475	3315089
3316665	Mobile	a robust channel estimator for high-mobility stbc-ofdm systems	2010	-10.236186401437264	15.03273686879842	3316692
3318317	EDA	a mixed-decimation mdf architecture for radix- $2^{k}$  parallel fft	2016	-9.548435437665793	14.330753008114689	3318344
3318674	Arch	dynamic power optimization of the trace-back process for the viterbi algorithm	2004	-10.190699897045427	14.842446456503591	3318701
3318945	Embedded	improving min-sum ldpc decoding throughput by exploiting intra-cell bit error characteristic in mlc nand flash memory	2014	-9.25575244992308	14.677163619979336	3318972
3319961	Arch	"""""""on the fly"""" crc-16 byte-wise calculation for 8088-based computers"""	1985	-10.570922649892943	14.207265698200269	3319988
3320352	ML	distributed storage allocations for neighborhood-based data access	2015	-10.624090567800938	14.878142051632473	3320379
3320794	EDA	csd-based programmable multiplier design for predetermined coefficient groups	2010	-9.339118715704533	14.10049639803781	3320821
3323635	EDA	variable-size interleaver design for parallel turbo decoder architectures	2004	-10.831869500778947	14.837949374393279	3323662
3323985	EDA	non-linear addressing scheme for a lookup-based transformation function in a reconfigurable noise generator	2005	-9.529553768583789	13.21436526549657	3324012
3327659	EDA	adaptive array based on “multicore” dsp family and linearly constrained constant modulus iqrd rls algorithm	2010	-9.809848437034429	14.126202870849301	3327686
3331694	Embedded	exploit asymmetric error rates of cell states to improve the performance of flash memory storage systems	2014	-9.416864192917744	14.614681695129145	3331721
3331832	Theory	pseudorandom rounding for truncated multipliers	1991	-9.240456896428533	13.281957522182903	3331859
3332951	Theory	a pliable index coding approach to data shuffling	2017	-11.021627274322434	14.600988035024185	3332978
3333885	ML	low-complexity soft-output decoding of polar codes	2014	-10.866164231012108	14.872010027144654	3333912
3334501	EDA	bit-write-reducing and error-correcting code generation by clustering error-correcting codewords for non-volatile memories	2015	-9.94301972383334	14.339477236520805	3334528
3335996	EDA	design and vlsi implementation of novel pre-screening and simplified sorting based k-best detection for mimo systems	2015	-10.261934907479523	15.036736052648113	3336023
3337062	NLP	fault tolerant encoders for single error correction and double adjacent error correction codes	2018	-9.502754116462372	14.408432049583215	3337089
3337512	Vision	an architecture for computing zech's logarithms in gf(2m)	2000	-9.2568381042865	13.217574224204636	3337539
3337970	EDA	a comparison of mvdr and lcmv beamformers' floating point implementations on fpgas	2018	-9.777267606483216	14.58400672927431	3337997
3338054	EDA	an effective hardware implementation of 1024-point linear convolution based on hirschman optimal transform	2017	-9.363765442725027	13.668314580639914	3338081
3338131	Vision	automatic correction of multiple errors originating in a computer memory	1963	-10.678779047838717	14.101443129065766	3338158
3339147	EDA	single error correction, double error detection and double adjacent error correction with no mis-correction code	2013	-9.501836265955847	14.351173953272113	3339174
3341590	HPC	high throughput overlapped message passing for low density parity check codes	2003	-10.41090222652822	14.710437795369348	3341617
3342422	Arch	a 3.1 gb/s 8 × 8 sorting reduced k-best detector with lattice reduction and qr decomposition	2014	-10.139336720055859	14.991448470251859	3342449
3342891	HPC	rateless codes for near-perfect load balancing in distributed matrix-vector multiplication	2018	-10.796491876853311	14.44105839300352	3342918
3343072	Robotics	cuda implementation of an optimal online gaussian-signal-in-gaussian-noise detector	2016	-9.832007476905627	14.775706543778384	3343099
3344834	EDA	architecture for energy efficient sphere decoding	2006	-9.865192647133878	14.829397213358352	3344861
3345152	Arch	a low-latency sc polar decoder based on the sequential logic optimization	2018	-10.03099925077825	14.685726744760926	3345179
3346071	HPC	fundamental limits of coded linear transform	2018	-10.991556397622368	14.584558635990653	3346098
3346182	EDA	high-speed low-power viterbi decoder design for tcm decoders	2012	-10.148223846274163	14.741597854650376	3346209
3347952	Crypto	an improved hardware implementation of the quark hash function	2013	-10.24422626379201	13.310703609801573	3347979
3348508	Arch	architectural strategies for low-power vlsi turbo decoders	2002	-9.87213088059044	14.87530257434815	3348535
3348724	Arch	locally connected vlsi architectures for the viterbi algorithm	1988	-10.085563696819234	14.417426244522426	3348751
3349481	Robotics	type-4 2-d diagonal and four-fold rotational symmetry digital filter architectures	2018	-9.499654788182452	13.28537892406585	3349508
3349699	Arch	fpga implementation of an interpolation processor for soft-decision decoding of reed-solomon codes	2007	-10.180460276292582	14.542707122259806	3349726
3350129	HPC	a heterogeneous reconfigurable cell array for mimo signal processing	2015	-9.844075461788467	15.117372090235431	3350156
3350744	HPC	analysis and design of an abft and parity-checking technique in high performance computing systems	2012	-9.603749369978503	13.400458941273437	3350771
3351092	Arch	an adaptive analog low-density parity-check decoder based on margin propagation	2011	-9.884204581768337	14.66540054863884	3351119
3351153	EDA	feasibility of the circularly connected analog cnn cell array-based viterbi decoder	2005	-10.06512938197965	14.203892626841535	3351180
3352243	Arch	a flexible hardware encoder for low-density parity-check codes	2004	-10.17222308385158	14.726539668979251	3352270
3352523	Arch	analysis of errors and erasures in parity sharing rs codecs	2007	-10.036165623193916	14.50658704988959	3352550
3352893	Arch	toward multi-gigabit wireless: design of high-throughput mimo detectors with hardware-efficient architecture	2014	-10.042356694398034	14.919095256194314	3352920
3352916	EDA	designing efficient codecs for bus-invert berger code for fully asymmetric communication	2010	-9.840162874670515	14.490040964952106	3352943
3353728	Vision	a unified structure of trellis-based soft-output decoding algorithms for turbo codes	2004	-10.923739528340823	14.918637721286304	3353755
3355278	Arch	sliced message passing: high throughput overlapped decoding of high-rate low-density parity-check codes	2008	-10.176992186551363	14.654183888810582	3355305
3355626	EDA	an (8158,7136) low-density parity-check encoder	2005	-9.656554708841874	14.37795829989659	3355653
3356823	EDA	a 512-point 8-parallel pipelined feedforward fft for wpan	2011	-9.256396670929444	14.527005685907312	3356850
3357426	Arch	ldpc decoder architecture for dvb-s2 and dvb-s2x standards	2015	-10.335117666486749	14.727533787640901	3357453
3358075	HPC	on heterogeneous coded distributed computing	2017	-10.50917339605951	14.6983215470455	3358102
3359335	EDA	design and implementation of symbol detector for mimo spatial multiplexing systems	2008	-10.210634876598307	15.087596121526143	3359362
3361055	EDA	ldpc-based adaptive multi-error correction for 3d memories	2017	-9.834642343351069	14.621776534788713	3361082
3362342	Mobile	a novel centralized coded caching scheme with coded prefetching	2018	-11.039571081272113	14.95340109938923	3362369
3365053	Arch	vlsi implementation of incremental fixed-complexity lll lattice reduction for mimo detection	2016	-10.581724694546393	15.02541815509403	3365080
3365737	Arch	hardware implementation and performance analysis of resource efficient probabilistic hard decision ldpc decoders	2018	-11.051097329865094	14.907404554894338	3365764
3366414	Theory	introduction to quantum message space	2005	-10.956463355887497	13.34087196986399	3366441
3367398	EDA	vlsi design of high-rate quasi-cyclic ldpc codes for magnetic recording channel	2006	-10.093482872860212	14.766324137544196	3367425
3369057	EDA	on-chip implementation of memory mapping algorithm to support flexible decoder architecture	2013	-10.02737031356759	14.659813969935115	3369084
3369250	HPC	hardware architecture for adaptive filtering based on energy-cfar processor for radar target detection	2010	-9.502250841716505	14.09261355803808	3369277
3372805	EDA	generalized parallel crc computation on fpga	2015	-9.226359031281877	13.955582355991616	3372832
3374864	Arch	architectural advances in the vlsi implementation of arithmetic coding for binary image compression	1994	-10.395242407038806	14.548300745694931	3374891
3376627	Logic	fpga implementation of a tool breakage detection algorithm in cnc milling machines	2004	-9.170921476261324	13.240568046517627	3376654
3376807	Arch	on the applicability of trellis compression to turbo-code decoder hardware architectures	2016	-10.621211938488788	15.034314470718137	3376834
3377621	EDA	low complexity design of high speed parallel decision feedback equalizers	2006	-9.93352382182027	14.570266422501893	3377648
3378324	Arch	improved turbo product coding dedicated for 100 gbps wireless terahertz communication	2016	-10.062535568808283	15.100124304116646	3378351
3380825	Mobile	energy- and area-efficient deinterleaving architecture for high-throughput wireless applications	2004	-9.962645798754584	14.793136988975096	3380852
3382236	Arch	fpga implementation of ldpc decoders based on joint row-column decoding algorithm	2007	-10.40544476587737	14.71218062913369	3382263
3382887	Visualization	processing-task arrangement for a low-complexity full-mode wimax ldpc codec	2011	-9.984313979201614	14.88529443427086	3382914
3383031	HPC	scalable asip implementation and parallelization of a mimo sphere detector	2011	-10.128764550634797	15.068045621360026	3383058
3383769	Crypto	analysis of error-detecting probability of signature circuit for lsi self-testing and proprosal of new signature circuit	1986	-10.066215782566873	13.581813218509202	3383796
3384263	EDA	pn-generators embedded in high performance signal processors	2001	-9.623265534976056	15.112576516047294	3384290
3384745	ML	a parallel binary structured lms algorithm for transversal adaptive filters	1995	-9.191742420850998	13.401477509230375	3384772
3384754	EDA	a 58mw 1.2mm2 hsdpa turbo decoder asic in 0.13μm cmos	2008	-9.9355061046632	14.875727632970294	3384781
3390535	EDA	a search-less dec bch decoder for low-complexity fault-tolerant systems	2014	-10.465862402082168	14.640502594279626	3390562
3390701	ML	multiplier-free realizations for fir multirate converters based on mixed-radix number representation	1997	-9.171379621061302	13.601827965942755	3390728
3391425	HPC	a parametrizable low-power high-throughput turbo-decoder	2005	-9.929612579846589	14.778340419001351	3391452
3391600	Arch	the design of a gaas systolic array for an adaptive null steering beamforming controller	1987	-9.427075845471146	13.443545856496707	3391627
3392592	HPC	generalized interleaving network based on configurable qpp architecture for parallel turbo decoder	2011	-10.002306306096653	14.660736011542287	3392619
3392848	Visualization	phase-encoding for on-chip signalling	2008	-9.63418512400122	14.370637760738333	3392875
3392974	Robotics	low-complexity real-time ldpc encoder design for cmmb	2008	-10.186567425681119	14.674692980590624	3393001
3392978	Embedded	low-power baseband processing for wireless multimedia systems using unequal error protection	2010	-9.899215802188149	14.721949995274048	3393005
3393711	ML	parallel decoders of polar codes.	2013	-10.768493389202186	14.739124398830063	3393738
3393919	EDA	low complexity dvb-s2 ldpc decoder	2009	-10.390441647244367	14.77262424115135	3393946
3394138	EDA	an area efficient radix-4 reciprocal dual trellis architecture for a high-code-rate turbo decoder	2015	-9.93322968989741	14.656159375752107	3394165
3395372	EDA	a structured ldpc code construction for efficient encoder design	2006	-11.065922518443443	14.777139187106686	3395399
3395860	EDA	re-configurable optimized area ctc codec for wireless applications	2014	-9.98103191878686	14.981256028464824	3395887
3395864	HPC	implementation of a high-throughput low-latency polyphase channelizer on gpus	2014	-9.640191488662351	15.08693205701849	3395891
3398283	Arch	a cost-effective memory-based real-valued fft and hermitian symmetric ifft processor for dmt-based wire-line transmission systems	2005	-9.443480947655333	13.972080654933032	3398310
3398452	EDA	the vlsi architecture of a highly efficient configurable pre-processor for mimo detections	2017	-9.67984364217531	14.846878218517238	3398479
3399377	EDA	low-power fft design for nc-ofdm in cognitive radio systems	2011	-9.74895229372718	14.887476076160512	3399404
3399824	EDA	a high-speed and high-accuracy interpolator for digital modems	2008	-9.449300143988244	14.07511437619618	3399851
3400359	EDA	efficient ifft architecture design for ofdm applications	2012	-9.763973927388717	14.707717274285555	3400386
3401780	Arch	mmse-qr factorization systolic array design for applications in mimo signal detections	2010	-9.684037638668498	14.520566828105807	3401807
3403089	EDA	stochastic mimo detector based on the markov chain monte carlo algorithm	2014	-10.225980204430746	14.9177432066106	3403116
3403468	Arch	a low complexity and low power soc design architecture for adaptive mai suppression in cdma systems	2006	-9.7159194255476	14.856343156057054	3403495
3405886	Robotics	hardware-based linear programming decoding via the alternating direction method of multipliers	2017	-10.821069440588259	14.72651425279004	3405913
3405967	Robotics	trellis decoding: from algorithm to flexible architectures	2007	-10.454504361296934	14.71736744795608	3405994
3407168	Graphics	simultaneous correlation of complementary set of sequences using a transpose generation approach	2013	-9.555058645928588	13.450209823002925	3407195
3407926	EDA	optimization techniques for the efficient implementation of high-rate layered qc-ldpc decoders	2017	-10.215315282822104	14.66032388635208	3407953
3408711	Arch	nonbinary ldpc code decoder architecture with efficient check node processing	2012	-10.315674292548186	14.739924111625381	3408738
3409125	Embedded	an efficient equalization technique for multi-level cell flash memory storage systems	2017	-10.146680721999893	14.668425543174957	3409152
3409667	Visualization	fixed-point analysis and parameter selections of msr-cordic with applications to fft designs	2012	-9.32973539624458	13.40388332277626	3409694
3412042	EDA	a 1/10000 lower error rate achievable ssd controller with message-passing error correcting code architecture and parity area combined scheme	2013	-9.341523264908297	14.517891416228945	3412069
3414405	EDA	implementation of an encoder based on parallel structure for lte systems	2010	-10.050303142875922	14.758584591743436	3414432
3415382	HPC	efficient graphics processing unit based layered decoders for quasicyclic low-density parity-check codes	2015	-10.240407837472294	14.847281016806788	3415409
3416515	Robotics	a 237 gbps unrolled hardware polar decoder	2014	-10.15228882955764	14.703821256783431	3416542
3416856	HPC	high throughput low latency ldpc decoding on gpu for sdr systems	2013	-10.153974224797668	14.812278128985605	3416883
3417950	Arch	a high throughput h-qc ldpc decoder	2007	-10.27581287889121	14.680356925908944	3417977
3418239	EDA	low-cost designs of rectangular to polar coordinate converters for digital communication	2012	-9.275288532483831	13.448808821843535	3418266
3419881	Robotics	fpga implementation of qr decomposition for mimo-ofdm using four cordic cores	2013	-9.879861855043806	14.84030956409352	3419908
3422850	Theory	straggler mitigation in distributed matrix multiplication: fundamental limits and optimal coding	2018	-10.858249081864193	14.57903990539875	3422877
3423852	DB	on the implementation of zigzag codes for distributed storage system	2015	-11.097240724244783	14.551830669695713	3423879
3425150	EDA	design of ldpc fast encoding based on dynamic memory structure of linked list queue	2017	-10.076031861093538	14.523535792552815	3425177
3425163	ML	hardware-based linear program decoding with the alternating direction method of multipliers	2016	-10.95295012501084	14.697671443972359	3425190
3425516	Arch	a low-hardware consumption fpga based configurable ldpc decoder	2013	-10.136959834251051	14.871463965638696	3425543
3426011	EDA	a 2k/8k mode small-area fft processor for ofdm demodulation of dvb-t receivers	2005	-9.554877426285307	14.712252182178936	3426038
3426226	Mobile	very-high radix cordic vectoring with scalings and selection by rounding	1999	-9.171905400120137	13.377709380433993	3426253
3426590	HPC	multi core implementation of a trellis based syndrome decoder with adaptive complexity	2010	-10.175898103158602	14.773066162810427	3426617
3431385	EDA	a digital decoding technique	1964	-10.429975537216016	14.141018128666527	3431412
3432118	Arch	a near-optimal detector for spatial modulation mimo systems	2016	-10.067621911658987	14.992397410049195	3432145
3432853	Theory	design, implementation and analysis of a new redundant cordic processor with constant scaling factor and regular structure	1998	-9.312770154419564	13.285534236102247	3432880
3435401	HPC	a fundamental tradeoff between computation and communication in distributed computing	2016	-10.433962870418107	14.739875586666605	3435428
3437944	Theory	optimal length of decomposition sequences composed of imperfect gates	2017	-10.439089672211761	14.075680024110053	3437971
3438230	EDA	mvdr based adaptive beamformer design and its fpga implementation for ultrasonic imaging	2016	-9.437363205875666	13.978789545936587	3438257
3439079	NLP	pseudo floating point representation for non-binary turbo decoder extrinsic information memory reduction	2007	-10.501000890168793	14.78843014438746	3439106
3439296	EDA	flexlevel: a novel nand flash storage system design for ldpc latency reduction	2015	-9.232991344088578	14.623416348999164	3439323
3440114	Arch	a nonbinary ldpc decoder architecture with adaptive message control	2012	-10.438381044772594	14.74879241621088	3440141
3440318	HPC	high throughput pipeline decoder for ldpc convolutional codes on gpu	2015	-10.283604580590122	14.761038595611966	3440345
3443415	EDA	a dual-code-rate memoryless viterbi decoder for wireless communication systems	2013	-10.023463809845325	14.812878077742202	3443442
3444085	Theory	on the implementation of soft-decision decoding for rs codes	2000	-10.837547744336897	14.653340696186572	3444112
3445312	Arch	a converged hardware solution for fft, dct and walsh transform	2003	-9.661458574170764	14.780844080490432	3445339
3446753	Arch	a low-complexity high-speed qr decomposition implementation for mimo receivers	2009	-9.756536383593687	14.78115527507507	3446780
3448115	Arch	parallel programmable finite field gf (2/sup m/) multipliers	2004	-9.770822388494935	14.568060150992874	3448142
3449545	EDA	filter stages for a high-performanace reconfigurable radio receiver with minimum system delay	2007	-9.519580418790992	14.639704324940706	3449572
3450830	HPC	subblock-based bpe scheme to conquer mismatch in memory access pattern	2008	-9.99449674033832	14.456361210493915	3450857
3451548	OS	eh-code: an extended mds code to improve single write performance of disk arrays for correcting triple disk failures	2015	-10.980437427192992	14.445763531355851	3451575
3452313	Visualization	cordic ii: a new improved cordic algorithm	2016	-9.292529517967457	13.274178153317411	3452340
3452722	Arch	low power analog and digital (7,5) convolutional decoders in 65 nm cmos	2015	-10.030222279366702	14.877619978518718	3452749
3453457	EDA	an efficient fpga implementation of qr decomposition using a novel systolic array architecture based on enhanced vectoring cordic	2014	-9.73622692015998	14.642041444825097	3453484
3454183	Graphics	pla implementation of a differential predictive coder for digital television signals	1986	-9.372062412230589	14.802155093052242	3454210
3454908	EDA	rns based programmable multi-mode decimation filter for wcdma and wimax	2008	-9.605910907608378	14.812838679745386	3454935
3455552	Vision	design of bit-level systolic convolvers for image processing	1989	-9.23241260159306	13.210215101001262	3455579
3455903	OS	single multiscale-symbol error correction codes for multiscale storage systems	2016	-10.879003788734915	14.340712656774885	3455930
3456414	Vision	motion estimation using on-line arithmetic	2000	-9.335590357762998	13.234744614072245	3456441
3456800	Arch	new viewpoint of bit-serial/parallel normal basis multipliers using irreducible all-one polynomial	2006	-9.188912872468217	13.328118762734482	3456827
3457706	Robotics	small-area parallel syndrome calculation for strong bch decoding	2012	-9.6379597288452	13.957799941158848	3457733
3460559	Arch	a self checking reed solomon encoder: design and analysis	2005	-9.623639139882904	14.255502443158731	3460586
3461798	EDA	an area-efficient ldpc decoder for multi-standard with conflict resolution	2011	-9.96618402773458	14.711027080086515	3461825
3462078	HPC	efficient simulation of qc ldpc decoding on gpu platform by cuda	2012	-10.283385347090654	14.765801894241537	3462105
3463940	Embedded	a novel approach for k-best mimo detection and its vlsi implementation	2008	-10.085602973109834	14.87372997800282	3463967
3466115	HPC	efficient implementation of low density parity check codes for satellite ground terminals	2014	-10.192768029685123	14.972179846808064	3466142
3466135	EDA	matrix decomposition suitable for fpga implementation of n-continuous ofdm	2014	-9.812856326800947	14.696675404886555	3466162
3470452	PL	an efficient montgomery exponentiation algorithm for cryptographic applications	2005	-9.338417975582246	13.46050203220166	3470479
3471312	Mobile	using dynamic allocation of write voltage to extend flash memory lifetime	2016	-10.157678878394146	14.584068274429027	3471339
3471367	EDA	design and fpga implementation of block synchronizer for viterbi decoder	2013	-10.132070465161304	14.809799657674718	3471394
3471679	EDA	memory-centric flooded ldpc decoder architecture using non-surjective finite alphabet iterative decoding	2018	-10.49801959093061	14.667541368154275	3471706
3472044	HPC	packet delayed lattice reduction algorithm for high performance mimo decoder	2012	-10.433730566813008	14.885575520077007	3472071
3472840	EDA	performance evaluation of time and frequency domain equalizers	2014	-9.62377012887341	14.799804765430373	3472867
3473302	EDA	reduced-latency sc polar decoder architectures	2012	-10.097961503736009	14.5229633004497	3473329
3474070	ML	area-efficient architectures for the viterbi algorithm ii. applications	1993	-10.553870445590828	14.672542164328895	3474097
3475390	Arch	a low-cost serial decoder architecture for low-density parity-check convolutional codes	2008	-10.264589544199664	14.674229546306925	3475417
3476295	Metrics	adaptive threshold read algorithms in multi-level non-volatile memories	2014	-10.45491262542266	13.779829999717508	3476322
3477721	EDA	a novel vlsi array design for the discrete hartley transform using cyclic convolution	1994	-9.224731512517094	13.276682416153994	3477748
3479338	Mobile	high speed v.32 trellis encoder/decoder implementation using fpga	1999	-10.294912766111876	14.850894284343484	3479365
3480085	Arch	hardware efficient approximative matrix inversion for linear pre-coding in massive mimo	2014	-10.025089333129602	15.06825091139342	3480112
3480199	Theory	dress codes for the storage cloud: simple randomized constructions	2011	-11.031543684689424	14.63517400930779	3480226
3480211	Logic	codes for partially stuck-at memory cells	2016	-11.011331521172297	14.192016574632339	3480238
3483835	EDA	a 52-mw 8.29mm2 19-mode ldpc decoder chip for mobile wimax applications	2009	-9.927940807487529	14.94625934576611	3483862
3484136	Theory	fault-tolerant quantum computation with constant overhead	2014	-10.82619210679647	14.298601933482814	3484163
3486640	Arch	on coding for endurance enhancement and error control of phase change memories with write latency reduction	2018	-10.175622408569462	14.400437707395694	3486667
3487863	Arch	low-power traceback map decoding for double-binary convolutional turbo decoder	2008	-10.001585829556305	14.713932450847446	3487890
3490188	Arch	reconfigurable architecture for arbitrary sample rate conversion in software defined radios	2008	-9.24663024681305	13.985373070541847	3490215
3490460	EDA	low-power memory-reduced traceback map decoding for double-binary convolutional turbo decoder	2009	-10.007760228095323	14.724777777803594	3490487
3491185	Arch	reduced-latency scheduling scheme for min-max non-binary ldpc decoding	2010	-10.752920352350712	14.719160648590439	3491212
3491272	HPC	parallel implementation of the wideband coherent signal-subspace (css) based doa algorithm on single core, multicore and gpu	2011	-9.514262131745863	14.084016475235693	3491299
3491331	EDA	a hardware gaussian noise generator using the wallace method	2005	-9.619961544242996	14.478407818995507	3491358
3492693	Metrics	wp9.06 skew detection and compensation for internet audio applications	2000	-10.811563004651608	13.37698462106405	3492720
3493747	EDA	linear feedback shift register design using cyclic codes	1988	-10.172533204991804	13.508003801246838	3493774
3494604	HPC	implementation and performance of a turbo/map decoder	1998	-10.290519695874767	14.69894049884603	3494631
3496309	Arch	improvement of line coding overhead targeting both run-length and dc-balance	2016	-10.188908817414584	14.575688754473335	3496336
3496932	Arch	multilevel error correction scheme for mlc flash memory	2014	-9.494461393266194	14.548511833932965	3496959
3497548	Arch	integer codes correcting spotty byte asymmetric errors	2016	-10.568617905949807	14.519951515507453	3497575
3497765	EDA	reliability analysis of memory centric ldpc decoders under probabilistic storage failures	2016	-10.174300711305898	14.55641365820568	3497792
3497932	EDA	reconfigurable fpga/gpu-based architecture of block compressive sampling matching pursuit algorithm	2015	-9.218391059580387	14.17002916646271	3497959
3500286	EDA	software-based qpp interleaving for baseband dsps with lut-accelerated addressing	2015	-9.643858908494424	14.76334113507934	3500313
3501732	EDA	scaling, offset, and balancing techniques in fft-based bp nonbinary ldpc decoders	2013	-10.20191136493624	14.563591420881352	3501759
3502444	EDA	simplified algorithm and hardware implementation for the (24, 12, 8) extended golay soft decoder up to 4 errors	2014	-10.772525242329221	14.59226824611864	3502471
3502448	EDA	a low-cost dual-mode deinterleaver design	2007	-9.856473678959086	14.89991291578866	3502475
3502967	HPC	systematic optimization of programmable qrd implementation for multiple application scenarios	2007	-9.565642293533516	14.395360156298704	3502994
3503030	Arch	a 5.16gbps decoder asic for polar code in 16nm finfet	2018	-10.012032683704009	14.749877449293544	3503057
3503292	Theory	centralized repair of multiple node failures with applications to communication efficient secret sharing	2018	-10.999390005762422	14.837221821716106	3503319
3504042	EDA	error-correcting unordered codes and hardware support for robust asynchronous global communication	2010	-9.662618377645604	14.372622220903008	3504069
3504584	Mobile	high throughput turbo decoding scheme	2012	-10.623028493169695	14.863335291819839	3504611
3504684	Arch	a low-overhead interference canceller for high-mobility stbc-ofdm systems	2013	-10.171130226066524	15.02242177034234	3504711
3504806	EDA	gf(q) ldpc decoder design for fpga implementation	2013	-10.449287618376989	14.62577218210536	3504833
3505372	Arch	pipelined vlsi architecture using cordic for transform domain equalizer	2013	-9.228441122839849	13.944342162003965	3505399
3505584	EDA	vlsi architectures for siso-app decoders	2003	-10.369495766316927	14.814917198061233	3505611
3505767	ML	joint source-cryptographic-channel coding for dependable systems	2009	-10.8412185231866	14.287248270870867	3505794
3507263	Robotics	a fast direction sequence generation method for cordic processors	1997	-9.351035877031569	13.369212307852731	3507290
3507272	PL	coefficient transformations for area-efficient implementation of multiplier-less fir filters	1998	-9.198755452553904	13.437017375907654	3507299
3511269	EDA	a versatile hardware architecture for a constant false alarm rate processor based on a linear insertion sorter	2010	-9.338499934325906	14.31523281303415	3511296
3511520	Theory	codes for distributed finite alphabet matrix-vector multiplication	2018	-10.936975170199606	14.027484319889671	3511547
3514507	Embedded	efficient decoding of systematic (41, 21, 9) quadratic residue code	2008	-10.80627736518369	14.003744251432982	3514534
3516696	Arch	fast simulation of turbo codes on gpus	2012	-10.350938269054113	14.836260782308752	3516723
3518307	HPC	a new dimension of parallelism in ultra high throughput ldpc decoding	2013	-10.022134756671562	14.953035020192369	3518334
3520604	HPC	the table-hadamard grng: an area-efficient fpga gaussian random number generator	2015	-9.204108348449227	13.675966726120446	3520631
3522077	Arch	reconfigurable hardware architectures for sequential and hybrid decoding	2007	-10.264834872777675	14.736830913036805	3522104
3522663	Theory	on the achievability region of regenerating codes for multiple erasures	2018	-11.078893348532626	14.863984673718035	3522690
3522789	Arch	optimized parallel decoding of difference set codes for high speed memories	2014	-9.397853869073517	14.462948963447475	3522816
3522810	EDA	low-complexity high-speed decoder design for quasi-cyclic ldpc codes	2007	-10.278346219209256	14.700095803374445	3522837
3524360	HPC	vlsi implementation of a high-throughput soft-bit-flipping decoder for geometric ldpc codes	2010	-10.174797323983464	14.683627186006673	3524387
3525148	HPC	reduced-latency llr-based sc list decoder for polar codes	2015	-10.78685938886485	14.832596587777088	3525175
3526415	Vision	an efficient and simple vlsi tree architecture for motion estimation algorithms	1993	-9.995134040612925	14.522530802116089	3526442
3527372	HPC	a low-latency list successive-cancellation decoding implementation for polar codes	2016	-10.18858056010524	14.771016022288244	3527399
3529039	HPC	a min-sum iterative decoder based on pulsewidth message encoding	2010	-9.97926481929034	14.775137208906578	3529066
3529517	HPC	implementation of decoders for symmetric low density parity check codes on parallel computation platforms using opencl	2016	-9.941969297583801	14.78079634776767	3529544
3530167	Embedded	novel ecc structure and evaluation method for nand flash memory	2015	-10.030928640802749	14.63618312166199	3530194
3533124	Theory	how to randomly flip a quantum bit	2011	-11.012153593928018	14.357779479867586	3533151
3533188	EDA	power-efficient state exchange scheme for low-latency smu design of viterbi decoder	2012	-10.01287607857946	14.64443110339657	3533215
3533227	HPC	conflict resolution by matrix reordering for dvb-t2 ldpc decoders	2009	-10.670143844275383	14.730342454183356	3533254
3535275	EDA	high parallel variation banyan network based permutation network for reconfigurable ldpc decoder	2010	-9.943080569426586	14.79035649449024	3535302
3537375	Arch	novel bit manipulation unit for communication digital signal processors	2004	-9.876122334521439	14.561322695952127	3537402
3537928	Robotics	type-3 2-d multimode iir filter architecture and the corresponding symmetry filter's error analysis	2017	-9.310712432312288	13.600578670482893	3537955
3539782	EDA	a new 3-bit programming algorithm using slc-to-tlc migration for 8mb/s high performance tlc nand flash memory	2012	-9.455728668313297	14.489228981225464	3539809
3540155	EDA	a processor based multi-standard low-power ldpc engine for multi-gbps wireless communication	2013	-9.938988243832956	14.9909260920525	3540182
3540506	Networks	the hiperlan equalizer asic complexity and its relationship with the training header	1996	-9.706779987543838	14.625055192405494	3540533
3542373	Arch	a novel coded caching scheme with coded prefetching	2018	-10.914667406953585	14.912066724302955	3542400
3543405	Vision	an area-efficient reconfigurable ldpc decoder with conflict resolution	2012	-9.961915723347776	14.716095061099953	3543432
3543711	HPC	analysis on parallel implementations of fixed-complexity sphere decoder	2011	-10.12269829794668	15.11167796343608	3543738
3543864	EDA	efficient fpga implementation of address generator for wimax deinterleaver	2013	-9.801406446610748	15.104237921403087	3543891
3546506	EDA	majority-based tracking forecast memories for stochastic ldpc decoding	2010	-10.027432508587141	14.816843421298744	3546533
3546655	EDA	joint crosstalk-avoidance and error-correction coding for parallel data buses	2016	-10.07678114247731	14.413979600633814	3546682
3548255	OS	redundant residue number system based error correction codes	2001	-9.909529534242976	14.092453170447026	3548282
3548429	Arch	fast convergent pipelined adaptive dfe architecture using post-cursor processing filter technique	2004	-9.785636436070122	14.134990186531004	3548456
3548677	Security	context-aware resiliency: unequal message protection for random-access memories	2017	-10.772684487620866	14.53431210591134	3548704
3548702	Arch	efficient parallel architecture for linear feedback shift registers	2015	-9.736487602455117	14.313880278505449	3548729
3549650	EDA	a high throughput gaussian noise generator	2014	-9.831869650581787	15.100190407856967	3549677
3550330	EDA	reliability design of memory systems considering soft error	1986	-9.297444312019957	14.294322304514196	3550357
3551306	Arch	multilevel buckets for sequential decoding of polar codes	2015	-11.00267260238575	13.775591107170145	3551333
3551366	EDA	design of dynamically reconfigurable fully optimized low power fft architecture for mc-cdma receiver	2013	-9.638232301968744	14.717212580376087	3551393
3551389	HPC	a technique to improve the performance of fixed-point tdmp decoding of qc-ldpc codes in the presence of snr estimation error	2011	-10.642167808324816	14.726227076241027	3551416
3553771	Mobile	multi-standard high-throughput and low-power quasi-cyclic low density parity check decoder for worldwide interoperability for microwave access and wireless fidelity standards	2016	-9.992214249440012	14.834514641051975	3553798
3554437	PL	efficient parallel implementation of three-point viterbi decoding algorithm on cpu, gpu, and fpga	2014	-10.1393873055872	14.808436441205794	3554464
3555351	Embedded	code construction and fpga implementation of a low-error-floor multi-rate low-density parity-check code decoder	2006	-10.286528131368657	14.844626245425165	3555378
3556793	Theory	vlsi structures for viterbi receivers: part ii-encoded msk modulation	1986	-10.013979292421244	13.965600339466612	3556820
3556951	EDA	nonlinear multi-error correction codes for reliable mlc nand flash memories	2012	-9.501109972516938	14.406779991901024	3556978
3557141	Theory	flexible hardware encoding schemes for extended quasi-cyclic low-density parity-check codes	2007	-10.590223059677012	14.101579376239279	3557168
3558897	AI	vector cross product and coordinate rotation based nd hybrid fastica	2018	-9.341290867530217	13.361988202418072	3558924
3562238	EDA	a complexity reduction method for successive cancellation list decoding	2018	-10.222093193380317	14.479336055616526	3562265
3562461	Networks	an asynchronous prbs error checker for testing high-speed self-clocked serial links	1998	-9.572992482138396	14.922845361310706	3562488
3563393	HPC	pipeline implementation of polyphase pso for adaptive beamforming algorithm	2017	-9.447952752064435	14.099898074788744	3563420
3563446	EDA	deeply pipelined digit-serial ldpc decoding	2012	-9.818410741449188	14.622522416742413	3563473
3566595	Visualization	sparse channelizer for fpga-based simultaneous multichannel drm30 receiver	2015	-9.60369075236042	15.042303589928212	3566622
3567401	EDA	approximate belief propagation decoder for polar codes	2018	-10.592778041738713	14.81450610322737	3567428
3567559	EDA	video data format converters using minimum number of registers	1992	-9.509254781656631	13.830148900817301	3567586
3568920	HPC	low complexity fir filters using factorization of perturbed coefficients	2001	-9.185350374640883	13.287628863609912	3568947
3569209	Mobile	pseudo-analog wireless stereo video transmission in hardware acceleration	2017	-10.260602723997604	15.111233553236508	3569236
3569250	Embedded	hardware implementation of rayleigh and ricean variate generators	2011	-9.830628032877518	15.117666169457905	3569277
3569520	Arch	a flexible ldpc decoder architecture supporting two decoding algorithms	2010	-9.8773767535248	14.79621152815374	3569547
3569694	HPC	application-aware solid-state drives (ssds) with adaptive coding	2014	-9.788311524389615	14.595632891497708	3569721
3571615	Arch	an efficient mimo-ofdm radix-2 single-path delay feedback fft implementation on fpga	2015	-9.572070007836533	14.674251147858785	3571642
3572148	Arch	coset coding to extend the lifetime of memory	2013	-10.955233261015136	14.501251456869767	3572175
3572254	EDA	blind source separation system using stochastic arithmetic on fpga	2008	-9.164435073710703	13.541808775048064	3572281
3572774	EDA	datapath-regular implementation and scaled technique for n=3×2m dfts	2015	-9.267217465455417	13.23379141388693	3572801
3574206	EDA	an area-efficient architecture for stochastic ldpc decoder	2015	-9.807878571500018	14.428912846738827	3574233
3574631	Arch	a flexible layered ldpc decoder	2011	-10.474031695397484	14.724186836372422	3574658
3574668	EDA	fixed-width csd multipliers with minimum mean square error	2010	-9.201352419884607	13.663511253795106	3574695
3576085	HPC	an efficient single and double-adjacent error correcting parallel decoder for the (24,12) extended golay code	2016	-9.791401682263263	14.377803235379126	3576112
3576144	EDA	architecture and finite precision optimization for layered ldpc decoders	2010	-10.334581248971137	14.838244866767388	3576171
3576652	ECom	efficient lower layer techniques for electromagnetic nanocommunication networks	2017	-9.454313425582997	14.262927242756689	3576679
3577408	HPC	computation scheduling for distributed machine learning with straggling workers	2018	-10.582687061440595	14.489975505605953	3577435
3577478	EDA	algorithms and architectures of energy-efficient error-resilient mimo detectors for memory-dominated wireless communication systems	2014	-9.772376322310393	14.832813991798506	3577505
3578542	HPC	a gb/s parallel block-based viterbi decoder for convolutional codes on gpu	2016	-10.291401665315394	14.768203680740564	3578569
3579338	EDA	programmable bit-serial reed-solomon encoders	1996	-9.890131160540733	14.198652415824867	3579365
3579902	EDA	design of high-speed low-power polar bp decoder using emerging technologies	2016	-10.19019702768689	14.851308934974115	3579929
3580019	HPC	massively ldpc decoding on multicore architectures	2011	-10.225834910739927	14.81211209676682	3580046
3580991	EDA	design of turbo decoder based on min-sum decoding algorithm of ldpc code	2010	-10.844403570249233	14.858143374980836	3581018
3582248	DB	in search of i/o-optimal recovery from disk failures	2011	-11.092604918420584	14.550163127049597	3582275
3582294	EDA	low-cost variable-length fft processor for dvb-t/h applications	2010	-9.72425230063802	14.726452971634018	3582321
3584418	EDA	interconnection framework for high-throughput, flexible ldpc decoders	2006	-10.066363291826393	14.770817800274498	3584445
3584648	EDA	an architecture for real-time design of the system for multidimensional signal analysis	2006	-9.20473311759309	13.871448887231768	3584675
3584906	Visualization	an efficient method for improving reliability of a pipeline fft	1980	-9.357289072002104	13.569598658934813	3584933
3586718	Security	fast error decoding with binary vlsi logic	1986	-10.702245467101774	14.473665214178927	3586745
3588270	Arch	the design and verification of a novel ldpc decoder with high-efficiency	2014	-10.097852710981178	14.894354205590524	3588297
3588945	Arch	cooecc: a cooperative error correction scheme to reduce ldpc decoding latency in nand flash	2017	-9.490616745427683	14.60017734901893	3588972
3595219	ML	vlsi-implementation issues of turbo trellis-coded modulation	2003	-10.798231268682587	14.955306517771518	3595246
3596507	Embedded	quantized ldpc decoder design for binary symmetric channels	2005	-9.901308143926283	14.567144135312214	3596534
3598056	HPC	high-performance decoders for regular and irregular repeat-accumulate codes	2004	-10.509178083713321	14.770956011755452	3598083
3599716	Arch	xor-free implementation of convolutional encoder for reconfigurable hardware	2016	-9.719287472630342	14.38835849349959	3599743
3600268	EDA	a high performance ldpc decoder for ieee802.11n standard	2009	-9.985989024892108	14.813750187731461	3600295
3602360	HPC	vlsi implementation of an adaptive equalizer for atsc digital tv receivers	2005	-9.686944794079686	14.698548785625231	3602387
3602467	HPC	multipass communication systems for tiled processor architectures	2006	-9.92215847726502	14.986106518486256	3602494
3607649	Arch	on storage codes allowing partially collaborative repairs	2014	-10.887054427474869	14.794708428877524	3607676
3608321	Arch	a pure software ldpc decoder on a multi-core processor platform with reduced inter-processor communication cost	2012	-10.055628826799936	14.982133982455045	3608348
3608523	EDA	gram-schmidt-based qr decomposition for mimo detection: vlsi implementation and comparison	2008	-9.71093217126992	14.650542989896842	3608550
3608688	EDA	vlsi architectures for the map algorithm	2003	-10.250012434735867	14.534446864188554	3608715
3609024	Vision	improved high code-rate soft bch decoder architectures with one extra error compensation	2013	-10.335201458429903	14.71860293885552	3609051
3609294	EDA	a low-complexity mixed-radix fft rotator architecture	2018	-9.501594456497912	14.673916410759366	3609321
3609795	EDA	architecture and fpga implementation of a 10.7 gbit/s otn regenerator for optical communication systems	2012	-9.793420264712946	15.034484946222682	3609822
3611686	ML	memory management in successive-cancellation based decoders for multi-kernel polar codes	2018	-10.740881141522797	14.736280229041276	3611713
3612410	HPC	high speed vlsi architecture for finding the first w maximum/minimum values	2014	-10.114524181997245	14.764732758263726	3612437
3612692	EDA	vlsi architecture for matrix inversion using modified gram-schmidt based qr decomposition	2007	-9.425252953201113	14.109212645586238	3612719
3612776	NLP	design of soft-output viterbi decoders with hybrid trace-back processing	2003	-10.083461420429916	14.484971038727473	3612803
3613469	Arch	an introduction to fault-tolerant quantum computation and its overhead reduction schemes	2018	-10.552380639486293	14.132791413558607	3613496
3613952	Embedded	analysis of proximity-1 space link interleaved time synchronization (pits) protocol	2011	-9.345610374940467	15.01567208082843	3613979
3615458	HPC	phase recovery for qpsk transmission without using complex multipliers	2012	-10.049345142985619	14.928120293666966	3615485
3615665	Arch	end-to-end high speed forward error correction using graphics processing units	2013	-10.414857166127854	14.819631035408293	3615692
3616872	ML	error detection and correction in communication channels using inverse gray rsns codes	2011	-10.54249689808106	13.80914692842658	3616899
3618771	EDA	a design approach dedicated to network-based and conflict-free parallel interleavers	2012	-9.979804887862617	14.947945000360148	3618798
3619907	Crypto	design considerations of a low-complexity, low-power integer turbo decoder	2001	-10.316954482227944	14.761436594636862	3619934
3620795	Robotics	a feasible vlsi engine for soft-input-soft-output for joint source channel codes	2009	-10.002259785650887	14.76255400941652	3620822
3621505	HPC	reduced-memory high-throughput fast-ssc polar code decoder architecture	2017	-10.221884019536096	14.81816095644764	3621532
3621959	HPC	efficient parallelization of polyphase arbitrary resampling fir filters for high-speed applications	2018	-9.417577858105288	14.393251369731214	3621986
3623486	Robotics	reduced complexity implementation of quasi-cyclic ldpc decoders by parity-check matrix reordering	2013	-10.443233102345117	14.635993799777768	3623513
3625130	HPC	implementation of fast crc calculation	2003	-9.746627113051867	14.73679130381043	3625157
3625588	NLP	efficient check node processing architectures for non-binary ldpc decoding using power representation	2012	-10.471425804085687	14.643751269654127	3625615
3626285	Mobile	concatenated and interleaving codes for mc ds cdma using cadence virtuoso	2016	-10.255299271748935	15.069846676785131	3626312
3626321	Visualization	high speed architectures for finding the first two maximum/minimum values	2012	-9.471613561505851	14.547979737223859	3626348
3627087	EDA	a 0.22 nj/b/iter 0.13 μm turbo decoder chip using inter-block permutation interleaver	2007	-9.958199790985313	14.783536863607875	3627114
3627478	Embedded	managing dynamic reconfiguration on mimo decoder	2007	-9.828645479214293	14.984537915073194	3627505
3628890	Arch	reconfigurable decoder for ldpc and polar codes	2018	-10.779363907539905	15.098208530649774	3628917
3628917	HPC	expancodes: tailored ldpc codes for big data storage	2016	-10.942569355793342	14.476463743124551	3628944
3630189	OS	error-control coding in computers	1990	-10.950613229757504	14.251683512438884	3630216
3630924	Vision	low latency word serial cordic	1997	-9.338868628203024	13.291516153286858	3630951
3631034	Arch	low-power ldpc decoding based on iteration prediction	2012	-9.777906024903343	14.712759607014243	3631061
3632707	EDA	practical ldpc encoders robust to hardware errors	2016	-9.868674553856893	14.300169754244802	3632734
3633809	EDA	selective decoding in associative memories based on sparse-clustered networks	2013	-9.950381307783873	13.986742312681029	3633836
3634775	Arch	hierarchical parallel evaluation of a hamming code	2017	-10.899386546139477	13.776406070440421	3634802
3636016	ML	feedforward architectures for parallel viterbi decoding	1991	-10.020747419281443	14.482640935937006	3636043
3637783	Robotics	efficient implementation of enhanced min-sum algorithm for dvb-s2 ldpc decoder	2014	-10.426540964939448	14.807986744676187	3637810
3638215	EDA	a design methodology of buffer-memory architectures for fft computation	2005	-9.376730866460896	14.682791320580552	3638242
3638730	EDA	a vlsi design for a trace-back viterbi decoder	1992	-10.095250211981678	14.375451560366864	3638757
3639042	EDA	a high performance massive mimo detector based on log-domain belief-propagation	2015	-10.161009502526463	15.062412217976847	3639069
3639201	Visualization	a dynamic decoder for first-order  $\sigma \delta$ modulators dedicated to lab-on-chip applications	2009	-9.967279418566903	14.65273692295891	3639228
3640208	EDA	efficient channel shortening for higher order modulation: algorithm and architecture	2012	-9.867327058822019	14.565227894819412	3640235
3640406	EDA	fpga-based design and implementation of an approximate polynomial matrix evd algorithm	2012	-9.238378281411194	13.551450544886908	3640433
3640596	Theory	complexity analysis of multicarrier and single-carrier systems for very high-speed digital subscriber line	2003	-10.284568711422576	14.955068191643186	3640623
3641905	EDA	a source and channel coding approach for improving flash memory endurance	2018	-10.02685527809452	14.583600555029335	3641932
3642595	EDA	efficient implementation of bch decoders on gpu for flash memory devices using ibma	2016	-10.174828966103947	14.619449990159122	3642622
3642833	HPC	a reconfigurable ldpc decoder optimized for 802.11n/ac applications	2018	-9.95515647510253	14.80075453722818	3642860
3642857	Vision	parallel decoding cyclic burst error correcting codes	2005	-9.90150858390273	14.176447556767418	3642884
3643407	EDA	design of a multicode bi-phase encoder for data transmission	2006	-9.739375683528477	15.061325546966607	3643434
3645830	Arch	low-complexity low-latency architecture for matching of data encoded with hard systematic error-correcting codes	2014	-10.027563149283633	14.482199374944374	3645857
3645835	Arch	optimal data path widths for energy- and area-efficient max-log-map based lte turbo decoders	2014	-10.211865097552893	14.778642036735766	3645862
3645885	Theory	coding for sensing in content addressable memories	2010	-10.572676054169047	13.830106483673932	3645912
3646018	EDA	performance and complexity evaluation of otr-uwb receiver	2009	-9.674319091217363	14.714535744419168	3646045
3646545	DB	failure mitigation in linear, sesquilinear and bijective operations on integer data streams via numerical entanglement	2015	-10.264551850370372	14.033424138337276	3646572
3647754	Arch	stochastic computing improves the timing-error tolerance and latency of turbo decoders: design guidelines and tradeoffs	2016	-9.976951460464804	14.798876405358437	3647781
3649940	Arch	low redundancy matrix-based codes for adjacent error correction with parity sharing	2017	-9.559832938339266	14.374076088087481	3649967
3653439	Vision	a totally self-checking checker for a parallel unordered coding scheme	1994	-10.751765416641431	13.903512145575895	3653466
3653568	Crypto	revisiting the karnin, greene and hellman bounds	2008	-10.909199978156114	13.452755024542615	3653595
3653740	Arch	a systolic array implementation of the feng-rao algorithm	1999	-9.38151115266366	13.267387872301613	3653767
3653902	Robotics	a multi-wire error correction scheme for reliable and energy efficient soc links using hamming product codes	2008	-9.777442456320905	14.686887997791539	3653929
3654167	DB	enhanced implementation of max ∗ operator for turbo decoding	2013	-10.789052950479393	14.77198687466594	3654194
3655091	Theory	broadcasting on bounded degree dags	2018	-11.085174618678284	13.917155114106901	3655118
3655955	ML	hardware-efficient evd processor architecture in fastica for epileptic seizure detection	2012	-9.323579925488156	13.470892978963116	3655982
3656438	Arch	a novel partially parallel architecture for high-throughput ldpc decoder for dvb-s2	2010	-10.106020542979387	14.785097784980652	3656465
3657179	Arch	an 80-mb/s 0.18-μm cmos analog min-sum iterative decoder for a (32, 8, 10) ldpc code	2005	-9.98564271371631	14.592858464458793	3657206
3665084	Arch	low power ldpc decoder with efficient stopping scheme for undecodable blocks	2011	-10.232032748333623	14.660742721295485	3665111
3669910	EDA	mixed-scaling-rotation cordic (msr-cordic) algorithm and architecture for high-performance vector rotational dsp applications	2005	-9.414494890479276	13.556889523770044	3669937
3670206	Visualization	a class of linear codes for error control in byte-per-card organized digital systems	1978	-10.914259880996891	14.256844928736337	3670233
3670821	Arch	efficient column-layered decoders for single block-row quasi-cyclic ldpc codes	2014	-11.052477500550108	14.895880502513446	3670848
3671792	EDA	digital filter implementation based on the rns with diminished-1 encoded channel	2012	-9.417817319321266	13.943711349595027	3671819
3672631	EDA	efficient cascaded vlsi fft architecture for ofdm systems	2009	-9.653828465279789	14.678261275596222	3672658
3674803	EDA	radix-4 vectoring cordic algorithm and architectures	1998	-9.299527416987155	13.403086189667412	3674830
3677571	EDA	design and implementation of the parameterized multi-standard high-throughput radix-4 viterbi decoder on fpga	2012	-10.009973676412033	14.86590654018926	3677598
3678769	HPC	high-rate viterbi processor: a systolic array solution	1990	-9.205866231300336	13.615477615328885	3678796
3681363	EDA	antenna array signal direction of arrival estimation on digital signal processor (dsp)	2015	-9.55446640936792	14.120628452981407	3681390
3681620	Robotics	compact matrix inversion architecture using a single processing element	2005	-9.320215852702768	13.713890620781255	3681647
3682605	Arch	hardware architecture of iota pulse shaping filters for multicarrier systems	2013	-9.903379986436548	15.06118874751352	3682632
3682656	HPC	a highly flexible ldpc decoder using hierarchical quasi-cyclic matrix with layered permutation	2012	-10.418483652881324	14.810511153807086	3682683
3683652	Embedded	optimal reconstruction bandwidth scheme for zigzag-decodable code with combination property in cloud storage system	2015	-11.027001619673543	14.613521844790919	3683679
3685159	EDA	a flexible mcmc detector asic	2016	-10.01017350396275	15.052763088563626	3685186
3686376	EDA	an efficient fft processor for dab receiver using circuit-sharing pipeline design	2007	-9.428418715836	14.47131809865499	3686403
3690364	Networks	estimation of the optimal performance of asn.1/ber transfer syntax	1993	-10.62721208774692	14.959822610923615	3690391
3691036	Robotics	stochastic decoding of ldpc codes over gf(q)	2009	-10.993527710147756	14.898074749147096	3691063
3691631	Arch	an approach based on edge coloring of tripartite graph for designing parallel ldpc interleaver architecture	2011	-10.396443410131496	14.64583950222349	3691658
3691897	EDA	a 1.31gb/s, 96.6% utilization stochastic nonbinary ldpc decoder for small cell applications	2015	-10.176788411403068	14.729717227584993	3691924
3697274	Crypto	two software normal basis multiplication algorithms for gf(2n)	2004	-9.358050341538572	13.320519265299351	3697301
3698300	HPC	efficient sparse code multiple access decoder based on deterministic message passing algorithm	2018	-10.616906547273869	15.006740198344405	3698327
3699225	Embedded	multilevel flash memory on-chip error correction based on trellis coded modulation	2006	-9.91103522396295	14.623822844567528	3699252
3700814	Arch	reed-solomon vlsi codec for advanced television	1991	-9.953540885426037	14.653366944693325	3700841
3701150	Arch	a multi-kernel multi-code polar decoder architecture	2018	-10.137517618968934	14.826842300057391	3701177
3701963	Arch	vlsi decoder architecture for high throughput, variable block-size and multi-rate ldpc codes	2007	-10.088724536934173	14.771469346714277	3701990
3702429	EDA	embedded reconfigurable solution for ofdm detection over fast fading radio channels	2007	-9.940817349516706	15.010092805127773	3702456
3703622	EDA	energy efficient group-sort qrd processor with on-line update for mimo channel pre-processing	2015	-9.712474068071096	14.993555353456252	3703649
3703929	Arch	multidimensional householder based high-speed qr decomposition architecture for mimo receivers	2013	-9.635243635504551	14.60623462741943	3703956
3704225	HPC	fully parallel stochastic ldpc decoders	2008	-10.114356929189539	14.740516583379328	3704252
3705129	Arch	an efficient architecture for sequential monte carlo receivers in wireless flat-fading channels	2012	-10.084807834621332	14.921710678388546	3705156
3705173	Arch	a fast recursive algorithm and architecture for pruned bit-reversal interleavers	2013	-10.230122757062807	13.826621299581593	3705200
3706208	EDA	frequency response masking based reconfigurable channel filters for software radio receivers	2007	-9.521506806841687	14.438773578962214	3706235
3706283	Robotics	pre-processing of convolutional codes for reducing decoding power consumption	2008	-10.290327209819845	14.67361510506992	3706310
3706478	Arch	signed binary addition circuitry with inherent even parity outputs	1997	-10.786711058381796	13.666671859820607	3706505
3708920	EDA	a low-latency high-throughput soft-output signal detector for spatial multiplexing mimo systems	2015	-10.060998322991773	15.040858026986847	3708947
3709026	Arch	a class of q-ary unidirectional error correcting codes for mlc flash memories	2013	-10.089038305785435	14.446656568931965	3709053
3710164	Arch	towards gb/s turbo decoding of product code onto an fpga device	2007	-10.035245269935038	14.891076801030593	3710191
3710591	HPC	direct memory access frequency synthesizer for channel efficiency improvement in frequency hopping communication	2000	-9.342660469342023	14.946873877694124	3710618
3711147	HPC	implementation of stap algorithms on ibm sp2 and on adsp 21062 dual digital signal processor systems	2003	-9.587025411361893	13.955206453533185	3711174
3711753	EDA	low cost ldpc decoder for dvb-s2	2006	-10.5968676711001	14.877230640343285	3711780
3712645	EDA	low power and area efficient max-log -map decoder	2018	-10.657197095188767	14.785067299067821	3712672
3714216	HPC	new and efficient decoding architecture for quasi-cyclic ldpc codes	2014	-10.287873024678497	14.755852907426029	3714243
3716172	Arch	parallel generation of gaussian random numbers using the table-hadamard transform	2013	-9.272089880793203	13.519178079610072	3716199
3717804	HPC	optimal overlapped message passing decoding for quasi-cyclic low-density parity-check codes	2005	-10.515873648976797	14.710426873277722	3717831
3719046	HPC	a dynamically reconfigurable adaptive viterbi decoder	2002	-10.270821121661573	14.82424980817852	3719073
3719824	Arch	asymmetric error-correcting codes for flash memories in high-radiation environments	2015	-10.908618157376454	14.315138291965575	3719851
3721647	EDA	area efficient sdr receiver without and with dynamic partial reconfiguration	2018	-9.543780096337064	14.712724218724409	3721674
3722040	Robotics	efficient mapping of cordic algorithm for ofdm-based wlan	2008	-9.790637327451957	14.665583118622225	3722067
3723063	EDA	design of low-complexity 4-path dynamic reconfigurable mdc fft processor	2014	-9.864710786923157	14.684745695729283	3723090
3724230	Arch	design of area- and power-efficient pipeline fft processors for 8x8 mimo-ofdm systems	2012	-9.700616559607203	14.804879140084825	3724257
3725353	HPC	optimizing memory access latencies on a reconfigurable multimedia accelerator: a case of a turbo product codes decoder	2009	-10.227846042097891	14.786349590312714	3725380
3727460	Vision	trellis-based extended min-sum algorithm for non-binary ldpc codes and its hardware structure	2013	-11.070135184936676	14.74799093671658	3727487
3728493	Crypto	high-performance software implementations of scan decoder for polar codes	2018	-10.214336933730417	14.875563469207256	3728520
3731569	OS	low-density triple-erasure correcting codes for dependable distributed storage systems	2006	-10.956040926114886	14.421661860565045	3731596
3734469	EDA	power consumption reduction in a viterbi decoder for ofdm-wlan	2009	-10.363017977496863	14.851732638571901	3734496
3734880	Arch	low-complexity layered iterative hard-reliability-based majority-logic decoder for non-binary quasi-cyclic ldpc codes	2013	-10.206501782869607	14.75767730726661	3734907
3735815	HPC	multiple-symbol parallel cavlc decoder for h.264/avc	2006	-10.231543840057492	14.808030504928999	3735842
3735860	EDA	iterative qr decomposition architecture using the modified gram-schmidt algorithm for mimo systems	2010	-9.579561292923435	14.315010188181914	3735887
3738312	Embedded	a dynamically-reconfigurable, power-efficient turbo decoder	2004	-10.08900681163529	15.021296969008775	3738339
3738661	Arch	novel pipelining of msb-first add-compare select unit structure for viterbi decoders	2004	-10.110027469966132	14.686957851756015	3738688
3739242	Arch	a flexible nisc-based ldpc decoder	2014	-10.125034411424854	14.954397117043989	3739269
3739253	Visualization	an improved low-power high-throughput log-map turbo decoder	2010	-10.075810984654835	14.820307008144882	3739280
3739794	Arch	a 38 pj/b optimal soft-mimo detector	2017	-10.115429903590217	15.116547622219874	3739821
3740592	EDA	logic design of orthogonal variable spreading factor code generator	2005	-9.897483990338207	14.962331626300205	3740619
3745257	EDA	hardware friendly early stopping structure for polar code	2017	-10.672304868391302	14.75840911888187	3745284
3745842	Arch	fast base extension using a redundant modulus in rns	1989	-9.217381968711953	13.405483545961006	3745869
3747572	Arch	a high performance four-parallel 128/64-point radix-24 fft/ifft processor for mimo-ofdm systems	2008	-9.664874849231369	14.772706399842304	3747599
3752252	Visualization	multiple error detection and correction based on redundant residue number systems	2008	-9.951671571087482	14.01281156343541	3752279
3752634		on modulus replication for residue arithmetic computations of complex inner products	1990	-9.234372288224183	13.231360904364953	3752661
3753394	Theory	comparison of the vlsi cost/performance properties of two reed-solomon decoding algorithms1	1998	-9.334737596495694	13.580250008824255	3753421
3754261	EDA	fpga design and implementation of the joint viterbi detector decoder	2016	-10.099213843767568	14.695970745126909	3754288
3755160	Embedded	evaluating the data integrity of memory systems by configurable markov models	2005	-9.727998038110348	14.337891011748766	3755187
3755164	Visualization	enhanced scaling-free cordic	2010	-9.240484850589574	13.698750815826743	3755191
3755628	Robotics	efficient implementation of bit-rate matching for lte-a with sub-matrix transpose technique	2013	-10.046167616021838	14.846886349037463	3755655
3757094	DB	non-recursive max* operator with reduced implementation complexity for turbo decoding	2012	-10.995204929513307	14.759687000221719	3757121
3758048	Networks	efficient computation of packet crc from partial crcs with application to the cells-in-frames protocol	1998	-10.154952614484985	14.938080940512991	3758075
3759028	Vision	a pipeline architecture of quadratic adaptive volterra filters based on nlms algorithm	2001	-9.214956343212142	13.663305308419108	3759055
3759273	EDA	low-complexity switch network for reconfigurable ldpc decoders	2010	-9.79093063674124	14.585487469634547	3759300
3760343	EDA	bit-stuffing algorithms for crosstalk avoidance in high-speed switching	2010	-10.204665777049245	13.817420623343267	3760370
3760359	Theory	efficient design of self-checking checker for any m-out-of-n code	1978	-9.730943130519718	13.805988297060793	3760386
3761726	Arch	low power decoding of bch codes	2004	-9.965713435510429	15.08100827462096	3761753
3762251	HPC	fpga implementations of ldpc over gf(2m) decoders	2007	-10.352246595429351	14.710235554641555	3762278
3765829	Arch	a class of odd-weight-column sec-ded-sbed codes for memory system applications	1984	-10.423355754438832	14.112209499839812	3765856
3767040	Arch	performance analysis of a modified map decoder architecture for low power dissipation	2015	-9.707587277511118	14.493642200966535	3767067
3767392	EDA	efficient design of modified booth multipliers for predetermined coefficients	2006	-9.369721605269866	14.093887575770614	3767419
3767433	Mobile	a low-power ldpc decoder for multimedia wireless sensor networks	2013	-9.86912118237274	14.792390126124813	3767460
3769028	Logic	a review of manchester, miller, and fm0 encoding techniques	2014	-9.729184110696426	14.16621419912258	3769055
3770497	EDA	dynamic threshold schemes for multi-level non-volatile memories	2012	-10.950866223822857	14.52138795992038	3770524
3770845	HPC	on the performance of ldpc and turbo decoder architectures with unreliable memories	2014	-10.248655003977397	14.57332824552777	3770872
3771024	Theory	efficient compression algorithm for file updates under random insertions and deletions	2016	-11.0464018771776	14.932840176973805	3771051
3773789	ML	straggler-resilient and communication-efficient distributed iterative linear solver	2018	-10.633777762626913	13.559985160929955	3773816
3774981	Networks	a vlsi architecture of the square root algorithm for v-blast detection	2006	-9.985765572994	14.962171651095787	3775008
3775001	Arch	a flexible geometric mean decomposition processor for mimo communication systems	2017	-9.967049965219369	15.010556528655126	3775028
3775319	EDA	channelizer structure in drfm systems for real signals	2013	-9.645060076396218	15.04610579552641	3775346
3776175	EDA	a low power survivor memory unit for sequential viterbi-decoders	2001	-9.7825180588707	14.556952712042436	3776202
3777024	HPC	efficient vlsi architechtures of adaptive equalizers for qam/vsb transmission	1997	-9.68308014999003	14.586693855452895	3777051
3777530	Theory	exploiting data representation for fault tolerance	2016	-9.63192071324406	13.232436813960614	3777557
3780675	ML	computational complexity analysis of fec decoding on sdr platforms	2017	-10.22790169174935	14.948953176221893	3780702
3780698	DB	data recovery after geographic correlated attacks	2015	-10.725402356668264	14.849509395479664	3780725
3780847	Visualization	ldpc decoder design for high rate wireless personal area networks	2009	-10.081434769663652	15.093396663531404	3780874
3780894	Arch	optimization of memory utilization for partially parallel qc-ldpc decoder	2010	-10.521437181204236	14.64342881543157	3780921
3782500	EDA	performance evaluation of ofdm de-modulator with various multiplier architectures for uwb system	2010	-9.604495305253488	14.70210724790783	3782527
3783023	EDA	adaptive equalizer training for high-speed low-power communication systems	2013	-9.656246968877293	14.806356688526073	3783050
3783264	HPC	parallel-implemented message passing algorithm for scma decoder based on gpgpu	2017	-10.306300383477003	14.974958305517275	3783291
3783856	EDA	block-interlaced ldpc decoders with reduced interconnect complexity	2008	-10.149558228367011	14.601205348688481	3783883
3785746	Theory	systolic array architecture implementing berlekamp-massey-sakata algorithm for decoding codes on a class of algebraic curves	2005	-9.701404160965039	13.550035823692616	3785773
3789751	Embedded	design of an 8-channel fft processor for ieee 802.11ac mimo-ofdm wlan system	2016	-9.506211017873364	14.620497023449895	3789778
3791767	Arch	msoh processor for stm-0/sts-1 to stm-4/sts-12: component of a sdh/sonet library	2003	-9.627671239882613	13.903574569651433	3791794
3792185	EDA	adaptive instruction codec architecture design for network-on-chip	2016	-10.042209869841036	14.600357090371014	3792212
3794059	Arch	ldpc decoders with missing connections	2016	-10.936133299506896	14.452737354105434	3794086
3797116	Arch	instruction set extensions for software defined radio	2009	-9.88412340234876	15.110224803300458	3797143
3797371	Security	correlation analysis of the shrinking generator	2001	-10.70942767219851	13.233590923384071	3797398
3797527	Arch	switching activity reducing layered decoding algorithm for ldpc codes	2008	-10.117195552645487	14.655177752479537	3797554
3797648	Arch	on the implementation of 128-pt fft/ifft for high-performance wpan	2005	-9.316957360086132	14.69520893826261	3797675
3798785	Arch	flexible ldpc decoder using stream data processing for 802.11n and 802.16e	2011	-10.145134194482283	14.811289877029472	3798812
3798985	Arch	a 170 mbps (8176, 7156) quasi-cyclic ldpc decoder implementation with fpga	2006	-10.10104124464386	14.714911425256258	3799012
3799552	EDA	error resilience and energy efficiency: an ldpc decoder design study	2016	-9.93010387735233	14.738326889377813	3799579
3799948	EDA	generalized-and efficient techniques for the design of cmi and other encoders	1997	-9.648957067726249	14.234828387249687	3799975
3801108	EDA	design and implementation of a multichannel pulse compression system based on fpga	2013	-9.382896800123449	14.237739605759973	3801135
3801290	Arch	a modular systolic architecture for delayed least mean squares adaptive filtering	1995	-9.232242926087967	13.710689409850252	3801317
3801295	Embedded	an efficient dmt modem for the g.lite adsl transceiver	2003	-9.719690944752703	15.02498706393316	3801322
3801442	EDA	hardware-efficient interpolation-based qr decomposition and lattice reduction processor for mimo-ofdm receivers	2017	-9.89640852526353	14.920414060063898	3801469
3802835	EDA	speed, noise immunity, power consumption and area comparison between different approaches of low-power viterbi decoder for digital wireless communication applications	2014	-9.857042357742321	14.684806561977307	3802862
3804731	Arch	adaptive lms processing architectures employing frequency domain sub-convolution	2004	-9.279617436974776	14.089802290513733	3804758
3805022	Mobile	a multi-resolution fast filter bank for spectrum sensing in military radio receivers	2012	-9.551790551433458	14.4600759197041	3805049
3807493	Robotics	decoder for an enhanced serial generalized bit flipping algorithm	2012	-10.506884800652143	14.720907959310567	3807520
3807514	Vision	design of efficient architectures for 1-d and 2-d dlms adaptive filters	2007	-9.242353216641897	13.628320150350653	3807541
3808145	Theory	optimizing scaling factor computations in flat cordic	2002	-9.325767239892585	13.305859261499231	3808172
3809259	HCI	arithmetic operations for digital computers using a modified reflected binary code	1959	-9.754636871684948	13.329539278207426	3809286
3810424	Mobile	a low power normalized-lms decision feedback equalizer for a wireless packet modem	2002	-10.099632212317172	15.078334651918164	3810451
3811402	HPC	parallel decoder for low density parity check codes: a mpsoc study	2013	-10.077944743948054	14.761116439656544	3811429
3811868	Embedded	error control coding for semiconductor memory systems in the space radiation environment	2005	-9.261472039475583	14.393112760802689	3811895
3816105	Arch	a class of power efficient vlsi architectures for high speed turbo-decoding	2002	-10.019040254930404	14.92284265304033	3816132
3816189	Arch	vlsi hardware design of qr-factorizer for a v-blast detector	2005	-9.756869678887288	14.626292464219501	3816216
3816302	EDA	scalable successive-cancellation hardware decoder for polar codes	2013	-10.64192741130806	14.782989055821485	3816329
3817344	ML	asic design of a noisy gradient descent bit flip decoder for 10gbase-t ethernet standard	2016	-10.281992230019547	14.777113023562713	3817371
3817616	EDA	reconfigurable low complexity fir filters for software radio receivers	2006	-9.526833044670887	14.53005417452151	3817643
3818426	EDA	optimization of single-stage fft architectures using multiple constant multiplication	2018	-9.74819867834785	14.962039202669454	3818453
3818619	EDA	reduced-complexity lcc reed–solomon decoder based on unified syndrome computation	2013	-10.759801413019275	14.651318201300876	3818646
3820731	Arch	a shuffled message-passing decoding method for memory-based ldpc decoders	2009	-10.435780015437789	14.750265426848474	3820758
3822969	HPC	static address generation easing: a design methodology for parallel interleaver architectures	2010	-10.498326457965877	14.785560088059055	3822996
3827234	EDA	programmable architecture for flexi-mode qc-ldpc decoder supporting wireless lan/man applications and beyond	2010	-9.885027025915008	14.681974106255335	3827261
3828455	EDA	motivation from a full-rate specific design to a dsp core approach for gsm vocoders	2001	-9.622737490239803	15.09624154737422	3828482
3829133	EDA	galois field hardware architectures for network coding	2010	-9.366122757127883	14.413281581915074	3829160
3830451	Arch	compact highly-utilized reed solomon decoder architectures for optical access networks	2011	-10.01098671938163	14.853876482882756	3830478
3830485	HPC	configurable ldpc decoder architectures for regular and irregular codes	2008	-10.134629792026221	14.797460601366419	3830512
3831592	EDA	design and implementation of efficient reed-solomon decoders for multi-mode applications	2006	-9.80531281546762	14.642057928373296	3831619
3831627	EDA	a new architecture of rrns error-correcting qc encoder/decoder and its fpga implementation	2002	-9.569111646241996	14.184318890208257	3831654
3831808	ML	parallel turbo-sum-product decoder architecture for quasi-cyclic ldpc codes	2006	-10.946816633780381	14.830491407149449	3831835
3831838	EDA	low complexity radix-4 butterfly design for the soft-decision viterbi decoder	2007	-10.1214301212619	14.40660444987968	3831865
3831859	EDA	implementation of mimo data reordering and scheduling methodologies for eight-parallel variable length multi-path delay commutator fft/ifft	2016	-9.654588861309039	14.811491962871274	3831886
3832389	HPC	a novel fft processor for ofdm uwb systems	2006	-9.559721594410652	14.67618231242094	3832416
3833322	Visualization	radix $r^{k} $ ffts: matricial representation and sdc/sdf pipeline implementation	2009	-9.294113294223626	13.235193325062045	3833349
3833681	Arch	a signal processor for gaussian message passing	2014	-9.613109084068386	13.917486813083036	3833708
3835286	ML	traceback-based optimizations for maximum a posteriori decoding algorithms	2008	-10.760012064659277	14.941983898982933	3835313
3836998	EDA	analog and digital approaches for an energy efficient low complexity channel decoder	2013	-9.949917331180943	14.748415775621565	3837025
3837915	HPC	tridimensional block multiword ldpc decoding on gpus	2011	-10.673067767328416	14.522294599859036	3837942
3838722	Metrics	lowest-density mds array codes for reliable smart meter networks	2015	-11.01230579260835	14.806732237058695	3838749
3840232	Arch	parallel programming of a symmetric transport-triggered architecture with applications in flexible ldpc encoding	2014	-9.959896371322056	14.878885822531068	3840259
3841189	EDA	fpga implementation of hamming code for increasing the frame rate of can communication	2016	-10.594583712241286	14.514066617911636	3841216
3841500	HPC	an efficient binary locally repairable code for hadoop distributed file system	2014	-10.906272826729332	14.501179399517312	3841527
3841844	Arch	efficient approximate layered ldpc decoder	2017	-10.098950213078435	14.821564315438993	3841871
3841894	EDA	design and test of adaptive computing fabrics for scalable and high-efficiency cognitive soc applications	2014	-9.950868501020208	14.904843733700593	3841921
3842760	Theory	embedding renewable cryptographic keys into continuous noisy data	2008	-10.895896967215876	13.51002288121326	3842787
3843021	EDA	an area-efficient euclidean algorithm block for reed-solomon decoder	2003	-9.64083772697318	14.566569829553645	3843048
3843339	EDA	design of an application-specific instruction set processor for high-throughput and scalable fft	2009	-9.383955845578132	14.64606317667256	3843366
3845968	OS	an efficient software implementation of a forward error correcting code	1999	-10.151765372952884	15.039199766585345	3845995
3850585	EDA	area-efficient and high-speed binary divider architecture for bit-serial interfaces	2016	-9.443213781173778	14.355857698544884	3850612
3850789	EDA	code-design for efficient pipelined layered ldpc decoders with bank memory organization	2018	-10.141847025259652	14.699429124383155	3850816
3850855	HPC	a relaxed min-sum ldpc decoder with simplified check nodes	2016	-10.65845375971699	14.753988107908889	3850882
3851675	Arch	hierarchical design of an application-specific instruction set processor for high-throughput and scalable fft processing	2012	-9.442056956641368	14.717377794012654	3851702
3852930	HPC	algebraic soft-decision decoder architectures for long reed–solomon codes	2010	-10.559719464530211	14.641767242180693	3852957
3852939	EDA	design of min-sum-based ldpc decoders using imprecise arithmetic	2013	-10.491756452257986	14.650612884847725	3852966
3854573	Arch	interleaved convolutional code and its viterbi decoder architecture	2003	-10.098292929679461	14.605586533274625	3854600
3854962	Networks	forward error correction codes for mpeg2 over atm	1994	-10.868140992840905	14.756813577449824	3854989
3857025	EDA	an energy-efficient vco-based matrix multiplier block to support on-chip image analysis	2016	-9.22422791238976	14.821820240561259	3857052
3857962	ML	vlsi implementation of a non-binary decoder based on the analog digital belief propagation	2014	-10.708265109384019	14.554460691034965	3857989
3858766	Crypto	implementation of a low complexity, low power, integer-based turbo decoder	2001	-10.161544802260646	14.731790798641862	3858793
3859925	HPC	distributed storage with communication costs	2011	-10.819456577269428	14.887717714434675	3859952
3860005	EDA	an ultra-fast reed-solomon decoder soft-ip with 8-error correcting capability	2003	-9.749013862683439	14.538191812888506	3860032
3860070	EDA	an efficient viterbi decoder for digital mobile multimedia broadcasting receiver	2009	-10.159491556012645	14.864899785178777	3860097
3861117	Arch	vlsi architecture of adaptive viterbi decoder for wireless communication	2011	-10.16600585109796	14.975387647645777	3861144
3861229	Vision	high speed rls using scaled tangent rotations (star)	1993	-9.318375984543984	13.306912165611378	3861256
3862744	HPC	reducing the number of iterations in iterative demodulation with turbo decoding	2011	-10.569913695030401	15.026485356748545	3862771
3863657	Mobile	an rls tracking and iterative detection engine for mobile mimo-ofdm systems	2015	-10.137536859569588	15.087844895757634	3863684
3864334	Arch	high-throughput architecture and implementation of regular (2, dc) nonbinary ldpc decoders	2012	-10.376462534527224	14.60313251314424	3864361
3864551	ML	hardware-based admm-lp decoding.	2016	-11.028843776533975	14.838807670325975	3864578
3866086	HPC	multisphere: massively parallel tree search for large sphere decoders	2016	-10.367273151593398	15.036359416363284	3866113
3866562	HPC	mapping interleaving laws to parallel turbo and ldpc decoder architectures	2004	-10.884983579665713	14.845021767490607	3866589
3866681	EDA	recursive algorithm for the realization of the discrete cosine transform	2000	-9.314490848951401	13.209281991147671	3866708
3866947	Arch	parallel polar encoding in 5g communication	2018	-10.092570130928829	14.85865071928596	3866974
3867158	DB	probabilistic performance of write-once memory with linear wom codes — analysis and insights	2012	-10.854376267839212	14.533563072393074	3867185
3867772	EDA	cost-efficient fpga layered ldpc decoder with serial ap-llr processing	2014	-9.978126054359851	14.731662994575185	3867799
3867840	OS	erasure codes for distributed storage: tight bounds and matching constructions	2018	-10.981395335136359	14.686974587707255	3867867
3869973	Mobile	3.2 gbps channel-adaptive configurable mimo detector for multi-mode wireless communication	2016	-10.138801394237364	15.009457713260696	3870000
3870223	Arch	a power-efficient soft-output detector for spatial-multiplexing mimo communications	2012	-10.067470777834087	14.981905306509185	3870250
3870655	Vision	fast transform for decoding both errors and erasures of reed-solomon codes over gf(2/sup m/) for 8/spl les/m/spl les/10	2006	-11.021232837087794	13.579710037431965	3870682
3871267	Networks	qrd architecture using the modified ilmgs algorithm for mimo systems	2016	-9.81349736420692	14.7680315436093	3871294
3875046	EDA	architecture and vlsi implementation of digital symbol timing recovery for dtv receivers	1999	-9.583491860428962	14.462765081865845	3875073
3875252	Arch	speac-special purpose electronic area correlator	1974	-9.295573486994167	14.226705875279169	3875279
3877283	Arch	a pipelined lms adaptive fir filter architecture without adaptation delay	1998	-9.269646555561328	13.74769309416016	3877310
3877709	Arch	layer-by-layer adaptively optimized ecc of nand flash-based ssd storing convolutional neural network weight for scene recognition	2018	-9.252821742640442	14.579869824092786	3877736
3878296	EDA	a fully-parallel turbo decoding algorithm	2015	-10.255046559286901	14.808338029402591	3878323
3878525	EDA	a hardware efficient technique for linear convolution of finite length sequences	2013	-9.309644328821003	13.688630484138207	3878552
3878978	EDA	a 64b/66b line encoding for high speed serializers	2017	-9.577110536720443	14.292705986818893	3879005
3879236	EDA	a reconfigurable channel filter for software defined radio using rns	2012	-9.603165043781127	14.716368315926536	3879263
3881127	Arch	hardened design based on advanced orthogonal latin code against two adjacent multiple bit upsets (mbus) in memories	2015	-9.515203767960584	14.439676033605375	3881154
3882152	EDA	low cost decision feedback equalizer (dfe) design for giga-bit systems	2005	-9.880977329843263	14.497613366407476	3882179
3883161	OS	design of on-chip error correction systems for multilevel nor and nand flash memories	2007	-9.350083406739836	14.580061252584414	3883188
3883272	EDA	fpga based scalable fixed point qrd core using dynamic partial reconfiguration	2015	-9.53558742792219	14.592538613848147	3883299
3883396	EDA	efficient controller area network data compression for automobile applications	2014	-10.528435126096221	14.987419184747619	3883423
3885228	EDA	vlsi design of reed-solomon decoder architectures	2000	-9.887654116952797	14.668352034322526	3885255
3887564	EDA	hardware implementation of nakagami and weibull variate generators	2012	-9.762198116327292	14.99129004675883	3887591
3889162	EDA	fpga-based high throughput tdmp ldpc decoder	2016	-10.188668892616263	14.806126830788926	3889189
3889680	Arch	construction and hardware-efficient decoding of raptor codes	2011	-10.448277878554117	14.803598691411759	3889707
3889987	Theory	truncated squarer with minimum mean-square error	2014	-9.224128811078444	13.59342179888153	3890014
3890656	Arch	modified dec bch codes for parallel correction of 3-bit errors comprising a pair of adjacent errors	2014	-10.080052565328348	14.50207177720516	3890683
3891931	EDA	read and write voltage signal optimization for multi-level-cell (mlc) nand flash memory	2016	-10.579950694121152	14.697312718105106	3891958
3892227	Theory	a new computational decoding complexity measure of convolutional codes	2014	-10.688661912704946	14.241735387511072	3892254
3892539	Robotics	design of fault-secure encoders for a class of systematic error correcting codes	2001	-9.883425269509473	14.029645469425496	3892566
3892970	HPC	delayed stochastic decoding of ldpc codes	2011	-10.014338191005	14.677176095500199	3892997
3896946	ML	digital signal processing in a lsi 4.8 kbit/s modem	1982	-9.569036797292052	15.01642274101537	3896973
3898912	HPC	parallel high-throughput limited search trellis decoder vlsi design	2005	-10.226938987683775	14.682845359662974	3898939
3899008	Arch	fully-parallel quantum turbo decoder	2016	-10.976357907319406	14.878870197017026	3899035
3899179	EDA	enhanced memory reliability against multiple cell upsets using decimal matrix code	2014	-9.396311556969627	14.44131443861335	3899206
3899333	EDA	a novel area-efficient vlsi architecture for recursion computation in lte turbo decoders	2015	-10.021752285229836	14.908943123254426	3899360
3899547	Mobile	a flexible vlsi architecture for extracting diversity and spatial multiplexing gains in mimo channels	2008	-10.03902347351834	15.060656654255517	3899574
3902249	Embedded	a 1.6-mm2 38-mw 1.5-gb/s ldpc decoder enabled by refresh-free embedded dram	2012	-9.928650703132154	14.849325768631735	3902276
3902340	Vision	optimize hardware with fixed-point variable length phase factors	2012	-9.213078251535329	13.381947358764874	3902367
3903062	HPC	high throughput parallel encoding and decoding architecture for polar codes	2017	-10.797037531709671	14.862999735489216	3903089
3903709	HPC	efficient parallel memory organization for turbo decoders	2007	-10.409959216675132	14.714558779965815	3903736
3903767	HPC	memory access optimized implementation of cyclic and quasi-cyclic ldpc codes on a gpgpu	2011	-10.234421546996069	14.60952213571002	3903794
3904809	EDA	mimo signal processing on a reconfigurable architecture	2006	-9.857354280167046	14.963143845575429	3904836
3905641	Arch	a 2.5 mb/s, 23 mw sova traceback chip for turbo decoding applications	2001	-10.290795094941352	14.7027394083816	3905668
3906937	ECom	precomputation-based radix-4 cordic for approximate rotations and hough transform	2018	-9.279282889017056	13.368715464196994	3906964
3907493	EDA	area-efficient tfm-based stochastic decoder design for non-binary ldpc codes	2014	-10.144448565706373	14.665496579267213	3907520
3907693	EDA	a unified reconfigurable datapath for 5g compatible ldpc decoding	2018	-9.96858082491825	15.11404137817618	3907720
3908424	EDA	wireless communications transmitter performance enhancement using advanced signal processing algorithms running in a hybrid dsp/fpga platform	2009	-9.766448854752607	14.829150416237464	3908451
3909973	Networks	benefits of using parallelized non-progressive network coding	2013	-10.377103036049018	14.685187649334333	3910000
3911451	Theory	techniques for computing the discrete fourier transform using the quadratic residue fermat number systems	1986	-9.34541082969298	13.276433273887722	3911478
3911534	EDA	power and area efficient vlsi architectures for communication signal processing	2006	-9.680679343371613	15.055588460003252	3911561
3913798	Arch	low-voltage cmos circuits for analog iterative decoders	2006	-9.873735772273983	14.621930622790014	3913825
3914689	EDA	erasure error correction with hardware detection	1999	-9.925786678766732	14.40854352595886	3914716
3915177	Visualization	coding for random-access memories	1978	-10.050813788820335	13.96498660136757	3915204
3915823	EDA	an efficient layered decoding architecture for nonbinary qc-ldpc codes	2012	-10.500116442327526	14.68429725108682	3915850
3916400	Arch	design of a high-speed asynchronous turbo decoder	2007	-9.7055355331085	14.944175635778773	3916427
3916474	NLP	look-ahead sphere decoding: algorithm and vlsi architecture	2011	-10.132843032671557	15.050531655412946	3916501
3916498	Robotics	simplified recursive structure for turbo decoder with log-map algorithm	2002	-9.744339251545089	13.697663373955429	3916525
3916517	EDA	a parallel implementation of the message-passing decoder of ldpc codes using a reconfigurable optical model	2005	-10.410468076608275	14.512496542200429	3916544
3917376	HPC	high-dimensional coded matrix multiplication	2017	-11.046991251745805	14.447339404210375	3917403
3918948	EDA	concurrent error detection in reed–solomon encoders and decoders	2007	-9.75167738662562	14.29329620051806	3918975
3920589	EDA	optimization and implementation of a viterbi decoder under flexibility constraints	2008	-10.060808283655005	14.823560920210685	3920616
3920849	HPC	combining belief propagation and successive cancellation list decoding of polar codes on a gpu platform	2017	-10.482031036399777	14.812980744867197	3920876
3921131	Networks	fast and flexible software polar list decoders	2017	-10.510266640527554	14.861008585778592	3921158
3921838	Arch	a 53.3 mb/s 4/spl times/4 16-qam mimo decoder in 0.35-/spl mu/m cmos	2005	-9.971471070675877	14.840425348819721	3921865
3922472	EDA	design of application specific processors for the cached fft algorithm	2006	-9.666560312639623	15.084227663315401	3922499
3924993	Embedded	dynamic power management on ldpc decoders	2010	-10.215412445757757	14.760301577256428	3925020
3926058	Visualization	a low-complexity three-error-correcting bch decoder for optical transport network	2012	-10.47042533010423	14.490805656472938	3926085
3926966	EDA	efficient dsp architecture for viterbi decoding with small trace back latency	2004	-9.835523753769749	14.742309709969444	3926993
3928688	Theory	performance and error analysis of knill's postselection scheme in a two-dimensional architecture	2014	-10.984636321386864	14.143000831212714	3928715
3931984	EDA	high-throughput vlsi implementations of iterative decoders and related code construction problems	2004	-10.618698668952877	14.8926902069935	3932011
3932680	Embedded	a novel algorithm of tail biting convolutional code decoder for low cost hardware implementation	2015	-10.66346797080908	14.878583408283873	3932707
3936363	EDA	fpga-based implementation of efficient sample rate conversion for software defined radios	2010	-9.264099815184304	14.738634213791249	3936390
3936994	DB	index programming for flash memory	2017	-10.91013785096539	14.635661110129087	3937021
3937250	EDA	efficient majority logic fault detection with difference-set codes for memory applications	2012	-9.178348372547656	14.308726406505116	3937277
3939056	EDA	a robust uart architecture based on recursive running sum filter for better noise performance	2007	-9.485462161407927	14.054344769728804	3939083
3941414	EDA	high-speed low-area-cost vlsi design of polar codes encoder architecture using radix-k processing engines	2016	-10.03268723485072	14.87290343920311	3941441
3942406	OS	analysis and construction of functional regenerating codes with uncoded repair for distributed storage systems	2013	-11.006226462639411	14.60991699571244	3942433
3942542	HPC	unidirectional error correcting codes for memory systems: a comparative study	2010	-9.891050815801323	14.117455659437704	3942569
3945987	Arch	unrolled layered architectures for non-surjective finite alphabet iterative decoders	2017	-10.33859088327847	14.678362462638214	3946014
3946410	Logic	a sec-bed-ded code with byte plus bit error detection	1994	-10.512597559318916	14.141910728189295	3946437
3946631	HPC	high throughput ldpc decoder on gpu	2014	-10.193070107597043	14.67121075622422	3946658
3947384	Vision	permutation network for reconfigurable ldpc decoder based on banyan network	2010	-9.927569596832166	14.748072681079456	3947411
3947820	Arch	low-power system design for mpeg-2/4 aac audio decoder using pure asic approach	2009	-9.16839608916792	14.227783505071812	3947847
3949721	HPC	implementing ldpc decoding on network-on-chip	2005	-10.18441577615415	14.73021083652993	3949748
3952271	Embedded	sequential encoding of reed-solomon codes using discrete-time delay lines	1994	-9.457668242279093	13.980033117367105	3952298
3952724	EDA	a hardware-efficient frequency domain correlator architecture for acquisition stage in gps	2010	-9.548999901740732	14.707232734689288	3952751
3953945	Arch	gbit/s lossless data compression hardware	2003	-9.399240649684524	14.96542499398951	3953972
3954633	Visualization	self-compensation technique for simplified belief-propagation algorithm	2007	-10.680008287973264	14.767557726611269	3954660
3956629	EDA	a compact multi-mode cordic with global-shifting-sum (gss) method	2016	-9.317003250998608	13.72509818799925	3956656
3957103	EDA	error resilient secure multi-gigabit optical link design for high energy physics experiment	2016	-9.694265470848848	14.997025795503664	3957130
3958771	Visualization	high-speed low-complexity architecture for reed-solomon decoders	2010	-9.747930433369977	14.414499518852748	3958798
3959070	Robotics	a fast method for decoding reed-solomon codes on processors	2014	-10.240997249651267	13.661671751071431	3959097
3959569	Arch	power-efficient hardware architecture for computing split-radix ffts on highly sparsed spectrum	2015	-9.4111861898708	14.222176824417913	3959596
3959675	Vision	modular error detection for bit-serial multiplication	1988	-9.292986533949005	14.196830235097972	3959702
3959765	EDA	algorithm and hardware design of a 2d sorter-based k-best mimo decoder	2014	-10.253084084019298	14.98216778515099	3959792
3962378	EDA	masking trapped charge in flash memories	2015	-10.858580746151333	14.185476542294012	3962405
3964709	EDA	efficient implementation of tap delay line filter using high speed digital signal processor	2012	-9.230335079008443	14.060566429559845	3964736
3964926	EDA	flexible architectures for ldpc decoders based on network on chip paradigm	2009	-10.217529153998436	14.63370909560236	3964953
3968139	Arch	interleaved successive cancellation polar decoders	2014	-10.877110345976265	14.830688486802455	3968166
3968211	Robotics	efficient memoryless cordic for fft computation	2007	-9.171296891723056	13.534539882027055	3968238
3968794	Arch	fast factorization architecture in soft-decision reed-solomon decoding	2004	-10.518680111355717	14.585485251147105	3968821
3974128	Arch	advanced bit flip concatenates bch code demonstrates 0.93% correctable ber and faster decoding on (36 864, 32 768) emerging memories	2018	-10.10645564949052	14.617525471536643	3974155
3974279	Theory	a deterministic algorithm of single failed node recovery in msr-based distributed storage systems	2011	-11.089083795833789	14.574245155497248	3974306
3978327	EDA	a new parallel codec technique for cdma nocs	2018	-9.70836649063972	14.794902018204589	3978354
3979390	Robotics	resource-efficient acquisition architecture for boc-modulated signals	2014	-9.212414292555149	14.156112050822367	3979417
3979845	Arch	a massively scaleable decoder architecture for low-density parity-check codes	2003	-10.115092763738096	15.037788342699699	3979872
3980129	Arch	reconfigurable polyphase filter bank architecture for spectrum sensing	2010	-9.518837232306248	15.064426287352545	3980156
3981007	Theory	mastrovito form of karatsuba multiplier for all trinomials	2016	-9.206794482189062	13.257985334004948	3981034
3981372	ML	iterative information processing on unreliable hardware: an information theoretic approach	2015	-10.69577594004556	14.709857177334122	3981399
3982483	Embedded	adaptive error control for noc switch-to-switch links in a variable noise environment	2008	-9.365817514912107	14.566653322477178	3982510
3982635	Arch	a high-throughput ldpc decoder architecture with rate compatibility	2011	-10.032731299128852	14.864225197689937	3982662
3984000	Theory	design of a 3780-point ifft processor for tds-ofdm	2002	-9.760519234725999	14.896439750043633	3984027
3984793	Embedded	vlsi implementation of a 600-mbps mimo-ofdm wireless communication system	2006	-9.948685767242043	15.030743286869619	3984820
3986658	EDA	a low complexity sparse code multiple access detector based on stochastic computing	2018	-10.252989683832572	15.003532699658773	3986685
3986996	EDA	high-throughput and low-complexity bch decoding architecture for solid-state drives	2014	-9.954282231051703	14.768356422312715	3987023
3987734	EDA	on implementation aspects of fast iterative tap amplitude and delay estimation for umts/wcdma	2006	-9.989256592954579	15.08590971366706	3987761
3990789	Arch	ultrafast error correction codes for double error detection/correction	2016	-9.259307217738307	14.394851141233973	3990816
3990841	HPC	a cost-efficient partially-parallel irregular ldpc decoder based on sum-delta message passing algorithm	2008	-10.024575833001043	14.722428016891472	3990868
3991826	HPC	hspa;/lte-a turbo decoder on gpu and multicore cpu	2013	-10.176429958625716	14.926454387154415	3991853
3994468	EDA	low power high speed algebraic integer frequency sampling filters using fplds	2002	-9.214728398131694	13.661072320603493	3994495
3995977	PL	type-ii optimal polynomial bases	2010	-9.384061026771668	13.299635368242054	3996004
3996366	Theory	32-bit cyclic redundancy codes for internet applications	2002	-9.660981572270703	14.181822467326471	3996393
3997970	Embedded	memory reduction in look-up tables for fast symmetric function generators	1999	-9.259043922581833	13.366563699808538	3997997
3997984	EDA	an adaptive viterbi decoder on the dynamically reconfigurable processor	2006	-9.866323644630313	15.083857825482571	3998011
3999268	Arch	design and implementation of power-efficient k-best mimo detector for configurable antennas	2014	-9.979700625770741	14.964455624502374	3999295
4001280	Arch	low-cost reconfigurable vlsi architecture for fast fourier transform	2008	-9.200926231851234	14.459936726536055	4001307
4002004	EDA	vlsi architecture of the blind carrier phase tracking with guaranteed global convergence	1997	-9.508561602202207	13.468581458366305	4002031
4002394	Arch	a configurable bose-chaudhuri-hocquenghem codec architecture for flash controller applications	2014	-9.882319861316272	14.549863578860409	4002421
4006244	EDA	a delay-insensitive bus-invert code and hardware support for robust asynchronous global communication	2011	-9.469093245137964	14.346555677031555	4006271
4006520	HPC	distributed storage allocation for high reliability	2010	-10.639116659838868	15.073096366424325	4006547
4008573	HPC	scalable linear array architectures for matrix inversion using bi-z cordic	2012	-9.221691749858367	13.48223898763128	4008600
4009517	Arch	memory-efficient error correction scheme for flash memories using gpu	2018	-9.742118735636641	14.421407285010295	4009544
4012632	HPC	a highly parallel design for irregular ldpc decoding on gpgpus	2012	-10.049925540516204	14.764384286349852	4012659
4012766	Networks	vlsi implementation of a scalable k-best mimo detector	2015	-10.159078532287598	14.985956616526945	4012793
4012974	Arch	high-efficient reed-solomon decoder design using recursive berlekamp-massey architecture	2016	-9.709312885926064	14.582673109139195	4013001
4013444	OS	energy-efficient soft-assisted product decoders	2018	-10.44914791247267	14.804135026132824	4013471
4016205	Robotics	on-the-fly decoder for multiple byte errors	1986	-10.069424963969173	14.100981378352124	4016232
4017829	EDA	architecture design for fpga implementation of finite interval cma	2004	-9.175831257629351	13.632269604892311	4017856
4019470	EDA	three-parallel reed-solomon decoder using a simplified step-by-step algorithm	2018	-9.956405873929599	14.525588104598073	4019497
4019607	Embedded	ip cell for error correction systems in minidisc	2000	-10.104856634582696	14.804531845538554	4019634
4021438	Crypto	new arithmetic coder/decoder architectures based on pipelining	1997	-9.218479782738434	13.27731540246842	4021465
4021477	HPC	design and implementation of low-energy turbo decoders	2004	-10.34517807946322	14.933523112530079	4021504
4023968	EDA	a method to construct low delay single error correction codes for protecting data bits only	2013	-9.306957646031972	14.391102283425019	4023995
4024026	Theory	on the non-existence of minimum storage regenerating codes with repair-by-transfer property	2015	-11.086064051846057	14.707804803106038	4024053
4024949	Theory	code constructions for error control in byte organized memory systems	1983	-10.822944465555587	14.10973781523184	4024976
4025879	Arch	enabling node repair in any erasure code for distributed storage	2011	-11.015682258996815	14.64067926944108	4025906
4028390	EDA	a low-latency algorithm and fpga design for the min-search of ldpc decoders	2014	-10.042597980059655	14.627714703842365	4028417
4030192	EDA	a 684mbps 57mw joint qr decomposition and mimo processor for 4×4 mimo-ofdm systems	2011	-10.026127167879492	15.023359750553338	4030219
4031063	OS	implementing efficient encoders and decoders for network data representations	1993	-10.187642579112175	14.912052777612304	4031090
4031574	Vision	generic permutation network for qc-ldpc decoder	2010	-9.961312041468977	14.900054259956784	4031601
4031646	EDA	reconfigurable fpga-based channelization using polyphase filter banks for quantum computing systems	2018	-9.436032956259767	14.64228609350215	4031673
4031766	EDA	r2²sdf fft implementation with coefficient memory reduction scheme	2006	-9.190050798096998	13.973860406381993	4031793
4032553	Robotics	an efficient algorithm-based fault tolerance design using the weighted data-check relationship	2001	-9.754248983808145	13.759490591908126	4032580
4033382	Crypto	embedding renewable cryptographic keys into noisy data	2010	-10.806289424088623	13.540326757122305	4033409
4038160	Embedded	a paired-page reading scheme for nand flash memory	2016	-10.078210357416392	14.471749835928971	4038187
4038388	Arch	hardware architecture for list successive cancellation decoding of polar codes	2014	-10.132775639927598	14.620402801072064	4038415
4039865	Theory	analysis of bit transition count for edac encoded fsm	2003	-10.670889952303332	13.660828912517244	4039892
4043339	ML	information theoretic limits of data shuffling for distributed learning	2016	-10.589377756836502	14.603325067045589	4043366
4043572	HPC	an efficient partial-sum network architecture for semi-parallel polar codes decoder implementation	2014	-10.188201190424527	14.666330037827384	4043599
4044007	EDA	area efficient ldpc decoder design for parallel layered decoding	2011	-10.151756511004855	14.736916403118196	4044034
4044462	Visualization	adaptive ssfe near-ml mimo detector with dynamic search range and 80-103mbps flexible implementation	2008	-10.076024360828983	15.111803672869007	4044489
4044614	EDA	two-extra-column trellis min–max decoder architecture for nonbinary ldpc codes	2017	-10.110470272162653	14.736085600659669	4044641
4046722	Arch	implementation and evaluation of raptor codes on embedded systems	2011	-9.968205100175744	14.809819817994724	4046749
4048138	Theory	lower bounds for collusion-secure fingerprinting	2003	-11.067297583826175	13.834333859633107	4048165
4048682	EDA	a novel generic fast fourier transform pruning technique and complexity analysis	2005	-9.542142634340344	13.303659729335385	4048709
4049236	Arch	a high-speed low-complexity time-multiplexing reed-solomon-based fec architecture for optical communications	2012	-9.927066340011246	14.786550480550131	4049263
4049998	Visualization	at²-optimal galois field multiplier for vlsi	1989	-9.289701047515667	13.253274239128812	4050025
4050966	EDA	a low power implementation of a w-cdma receiver on an ultra low power dsp	2000	-9.619195124509131	15.032780871547226	4050993
4050995	NLP	generalized fast decoding of polar codes	2018	-10.673306289789787	14.82928987854775	4051022
4052537	Networks	generalized algorithms for generating balanced modulation codes in protein-based volumetric memories	2009	-10.646473562531655	14.581525209664868	4052564
4052802	Theory	joint decoding of raid-ecc solutions for ssds	2017	-11.064816376729343	14.59041231647454	4052829
4053737	Arch	a 7.72 gb/s ldpc-cc decoder with overlapped architecture for pre-5g wireless communications	2016	-10.034734352407405	14.85152540704033	4053764
4060559	HPC	dvb-t2 ldpc decoder with perfect conflict resolution	2012	-10.725204551755342	14.813455021837571	4060586
4060665	EDA	efficient fpga-based implementation of a cazac sequence generator for 3gpp lte	2014	-9.884026443121842	14.99502112785664	4060692
4061486	Arch	a 2×2–16×16 reconfigurable ggmd processor for mimo communication systems	2018	-9.978622072904397	14.982272024865232	4061513
4062532	EDA	a low-power reconfigurable datapath for advanced speech coding algorithms	2005	-9.493078799022891	14.818276076602533	4062559
4063480	Visualization	efficient subquadratic space complexity architectures for parallel mpb single- and double-multiplications for all trinomials using toeplitz matrix-vector product decomposition	2015	-9.279977575824397	13.3210952549858	4063507
4064783	Arch	performance coding: codes for fast write and read in multi-level nvms	2015	-10.342523166435912	14.53452549019641	4064810
4065593	EDA	parallel jacobi evd methods on integrated circuits	2014	-9.62655408525382	14.125583644089966	4065620
4065619	Networks	rtl design of high-speed sorted qr decomposition for mimo decoder	2012	-10.258613606096123	14.86867838782438	4065646
4067738	OS	explicit construction of mbr codes for clustered distributed storage	2018	-10.95687910106584	14.77339953263535	4067765
4068332	Arch	an area efficient fft/ifft processor for mimo-ofdm wlan 802.11n	2009	-9.608987413408554	14.770215425896685	4068359
4068806	Arch	design and implementation of a cfar processor for target detection	2004	-9.34703295078163	14.247058694532022	4068833
4070360	EDA	parallel implementation technique of digital equalizer for ultra-high-speed wireline receiver	2018	-9.60561551676573	14.529696366869553	4070387
4073259	EDA	an improved time-recursive lattice structure for low-latency ifft architecture in dmt transmitter	2001	-9.703749332875145	14.590991212229559	4073286
4073384	EDA	a reconfigurable asip for convolutional and turbo decoding in an sdr environment	2008	-9.953505492988773	15.027539724052502	4073411
4073747	Theory	an alternative class of irreducible polynomials for optimal extension fields	2011	-9.390598138730038	13.229752494411445	4073774
4073976	Arch	ultra-compressed three-error-correcting bch decoder	2018	-10.238571379800053	14.556480131026914	4074003
4074219	Mobile	a 2.56 gb/s soft rs (255, 239) decoder chip for optical communication systems	2011	-10.219734216759756	14.808763343676679	4074246
4078176	EDA	non-binary distributed arithmetic coding	2015	-10.938726443605605	14.706987869519592	4078203
4078247	Theory	bit access problems in 2-1/2d 2-wire memories	1967	-10.45781656720465	13.747750644711688	4078274
4078408	EDA	a systematic procedure for deriving block-parallel, power efficient, digital filter architectures for highspeed data conversion	2014	-9.249661814426814	14.140982773276928	4078435
4078512	Arch	an efficient adaptive interlace-to-progressive scan conversion scheme and hardware implementation	2006	-9.573297070045664	14.288843081390764	4078539
4079044	HPC	a 2.63 mbit/s vlsi implementation of siso arithmetic decoders for high performance joint source channel codes	2013	-10.083968163309502	14.82577118148598	4079071
4081484	Theory	universal fault tolerant quantum computation on bilinear nearest neighbor arrays	2008	-10.857938528912632	13.938170768100614	4081511
4084295	Arch	hardware architecture for matrix factorization in mimo receivers	2007	-10.00899866224946	14.935619332184816	4084322
4085495	OS	distance-enhancing constrained codes with parity-check constraints for data storage channels	2010	-10.664151712967039	14.766509385546028	4085522
4086000	Arch	a novel synchronizer for ofdm-based uwb system on new preamble design	2007	-9.924948270264961	15.042108963141908	4086027
4086553	Theory	a unified algebraic transformation approach for parallel recursive and adaptive filtering and svd algorithms	2001	-9.333709712328224	13.345019095193848	4086580
4087090	Robotics	efficient software method for decoding of the (71, 36, 11) quadratic residue code	2015	-11.013946274655812	14.142745259501627	4087117
4087757	Visualization	the vlsi design of an error-trellis syndrome decoder for certain convolutional codes	1986	-10.352894054565438	14.539541788727089	4087784
4089475	EDA	realization of subspace-based digital beamformer using cordic algorithm based on software defined radio architecture	2009	-9.46379191747753	13.831374852508082	4089502
4090026	EDA	combating digital noise in high speed ulsi circuits using binary bch encoding	2000	-9.196569471862556	14.483986763300955	4090053
4091780	EDA	improved memory strategy for logmap turbo decoders	2005	-10.613038371455069	14.845983394103413	4091807
4093041	Arch	memory reduction icfo estimation architecture for dvb-t	2006	-9.936185758929382	14.399447491315039	4093068
4093192	Networks	lut-based efficient impulse shaping for direct synthesizing digital communication signals at arbitrary symbol rate	2017	-9.574215258397206	14.384370731194904	4093219
4100580	HCI	a new viterbi decoder design for code rate k/n	1995	-10.27521123819924	14.502467014016476	4100607
4100826	HPC	efficient approaches to improving performance of vlsi sova-based turbo decoders	2000	-10.551537149621717	14.713443629481336	4100853
4100929	Arch	an information-theoretic analysis of deduplication	2017	-11.047897660817378	14.718677329257812	4100956
4100983	EDA	ultra-low-power error correction circuits: technology scaling and sub-$v_{ \rm t}$ operation	2012	-9.904679353013227	14.933785102378035	4101010
4103006	Arch	the macwilliams identity for $m$-spotty weight enumerator over $\mathbb{f}_2+u\mathbb{f}_2+\cdots+u^{m-1}\mathbb{f}_2$	2013	-11.085112914305295	13.943355881995409	4103033
