[13:18:29.559] <TB3>     INFO: *** Welcome to pxar ***
[13:18:29.559] <TB3>     INFO: *** Today: 2016/05/10
[13:18:29.566] <TB3>     INFO: *** Version: b2a7-dirty
[13:18:29.566] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C15.dat
[13:18:29.567] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:18:29.567] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//defaultMaskFile.dat
[13:18:29.567] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters_C15.dat
[13:18:29.645] <TB3>     INFO:         clk: 4
[13:18:29.645] <TB3>     INFO:         ctr: 4
[13:18:29.645] <TB3>     INFO:         sda: 19
[13:18:29.645] <TB3>     INFO:         tin: 9
[13:18:29.645] <TB3>     INFO:         level: 15
[13:18:29.645] <TB3>     INFO:         triggerdelay: 0
[13:18:29.645] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:18:29.645] <TB3>     INFO: Log level: DEBUG
[13:18:29.653] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:18:29.667] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:18:29.671] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:18:29.673] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:18:31.237] <TB3>     INFO: DUT info: 
[13:18:31.237] <TB3>     INFO: The DUT currently contains the following objects:
[13:18:31.237] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:18:31.237] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:18:31.237] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:18:31.237] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:18:31.237] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.237] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.238] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:31.238] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:18:31.239] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:18:31.240] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:18:31.250] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30879744
[13:18:31.250] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x23453b0
[13:18:31.250] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x211a770
[13:18:31.250] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2c6dd94010
[13:18:31.250] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f2c73fff510
[13:18:31.250] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30945280 fPxarMemory = 0x7f2c6dd94010
[13:18:31.251] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 358.5mA
[13:18:31.252] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[13:18:31.252] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[13:18:31.252] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:18:31.653] <TB3>     INFO: enter 'restricted' command line mode
[13:18:31.653] <TB3>     INFO: enter test to run
[13:18:31.653] <TB3>     INFO:   test: FPIXTest no parameter change
[13:18:31.653] <TB3>     INFO:   running: fpixtest
[13:18:31.653] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:18:31.656] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:18:31.656] <TB3>     INFO: ######################################################################
[13:18:31.656] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:18:31.656] <TB3>     INFO: ######################################################################
[13:18:31.659] <TB3>     INFO: ######################################################################
[13:18:31.659] <TB3>     INFO: PixTestPretest::doTest()
[13:18:31.659] <TB3>     INFO: ######################################################################
[13:18:31.662] <TB3>     INFO:    ----------------------------------------------------------------------
[13:18:31.662] <TB3>     INFO:    PixTestPretest::programROC() 
[13:18:31.662] <TB3>     INFO:    ----------------------------------------------------------------------
[13:18:49.679] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:18:49.679] <TB3>     INFO: IA differences per ROC:  16.9 18.5 18.5 18.5 17.7 16.1 18.5 19.3 17.7 18.5 16.9 18.5 18.5 17.7 19.3 16.9
[13:18:49.749] <TB3>     INFO:    ----------------------------------------------------------------------
[13:18:49.749] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:18:49.749] <TB3>     INFO:    ----------------------------------------------------------------------
[13:18:49.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 64.7812 mA
[13:18:49.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.2188 mA
[13:18:50.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  95 Ia 25.2188 mA
[13:18:50.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  89 Ia 23.6188 mA
[13:18:50.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  91 Ia 23.6188 mA
[13:18:50.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  93 Ia 24.4188 mA
[13:18:50.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  92 Ia 24.4188 mA
[13:18:50.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  91 Ia 23.6188 mA
[13:18:50.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  93 Ia 24.4188 mA
[13:18:50.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  92 Ia 24.4188 mA
[13:18:50.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  91 Ia 24.4188 mA
[13:18:50.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  90 Ia 24.4188 mA
[13:18:51.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  89 Ia 23.6188 mA
[13:18:51.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.6188 mA
[13:18:51.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  80 Ia 24.4188 mA
[13:18:51.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  79 Ia 23.6188 mA
[13:18:51.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  81 Ia 24.4188 mA
[13:18:51.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  80 Ia 24.4188 mA
[13:18:51.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.6188 mA
[13:18:51.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  81 Ia 24.4188 mA
[13:18:51.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  80 Ia 24.4188 mA
[13:18:51.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  79 Ia 23.6188 mA
[13:18:52.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  81 Ia 24.4188 mA
[13:18:52.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  80 Ia 24.4188 mA
[13:18:52.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  79 Ia 23.6188 mA
[13:18:52.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.6188 mA
[13:18:52.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  80 Ia 24.4188 mA
[13:18:52.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  79 Ia 23.6188 mA
[13:18:52.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  81 Ia 24.4188 mA
[13:18:52.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  80 Ia 24.4188 mA
[13:18:52.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 23.6188 mA
[13:18:52.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  81 Ia 24.4188 mA
[13:18:53.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  80 Ia 24.4188 mA
[13:18:53.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  79 Ia 23.6188 mA
[13:18:53.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  81 Ia 24.4188 mA
[13:18:53.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  80 Ia 24.4188 mA
[13:18:53.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  79 Ia 23.6188 mA
[13:18:53.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.6188 mA
[13:18:53.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  80 Ia 23.6188 mA
[13:18:53.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 24.4188 mA
[13:18:53.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  81 Ia 24.4188 mA
[13:18:53.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  80 Ia 24.4188 mA
[13:18:54.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  79 Ia 23.6188 mA
[13:18:54.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 24.4188 mA
[13:18:54.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  80 Ia 23.6188 mA
[13:18:54.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 24.4188 mA
[13:18:54.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  81 Ia 24.4188 mA
[13:18:54.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  80 Ia 23.6188 mA
[13:18:54.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 24.4188 mA
[13:18:54.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.0187 mA
[13:18:54.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  90 Ia 25.2188 mA
[13:18:54.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  84 Ia 23.6188 mA
[13:18:55.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  86 Ia 24.4188 mA
[13:18:55.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  85 Ia 24.4188 mA
[13:18:55.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  84 Ia 23.6188 mA
[13:18:55.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  86 Ia 24.4188 mA
[13:18:55.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  85 Ia 24.4188 mA
[13:18:55.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  84 Ia 23.6188 mA
[13:18:55.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  86 Ia 24.4188 mA
[13:18:55.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  85 Ia 24.4188 mA
[13:18:55.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  84 Ia 24.4188 mA
[13:18:55.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 20.4188 mA
[13:18:56.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana 100 Ia 25.2188 mA
[13:18:56.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  94 Ia 23.6188 mA
[13:18:56.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  96 Ia 24.4188 mA
[13:18:56.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  95 Ia 23.6188 mA
[13:18:56.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  97 Ia 24.4188 mA
[13:18:56.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  96 Ia 23.6188 mA
[13:18:56.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  98 Ia 24.4188 mA
[13:18:56.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  97 Ia 24.4188 mA
[13:18:56.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  96 Ia 24.4188 mA
[13:18:57.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  95 Ia 23.6188 mA
[13:18:57.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  97 Ia 24.4188 mA
[13:18:57.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.8187 mA
[13:18:57.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  85 Ia 25.2188 mA
[13:18:57.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  79 Ia 23.6188 mA
[13:18:57.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  81 Ia 24.4188 mA
[13:18:57.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  80 Ia 23.6188 mA
[13:18:57.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  82 Ia 24.4188 mA
[13:18:57.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  81 Ia 24.4188 mA
[13:18:57.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  80 Ia 23.6188 mA
[13:18:58.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  82 Ia 24.4188 mA
[13:18:58.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  81 Ia 24.4188 mA
[13:18:58.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  80 Ia 24.4188 mA
[13:18:58.320] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  79 Ia 23.6188 mA
[13:18:58.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.6188 mA
[13:18:58.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  80 Ia 24.4188 mA
[13:18:58.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  79 Ia 23.6188 mA
[13:18:58.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  81 Ia 24.4188 mA
[13:18:58.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  80 Ia 24.4188 mA
[13:18:58.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.6188 mA
[13:18:59.025] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  81 Ia 24.4188 mA
[13:18:59.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  80 Ia 24.4188 mA
[13:18:59.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  79 Ia 24.4188 mA
[13:18:59.328] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  78 Ia 23.6188 mA
[13:18:59.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  80 Ia 24.4188 mA
[13:18:59.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  79 Ia 23.6188 mA
[13:18:59.633] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.0187 mA
[13:18:59.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  90 Ia 24.4188 mA
[13:18:59.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  89 Ia 24.4188 mA
[13:18:59.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  88 Ia 24.4188 mA
[13:19:00.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  87 Ia 24.4188 mA
[13:19:00.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  86 Ia 23.6188 mA
[13:19:00.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  88 Ia 23.6188 mA
[13:19:00.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  90 Ia 24.4188 mA
[13:19:00.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  89 Ia 24.4188 mA
[13:19:00.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  88 Ia 23.6188 mA
[13:19:00.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  90 Ia 24.4188 mA
[13:19:00.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  89 Ia 23.6188 mA
[13:19:00.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.8187 mA
[13:19:00.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 25.2188 mA
[13:19:01.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.6188 mA
[13:19:01.144] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 24.4188 mA
[13:19:01.244] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  80 Ia 23.6188 mA
[13:19:01.345] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  82 Ia 24.4188 mA
[13:19:01.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  81 Ia 24.4188 mA
[13:19:01.546] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  80 Ia 24.4188 mA
[13:19:01.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 23.6188 mA
[13:19:01.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  81 Ia 24.4188 mA
[13:19:01.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 24.4188 mA
[13:19:01.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  79 Ia 23.6188 mA
[13:19:02.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.2188 mA
[13:19:02.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  95 Ia 24.4188 mA
[13:19:02.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  94 Ia 24.4188 mA
[13:19:02.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  93 Ia 24.4188 mA
[13:19:02.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  92 Ia 23.6188 mA
[13:19:02.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  94 Ia 24.4188 mA
[13:19:02.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  93 Ia 24.4188 mA
[13:19:02.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  92 Ia 24.4188 mA
[13:19:02.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  91 Ia 23.6188 mA
[13:19:02.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  93 Ia 24.4188 mA
[13:19:03.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  92 Ia 23.6188 mA
[13:19:03.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  94 Ia 24.4188 mA
[13:19:03.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.0187 mA
[13:19:03.361] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  90 Ia 25.2188 mA
[13:19:03.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  84 Ia 24.4188 mA
[13:19:03.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  83 Ia 23.6188 mA
[13:19:03.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  85 Ia 24.4188 mA
[13:19:03.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 23.6188 mA
[13:19:03.865] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  86 Ia 24.4188 mA
[13:19:03.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  85 Ia 24.4188 mA
[13:19:04.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 23.6188 mA
[13:19:04.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  86 Ia 24.4188 mA
[13:19:04.268] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  85 Ia 24.4188 mA
[13:19:04.369] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  84 Ia 24.4188 mA
[13:19:04.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.8187 mA
[13:19:04.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  85 Ia 24.4188 mA
[13:19:04.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  84 Ia 24.4188 mA
[13:19:04.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  83 Ia 24.4188 mA
[13:19:04.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  82 Ia 23.6188 mA
[13:19:04.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  84 Ia 23.6188 mA
[13:19:05.077] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  86 Ia 24.4188 mA
[13:19:05.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  85 Ia 24.4188 mA
[13:19:05.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  84 Ia 24.4188 mA
[13:19:05.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  83 Ia 24.4188 mA
[13:19:05.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  82 Ia 23.6188 mA
[13:19:05.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  84 Ia 23.6188 mA
[13:19:05.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.0187 mA
[13:19:05.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  90 Ia 24.4188 mA
[13:19:05.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  89 Ia 25.2188 mA
[13:19:05.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  83 Ia 23.6188 mA
[13:19:06.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  85 Ia 24.4188 mA
[13:19:06.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  84 Ia 23.6188 mA
[13:19:06.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  86 Ia 24.4188 mA
[13:19:06.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  85 Ia 23.6188 mA
[13:19:06.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  87 Ia 24.4188 mA
[13:19:06.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  86 Ia 24.4188 mA
[13:19:06.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  85 Ia 23.6188 mA
[13:19:06.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  87 Ia 24.4188 mA
[13:19:06.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.6188 mA
[13:19:06.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  80 Ia 24.4188 mA
[13:19:07.092] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  79 Ia 24.4188 mA
[13:19:07.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 23.6188 mA
[13:19:07.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  80 Ia 25.2188 mA
[13:19:07.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  74 Ia 22.8187 mA
[13:19:07.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  81 Ia 25.2188 mA
[13:19:07.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  75 Ia 23.6188 mA
[13:19:07.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  77 Ia 23.6188 mA
[13:19:07.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  79 Ia 24.4188 mA
[13:19:07.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  78 Ia 23.6188 mA
[13:19:07.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  80 Ia 24.4188 mA
[13:19:08.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 20.4188 mA
[13:19:08.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana 100 Ia 25.2188 mA
[13:19:08.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  94 Ia 23.6188 mA
[13:19:08.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  96 Ia 24.4188 mA
[13:19:08.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  95 Ia 23.6188 mA
[13:19:08.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  97 Ia 24.4188 mA
[13:19:08.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  96 Ia 24.4188 mA
[13:19:08.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  95 Ia 23.6188 mA
[13:19:08.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  97 Ia 24.4188 mA
[13:19:09.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  96 Ia 24.4188 mA
[13:19:09.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  95 Ia 23.6188 mA
[13:19:09.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  97 Ia 24.4188 mA
[13:19:09.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  89
[13:19:09.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[13:19:09.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  79
[13:19:09.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[13:19:09.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[13:19:09.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  97
[13:19:09.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[13:19:09.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[13:19:09.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  89
[13:19:09.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[13:19:09.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  94
[13:19:09.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[13:19:09.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  84
[13:19:09.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  87
[13:19:09.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[13:19:09.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  97
[13:19:11.067] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[13:19:11.067] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  20.1  20.1  20.1  19.3  19.3  20.1  18.5  20.1  19.3  20.1  20.1  20.1  20.1
[13:19:11.098] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:11.098] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:19:11.098] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:11.234] <TB3>     INFO: Expecting 231680 events.
[13:19:19.452] <TB3>     INFO: 231680 events read in total (7501ms).
[13:19:19.603] <TB3>     INFO: Test took 8502ms.
[13:19:19.806] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 83 and Delta(CalDel) = 56
[13:19:19.810] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:19:19.814] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 109 and Delta(CalDel) = 64
[13:19:19.818] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:19:19.821] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 84 and Delta(CalDel) = 69
[13:19:19.825] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:19:19.828] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 60
[13:19:19.832] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 63
[13:19:19.835] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 105 and Delta(CalDel) = 57
[13:19:19.839] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 75 and Delta(CalDel) = 60
[13:19:19.842] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 81 and Delta(CalDel) = 59
[13:19:19.845] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:19:19.849] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:19:19.852] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 102 and Delta(CalDel) = 59
[13:19:19.856] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 102 and Delta(CalDel) = 64
[13:19:19.859] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:19:19.900] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:19:19.937] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:19.937] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:19:19.937] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:20.073] <TB3>     INFO: Expecting 231680 events.
[13:19:28.314] <TB3>     INFO: 231680 events read in total (7526ms).
[13:19:28.319] <TB3>     INFO: Test took 8378ms.
[13:19:28.345] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29
[13:19:28.653] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:19:28.658] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[13:19:28.662] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 28.5
[13:19:28.665] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 184 +/- 34.5
[13:19:28.669] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29
[13:19:28.672] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:19:28.676] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 160 +/- 32
[13:19:28.680] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 27.5
[13:19:28.684] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[13:19:28.688] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[13:19:28.692] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 31
[13:19:28.696] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[13:19:28.699] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[13:19:28.703] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32
[13:19:28.706] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:19:28.741] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:19:28.741] <TB3>     INFO: CalDel:      114   138   142   134   184   134   135   160   117   138   124   124   145   124   147   128
[13:19:28.741] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:19:28.745] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C0.dat
[13:19:28.745] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C1.dat
[13:19:28.745] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C2.dat
[13:19:28.745] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C3.dat
[13:19:28.745] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C4.dat
[13:19:28.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C5.dat
[13:19:28.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C6.dat
[13:19:28.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C7.dat
[13:19:28.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C8.dat
[13:19:28.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C9.dat
[13:19:28.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C10.dat
[13:19:28.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C11.dat
[13:19:28.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C12.dat
[13:19:28.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C13.dat
[13:19:28.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C14.dat
[13:19:28.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C15.dat
[13:19:28.747] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:19:28.747] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:19:28.747] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:19:28.747] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:19:28.833] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:19:28.833] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:19:28.833] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:19:28.833] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:19:28.836] <TB3>     INFO: ######################################################################
[13:19:28.836] <TB3>     INFO: PixTestTiming::doTest()
[13:19:28.836] <TB3>     INFO: ######################################################################
[13:19:28.836] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:28.836] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:19:28.836] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:28.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:19:30.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:19:33.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:19:35.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:19:37.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:19:39.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:19:42.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:19:44.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:19:46.648] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:19:48.921] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:19:51.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:19:53.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:19:55.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:19:58.019] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:20:00.292] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:20:02.570] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:20:04.863] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:20:06.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:20:07.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:20:09.423] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:20:10.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:20:12.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:20:13.984] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:20:15.507] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:20:17.028] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:20:18.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:20:20.072] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:20:21.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:20:23.121] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:20:24.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:20:26.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:20:27.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:20:29.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:20:30.736] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:20:32.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:20:33.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:20:35.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:20:37.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:20:38.526] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:20:40.046] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:20:41.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:20:43.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:20:45.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:20:46.882] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:20:48.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:20:52.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:20:54.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:20:55.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:20:57.236] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:20:59.509] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:21:01.783] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:21:04.056] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:21:06.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:21:11.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:21:13.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:21:15.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:21:17.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:21:20.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:21:22.419] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:21:24.692] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:21:26.966] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:21:29.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:21:32.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:21:34.445] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:21:36.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:21:38.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:21:41.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:21:43.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:21:45.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:21:48.094] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:21:50.378] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:21:52.653] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:21:54.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:21:57.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:21:59.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:22:01.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:22:04.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:22:06.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:22:08.577] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:22:10.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:22:13.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:22:17.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:22:18.799] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:22:20.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:22:21.843] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:22:23.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:22:24.887] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:22:26.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:22:27.927] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:22:29.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:22:31.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:22:33.238] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:22:34.949] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:22:36.657] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:22:38.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:22:40.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:22:41.794] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:22:43.316] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:22:44.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:22:46.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:22:47.881] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:22:49.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:22:50.924] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:22:52.445] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:22:53.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:22:56.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:22:57.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:22:59.292] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:23:00.814] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:23:02.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:23:04.419] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:23:05.939] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:23:07.460] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:23:09.748] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:23:12.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:23:14.295] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:23:16.577] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:23:19.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:23:21.489] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:23:23.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:23:26.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:23:28.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:23:30.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:23:32.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:23:35.149] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:23:36.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:23:39.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:23:41.401] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:23:44.059] <TB3>     INFO: TBM Phase Settings: 224
[13:23:44.059] <TB3>     INFO: 400MHz Phase: 0
[13:23:44.059] <TB3>     INFO: 160MHz Phase: 7
[13:23:44.059] <TB3>     INFO: Functional Phase Area: 4
[13:23:44.062] <TB3>     INFO: Test took 255226 ms.
[13:23:44.062] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:23:44.062] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:44.062] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:23:44.062] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:44.063] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:23:46.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:23:48.229] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:23:49.753] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:23:51.283] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:23:52.804] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:23:54.332] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:23:55.843] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:23:58.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:24:00.952] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:24:02.484] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:24:04.004] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:24:05.527] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:24:07.048] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:24:08.568] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:24:10.088] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:24:12.925] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:24:15.576] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:24:17.099] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:24:19.376] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:24:21.656] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:24:23.929] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:24:26.207] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:24:28.480] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:24:30.946] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:24:33.593] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:24:35.113] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:24:37.386] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:24:39.659] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:24:41.933] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:24:44.208] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:24:46.481] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:24:49.317] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:24:51.965] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:24:53.484] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:24:55.758] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:24:58.031] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:25:00.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:25:02.577] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:25:04.851] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:25:07.696] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:25:10.343] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:25:11.863] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:25:14.136] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:25:16.409] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:25:18.688] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:25:20.962] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:25:23.237] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:25:25.509] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:25:28.158] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:25:29.678] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:25:31.952] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:25:34.225] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:25:36.498] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:25:38.772] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:25:41.046] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:25:43.694] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:25:46.342] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:25:47.863] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:25:49.382] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:25:50.902] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:25:52.422] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:25:53.941] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:25:55.461] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:25:58.868] <TB3>     INFO: ROC Delay Settings: 228
[13:25:58.868] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:25:58.868] <TB3>     INFO: ROC Port 0 Delay: 4
[13:25:58.869] <TB3>     INFO: ROC Port 1 Delay: 4
[13:25:58.869] <TB3>     INFO: Functional ROC Area: 5
[13:25:58.872] <TB3>     INFO: Test took 134810 ms.
[13:25:58.872] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:25:58.872] <TB3>     INFO:    ----------------------------------------------------------------------
[13:25:58.872] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:25:58.872] <TB3>     INFO:    ----------------------------------------------------------------------
[13:26:00.011] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4208 4208 4208 4208 4208 4208 4208 4208 e062 c000 a101 80c0 4208 4208 4208 4209 4208 4208 4208 4208 e062 c000 
[13:26:00.012] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4209 4209 4209 4209 4208 4209 4209 4209 e022 c000 a102 8000 4209 4209 4208 4209 4209 4209 4209 4209 e022 c000 
[13:26:00.012] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4209 4209 4209 4209 4209 4209 4209 4209 e022 c000 a103 8040 4209 420b 4209 4208 4209 4209 4209 4209 e022 c000 
[13:26:00.012] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:26:14.429] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:14.429] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:26:28.824] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:28.824] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:26:43.145] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:43.145] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:26:57.422] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:57.422] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:27:11.546] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:11.546] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:27:25.756] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:25.756] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:27:39.903] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:39.903] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:27:54.502] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:54.502] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:28:08.840] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:08.840] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:28:22.999] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:23.378] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:23.390] <TB3>     INFO: Decoding statistics:
[13:28:23.390] <TB3>     INFO:   General information:
[13:28:23.390] <TB3>     INFO: 	 16bit words read:         240000000
[13:28:23.390] <TB3>     INFO: 	 valid events total:       20000000
[13:28:23.390] <TB3>     INFO: 	 empty events:             20000000
[13:28:23.390] <TB3>     INFO: 	 valid events with pixels: 0
[13:28:23.390] <TB3>     INFO: 	 valid pixel hits:         0
[13:28:23.390] <TB3>     INFO:   Event errors: 	           0
[13:28:23.390] <TB3>     INFO: 	 start marker:             0
[13:28:23.390] <TB3>     INFO: 	 stop marker:              0
[13:28:23.390] <TB3>     INFO: 	 overflow:                 0
[13:28:23.391] <TB3>     INFO: 	 invalid 5bit words:       0
[13:28:23.391] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:28:23.391] <TB3>     INFO:   TBM errors: 		           0
[13:28:23.391] <TB3>     INFO: 	 flawed TBM headers:       0
[13:28:23.391] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:28:23.391] <TB3>     INFO: 	 event ID mismatches:      0
[13:28:23.391] <TB3>     INFO:   ROC errors: 		           0
[13:28:23.391] <TB3>     INFO: 	 missing ROC header(s):    0
[13:28:23.391] <TB3>     INFO: 	 misplaced readback start: 0
[13:28:23.391] <TB3>     INFO:   Pixel decoding errors:	   0
[13:28:23.391] <TB3>     INFO: 	 pixel data incomplete:    0
[13:28:23.391] <TB3>     INFO: 	 pixel address:            0
[13:28:23.391] <TB3>     INFO: 	 pulse height fill bit:    0
[13:28:23.391] <TB3>     INFO: 	 buffer corruption:        0
[13:28:23.391] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:23.391] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:28:23.391] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:23.391] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:23.391] <TB3>     INFO:    Read back bit status: 1
[13:28:23.391] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:23.391] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:23.391] <TB3>     INFO:    Timings are good!
[13:28:23.391] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:23.391] <TB3>     INFO: Test took 144519 ms.
[13:28:23.391] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:28:23.391] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:28:23.391] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:28:23.391] <TB3>     INFO: PixTestTiming::doTest took 534557 ms.
[13:28:23.391] <TB3>     INFO: PixTestTiming::doTest() done
[13:28:23.391] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:28:23.391] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:28:23.392] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:28:23.392] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:28:23.392] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:28:23.392] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:28:23.393] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:28:23.746] <TB3>     INFO: ######################################################################
[13:28:23.746] <TB3>     INFO: PixTestAlive::doTest()
[13:28:23.746] <TB3>     INFO: ######################################################################
[13:28:23.750] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:23.750] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:28:23.750] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:23.751] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:28:24.103] <TB3>     INFO: Expecting 41600 events.
[13:28:28.189] <TB3>     INFO: 41600 events read in total (3372ms).
[13:28:28.190] <TB3>     INFO: Test took 4439ms.
[13:28:28.199] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:28.199] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:28:28.199] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:28:28.573] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:28:28.574] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    2
[13:28:28.574] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    2
[13:28:28.576] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:28.576] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:28:28.576] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:28.578] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:28:28.925] <TB3>     INFO: Expecting 41600 events.
[13:28:31.916] <TB3>     INFO: 41600 events read in total (2275ms).
[13:28:31.916] <TB3>     INFO: Test took 3338ms.
[13:28:31.917] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:31.917] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:28:31.917] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:28:31.917] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:28:32.321] <TB3>     INFO: PixTestAlive::maskTest() done
[13:28:32.321] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:28:32.324] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:32.324] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:28:32.324] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:32.326] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:28:32.672] <TB3>     INFO: Expecting 41600 events.
[13:28:36.731] <TB3>     INFO: 41600 events read in total (3344ms).
[13:28:36.732] <TB3>     INFO: Test took 4406ms.
[13:28:36.740] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:36.740] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:28:36.740] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:28:37.113] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:28:37.113] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:28:37.114] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:28:37.114] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:28:37.122] <TB3>     INFO: ######################################################################
[13:28:37.122] <TB3>     INFO: PixTestTrim::doTest()
[13:28:37.122] <TB3>     INFO: ######################################################################
[13:28:37.125] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:37.125] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:28:37.125] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:37.201] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:28:37.201] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:28:37.226] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:28:37.226] <TB3>     INFO:     run 1 of 1
[13:28:37.226] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:37.570] <TB3>     INFO: Expecting 5025280 events.
[13:29:21.937] <TB3>     INFO: 1366176 events read in total (43652ms).
[13:30:05.204] <TB3>     INFO: 2714512 events read in total (86919ms).
[13:30:48.987] <TB3>     INFO: 4070400 events read in total (130704ms).
[13:31:19.646] <TB3>     INFO: 5025280 events read in total (161361ms).
[13:31:19.700] <TB3>     INFO: Test took 162474ms.
[13:31:19.767] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:19.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:21.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:22.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:24.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:25.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:27.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:28.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:29.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:31.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:32.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:34.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:35.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:37.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:38.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:40.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:41.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:43.037] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307666944
[13:31:43.040] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5385 minThrLimit = 99.5377 minThrNLimit = 123.212 -> result = 99.5385 -> 99
[13:31:43.041] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6637 minThrLimit = 87.6555 minThrNLimit = 116.949 -> result = 87.6637 -> 87
[13:31:43.041] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6319 minThrLimit = 88.6206 minThrNLimit = 120.447 -> result = 88.6319 -> 88
[13:31:43.041] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1534 minThrLimit = 87.1512 minThrNLimit = 115.543 -> result = 87.1534 -> 87
[13:31:43.042] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5184 minThrLimit = 86.3576 minThrNLimit = 107.549 -> result = 86.5184 -> 86
[13:31:43.042] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7006 minThrLimit = 85.6869 minThrNLimit = 115.281 -> result = 85.7006 -> 85
[13:31:43.043] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2471 minThrLimit = 91.2316 minThrNLimit = 120.611 -> result = 91.2471 -> 91
[13:31:43.043] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6345 minThrLimit = 89.5821 minThrNLimit = 110.916 -> result = 89.6345 -> 89
[13:31:43.043] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0137 minThrLimit = 93.0062 minThrNLimit = 120.422 -> result = 93.0137 -> 93
[13:31:43.044] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.3491 minThrLimit = 82.3043 minThrNLimit = 110.488 -> result = 82.3491 -> 82
[13:31:43.044] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7582 minThrLimit = 85.7302 minThrNLimit = 116.974 -> result = 85.7582 -> 85
[13:31:43.045] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7395 minThrLimit = 94.7198 minThrNLimit = 120.369 -> result = 94.7395 -> 94
[13:31:43.045] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2474 minThrLimit = 93.2091 minThrNLimit = 118.023 -> result = 93.2474 -> 93
[13:31:43.045] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6808 minThrLimit = 93.6703 minThrNLimit = 128.887 -> result = 93.6808 -> 93
[13:31:43.046] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2624 minThrLimit = 97.2502 minThrNLimit = 126.091 -> result = 97.2624 -> 97
[13:31:43.046] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5641 minThrLimit = 95.4816 minThrNLimit = 119.286 -> result = 95.5641 -> 95
[13:31:43.046] <TB3>     INFO: ROC 0 VthrComp = 99
[13:31:43.047] <TB3>     INFO: ROC 1 VthrComp = 87
[13:31:43.047] <TB3>     INFO: ROC 2 VthrComp = 88
[13:31:43.047] <TB3>     INFO: ROC 3 VthrComp = 87
[13:31:43.047] <TB3>     INFO: ROC 4 VthrComp = 86
[13:31:43.047] <TB3>     INFO: ROC 5 VthrComp = 85
[13:31:43.047] <TB3>     INFO: ROC 6 VthrComp = 91
[13:31:43.047] <TB3>     INFO: ROC 7 VthrComp = 89
[13:31:43.047] <TB3>     INFO: ROC 8 VthrComp = 93
[13:31:43.047] <TB3>     INFO: ROC 9 VthrComp = 82
[13:31:43.048] <TB3>     INFO: ROC 10 VthrComp = 85
[13:31:43.048] <TB3>     INFO: ROC 11 VthrComp = 94
[13:31:43.048] <TB3>     INFO: ROC 12 VthrComp = 93
[13:31:43.048] <TB3>     INFO: ROC 13 VthrComp = 93
[13:31:43.048] <TB3>     INFO: ROC 14 VthrComp = 97
[13:31:43.048] <TB3>     INFO: ROC 15 VthrComp = 95
[13:31:43.048] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:31:43.048] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:31:43.067] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:31:43.067] <TB3>     INFO:     run 1 of 1
[13:31:43.067] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:43.410] <TB3>     INFO: Expecting 5025280 events.
[13:32:18.584] <TB3>     INFO: 881736 events read in total (34459ms).
[13:32:53.427] <TB3>     INFO: 1762040 events read in total (69302ms).
[13:33:28.542] <TB3>     INFO: 2641096 events read in total (104417ms).
[13:34:03.545] <TB3>     INFO: 3511376 events read in total (139420ms).
[13:34:38.601] <TB3>     INFO: 4378280 events read in total (174477ms).
[13:35:04.858] <TB3>     INFO: 5025280 events read in total (200733ms).
[13:35:04.934] <TB3>     INFO: Test took 201868ms.
[13:35:05.118] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:05.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:07.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:08.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:10.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:11.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:13.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:15.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:16.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:18.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:20.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:21.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:23.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:24.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:26.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:28.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:29.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:31.439] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311554048
[13:35:31.442] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.5544 for pixel 9/18 mean/min/max = 45.4493/31.1829/59.7158
[13:35:31.443] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 53.1885 for pixel 4/79 mean/min/max = 43.3002/32.7324/53.8681
[13:35:31.443] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.2395 for pixel 2/34 mean/min/max = 44.6263/34.0059/55.2468
[13:35:31.444] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 53.9523 for pixel 0/2 mean/min/max = 43.079/31.7402/54.4177
[13:35:31.444] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 64.8818 for pixel 13/0 mean/min/max = 47.7397/30.3367/65.1426
[13:35:31.444] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.8191 for pixel 21/4 mean/min/max = 43.4795/33.0224/53.9365
[13:35:31.445] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.9183 for pixel 34/79 mean/min/max = 43.6559/33.3726/53.9392
[13:35:31.445] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.9368 for pixel 5/8 mean/min/max = 45.3253/34.7081/55.9425
[13:35:31.445] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.3304 for pixel 31/0 mean/min/max = 43.9818/33.3275/54.636
[13:35:31.446] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 52.9994 for pixel 0/2 mean/min/max = 42.9694/32.5136/53.4251
[13:35:31.446] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 53.2338 for pixel 8/7 mean/min/max = 42.9939/32.5414/53.4463
[13:35:31.446] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.722 for pixel 0/79 mean/min/max = 43.9158/33.0053/54.8264
[13:35:31.447] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.8737 for pixel 17/1 mean/min/max = 44.6366/32.7453/56.5279
[13:35:31.447] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.719 for pixel 21/2 mean/min/max = 43.9158/33.3908/54.4407
[13:35:31.447] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.5529 for pixel 10/43 mean/min/max = 43.9216/32.0804/55.7627
[13:35:31.448] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.4093 for pixel 1/78 mean/min/max = 45.473/32.4619/58.4841
[13:35:31.448] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:35:31.580] <TB3>     INFO: Expecting 411648 events.
[13:35:39.180] <TB3>     INFO: 411648 events read in total (6882ms).
[13:35:39.187] <TB3>     INFO: Expecting 411648 events.
[13:35:46.693] <TB3>     INFO: 411648 events read in total (6839ms).
[13:35:46.702] <TB3>     INFO: Expecting 411648 events.
[13:35:54.201] <TB3>     INFO: 411648 events read in total (6835ms).
[13:35:54.213] <TB3>     INFO: Expecting 411648 events.
[13:36:01.710] <TB3>     INFO: 411648 events read in total (6836ms).
[13:36:01.725] <TB3>     INFO: Expecting 411648 events.
[13:36:09.293] <TB3>     INFO: 411648 events read in total (6906ms).
[13:36:09.310] <TB3>     INFO: Expecting 411648 events.
[13:36:16.938] <TB3>     INFO: 411648 events read in total (6970ms).
[13:36:16.958] <TB3>     INFO: Expecting 411648 events.
[13:36:24.436] <TB3>     INFO: 411648 events read in total (6831ms).
[13:36:24.459] <TB3>     INFO: Expecting 411648 events.
[13:36:32.056] <TB3>     INFO: 411648 events read in total (6949ms).
[13:36:32.081] <TB3>     INFO: Expecting 411648 events.
[13:36:39.773] <TB3>     INFO: 411648 events read in total (7044ms).
[13:36:39.802] <TB3>     INFO: Expecting 411648 events.
[13:36:47.431] <TB3>     INFO: 411648 events read in total (6990ms).
[13:36:47.463] <TB3>     INFO: Expecting 411648 events.
[13:36:55.123] <TB3>     INFO: 411648 events read in total (7021ms).
[13:36:55.157] <TB3>     INFO: Expecting 411648 events.
[13:37:02.792] <TB3>     INFO: 411648 events read in total (7000ms).
[13:37:02.827] <TB3>     INFO: Expecting 411648 events.
[13:37:10.463] <TB3>     INFO: 411648 events read in total (6994ms).
[13:37:10.501] <TB3>     INFO: Expecting 411648 events.
[13:37:18.165] <TB3>     INFO: 411648 events read in total (7033ms).
[13:37:18.207] <TB3>     INFO: Expecting 411648 events.
[13:37:25.853] <TB3>     INFO: 411648 events read in total (7020ms).
[13:37:25.895] <TB3>     INFO: Expecting 411648 events.
[13:37:33.492] <TB3>     INFO: 411648 events read in total (6972ms).
[13:37:33.538] <TB3>     INFO: Test took 122090ms.
[13:37:34.049] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1325 < 35 for itrim = 111; old thr = 34.6408 ... break
[13:37:34.094] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3065 < 35 for itrim+1 = 98; old thr = 34.8995 ... break
[13:37:34.140] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7612 < 35 for itrim = 108; old thr = 33.6063 ... break
[13:37:34.180] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5293 < 35 for itrim = 94; old thr = 34.4416 ... break
[13:37:34.211] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2408 < 35 for itrim = 126; old thr = 33.885 ... break
[13:37:34.267] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0118 < 35 for itrim = 110; old thr = 33.9953 ... break
[13:37:34.314] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.109 < 35 for itrim+1 = 107; old thr = 34.6617 ... break
[13:37:34.353] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.821 < 35 for itrim+1 = 99; old thr = 34.4149 ... break
[13:37:34.405] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1191 < 35 for itrim = 103; old thr = 34.217 ... break
[13:37:34.448] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2092 < 35 for itrim = 94; old thr = 34.7006 ... break
[13:37:34.493] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4555 < 35 for itrim = 90; old thr = 34.3786 ... break
[13:37:34.522] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3721 < 35 for itrim = 93; old thr = 33.6734 ... break
[13:37:34.559] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 112; old thr = 31.7373 ... break
[13:37:34.608] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0579 < 35 for itrim = 98; old thr = 34.7044 ... break
[13:37:34.653] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0596 < 35 for itrim = 109; old thr = 34.7119 ... break
[13:37:34.684] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1214 < 35 for itrim = 99; old thr = 34.7206 ... break
[13:37:34.759] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:37:34.770] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:37:34.770] <TB3>     INFO:     run 1 of 1
[13:37:34.770] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:35.118] <TB3>     INFO: Expecting 5025280 events.
[13:38:10.724] <TB3>     INFO: 870456 events read in total (34891ms).
[13:38:45.824] <TB3>     INFO: 1738608 events read in total (69991ms).
[13:39:20.909] <TB3>     INFO: 2606056 events read in total (105076ms).
[13:39:55.716] <TB3>     INFO: 3464824 events read in total (139883ms).
[13:40:30.662] <TB3>     INFO: 4319608 events read in total (174829ms).
[13:40:59.440] <TB3>     INFO: 5025280 events read in total (203607ms).
[13:40:59.520] <TB3>     INFO: Test took 204751ms.
[13:40:59.702] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:00.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:01.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:03.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:04.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:06.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:07.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:09.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:11.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:12.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:14.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:15.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:17.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:18.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:20.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:22.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:23.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:25.218] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256286720
[13:41:25.220] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.299164 .. 51.015265
[13:41:25.294] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 61 (-1/-1) hits flags = 528 (plus default)
[13:41:25.305] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:25.305] <TB3>     INFO:     run 1 of 1
[13:41:25.305] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:25.647] <TB3>     INFO: Expecting 2030080 events.
[13:42:05.963] <TB3>     INFO: 1145632 events read in total (39601ms).
[13:42:37.074] <TB3>     INFO: 2030080 events read in total (70712ms).
[13:42:37.096] <TB3>     INFO: Test took 71791ms.
[13:42:37.138] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:37.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:38.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:39.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:40.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:41.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:42.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:43.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:44.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:45.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:46.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:47.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:48.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:49.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:50.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:51.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:52.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:53.467] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279314432
[13:42:53.549] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.594300 .. 44.450377
[13:42:53.625] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:42:53.637] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:53.637] <TB3>     INFO:     run 1 of 1
[13:42:53.637] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:53.985] <TB3>     INFO: Expecting 1630720 events.
[13:43:34.851] <TB3>     INFO: 1169592 events read in total (40151ms).
[13:43:51.562] <TB3>     INFO: 1630720 events read in total (56862ms).
[13:43:51.577] <TB3>     INFO: Test took 57940ms.
[13:43:51.610] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:51.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:52.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:53.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:54.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:55.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:56.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:57.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:58.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:59.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:00.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:01.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:02.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:03.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:04.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:05.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:06.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:06.961] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330936320
[13:44:07.043] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.628635 .. 40.839360
[13:44:07.120] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:44:07.130] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:07.130] <TB3>     INFO:     run 1 of 1
[13:44:07.130] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:07.473] <TB3>     INFO: Expecting 1397760 events.
[13:44:48.000] <TB3>     INFO: 1203312 events read in total (40812ms).
[13:44:56.166] <TB3>     INFO: 1397760 events read in total (47978ms).
[13:44:56.176] <TB3>     INFO: Test took 49046ms.
[13:44:56.203] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:56.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:57.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:58.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:59.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:59.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:00.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:01.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:02.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:03.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:04.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:05.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:06.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:07.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:08.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:09.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:10.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:10.003] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330936320
[13:45:11.085] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.898963 .. 40.839360
[13:45:11.162] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:45:11.173] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:11.173] <TB3>     INFO:     run 1 of 1
[13:45:11.173] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:11.522] <TB3>     INFO: Expecting 1297920 events.
[13:45:52.650] <TB3>     INFO: 1174416 events read in total (40414ms).
[13:45:57.435] <TB3>     INFO: 1297920 events read in total (45199ms).
[13:45:57.452] <TB3>     INFO: Test took 46280ms.
[13:45:57.483] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:57.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:58.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:59.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:00.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:01.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:02.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:03.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:04.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:05.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:05.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:06.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:07.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:08.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:09.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:10.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:11.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:12.629] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340602880
[13:46:12.712] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:46:12.713] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:46:12.724] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:12.724] <TB3>     INFO:     run 1 of 1
[13:46:12.724] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:13.071] <TB3>     INFO: Expecting 1364480 events.
[13:46:53.125] <TB3>     INFO: 1075728 events read in total (39339ms).
[13:47:04.131] <TB3>     INFO: 1364480 events read in total (50345ms).
[13:47:04.144] <TB3>     INFO: Test took 51420ms.
[13:47:04.177] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:04.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:05.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:06.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:07.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:08.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:09.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:10.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:11.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:12.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:12.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:13.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:14.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:15.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:16.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:17.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:18.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:19.806] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357257216
[13:47:19.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C0.dat
[13:47:19.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C1.dat
[13:47:19.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C2.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C3.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C4.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C5.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C6.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C7.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C8.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C9.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C10.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C11.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C12.dat
[13:47:19.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C13.dat
[13:47:19.847] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C14.dat
[13:47:19.847] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C15.dat
[13:47:19.847] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C0.dat
[13:47:19.855] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C1.dat
[13:47:19.862] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C2.dat
[13:47:19.869] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C3.dat
[13:47:19.876] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C4.dat
[13:47:19.883] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C5.dat
[13:47:19.890] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C6.dat
[13:47:19.896] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C7.dat
[13:47:19.903] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C8.dat
[13:47:19.910] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C9.dat
[13:47:19.917] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C10.dat
[13:47:19.923] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C11.dat
[13:47:19.930] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C12.dat
[13:47:19.937] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C13.dat
[13:47:19.944] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C14.dat
[13:47:19.951] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C15.dat
[13:47:19.958] <TB3>     INFO: PixTestTrim::trimTest() done
[13:47:19.958] <TB3>     INFO: vtrim:     111  98 108  94 126 110 107  99 103  94  90  93 112  98 109  99 
[13:47:19.958] <TB3>     INFO: vthrcomp:   99  87  88  87  86  85  91  89  93  82  85  94  93  93  97  95 
[13:47:19.958] <TB3>     INFO: vcal mean:  34.98  34.97  34.99  35.01  35.00  35.00  34.99  35.00  35.01  34.94  34.98  35.00  35.02  35.02  35.00  34.99 
[13:47:19.958] <TB3>     INFO: vcal RMS:    0.91   0.77   0.76   0.78   0.92   0.78   0.74   0.80   0.78   0.75   0.74   0.78   0.84   0.76   0.83   1.16 
[13:47:19.958] <TB3>     INFO: bits mean:   9.93  10.03   9.61  10.14   9.53  10.34   9.75   9.19   9.97  10.16  10.01   9.24  10.01   9.53  10.10   9.37 
[13:47:19.958] <TB3>     INFO: bits RMS:    2.60   2.53   2.41   2.59   2.65   2.31   2.51   2.50   2.46   2.47   2.52   2.77   2.42   2.61   2.58   2.76 
[13:47:19.968] <TB3>     INFO:    ----------------------------------------------------------------------
[13:47:19.968] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:47:19.968] <TB3>     INFO:    ----------------------------------------------------------------------
[13:47:19.971] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:47:19.971] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:47:19.981] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:47:19.981] <TB3>     INFO:     run 1 of 1
[13:47:19.981] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:20.325] <TB3>     INFO: Expecting 4160000 events.
[13:48:05.799] <TB3>     INFO: 1101905 events read in total (44759ms).
[13:48:50.966] <TB3>     INFO: 2192550 events read in total (89927ms).
[13:49:35.725] <TB3>     INFO: 3270525 events read in total (134686ms).
[13:50:12.021] <TB3>     INFO: 4160000 events read in total (170981ms).
[13:50:12.084] <TB3>     INFO: Test took 172104ms.
[13:50:12.223] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:12.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:14.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:16.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:18.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:20.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:21.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:23.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:25.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:27.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:29.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:31.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:33.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:35.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:36.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:38.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:40.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:42.499] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376139776
[13:50:42.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:50:42.573] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:50:42.573] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[13:50:42.583] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:50:42.583] <TB3>     INFO:     run 1 of 1
[13:50:42.584] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:42.926] <TB3>     INFO: Expecting 3744000 events.
[13:51:29.059] <TB3>     INFO: 1112620 events read in total (45418ms).
[13:52:14.283] <TB3>     INFO: 2211420 events read in total (90642ms).
[13:52:57.911] <TB3>     INFO: 3296610 events read in total (134270ms).
[13:53:16.710] <TB3>     INFO: 3744000 events read in total (153069ms).
[13:53:16.770] <TB3>     INFO: Test took 154186ms.
[13:53:16.896] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:17.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:19.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:20.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:22.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:24.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:26.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:28.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:30.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:32.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:33.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:35.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:37.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:39.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:41.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:42.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:44.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:46.508] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401330176
[13:53:46.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:53:46.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:53:46.582] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[13:53:46.593] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:53:46.593] <TB3>     INFO:     run 1 of 1
[13:53:46.593] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:46.938] <TB3>     INFO: Expecting 3473600 events.
[13:54:33.851] <TB3>     INFO: 1154485 events read in total (46198ms).
[13:55:20.330] <TB3>     INFO: 2289055 events read in total (92677ms).
[13:56:06.637] <TB3>     INFO: 3411750 events read in total (138984ms).
[13:56:09.558] <TB3>     INFO: 3473600 events read in total (141905ms).
[13:56:09.604] <TB3>     INFO: Test took 143011ms.
[13:56:09.711] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:09.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:11.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:13.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:15.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:16.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:18.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:20.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:21.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:23.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:25.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:27.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:28.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:30.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:32.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:34.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:35.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:37.481] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401330176
[13:56:37.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:56:37.558] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:56:37.558] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[13:56:37.568] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:37.568] <TB3>     INFO:     run 1 of 1
[13:56:37.568] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:37.910] <TB3>     INFO: Expecting 3536000 events.
[13:57:25.121] <TB3>     INFO: 1143065 events read in total (46496ms).
[13:58:09.425] <TB3>     INFO: 2267840 events read in total (90800ms).
[13:58:55.719] <TB3>     INFO: 3381100 events read in total (137094ms).
[13:59:02.383] <TB3>     INFO: 3536000 events read in total (143758ms).
[13:59:02.433] <TB3>     INFO: Test took 144865ms.
[13:59:02.544] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:02.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:04.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:06.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:07.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:09.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:11.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:13.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:14.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:16.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:18.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:20.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:21.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:23.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:25.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:27.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:28.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:30.637] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401371136
[13:59:30.638] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:59:30.712] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:59:30.712] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[13:59:30.722] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:30.722] <TB3>     INFO:     run 1 of 1
[13:59:30.722] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:31.067] <TB3>     INFO: Expecting 3473600 events.
[14:00:18.818] <TB3>     INFO: 1152390 events read in total (47036ms).
[14:01:03.138] <TB3>     INFO: 2286140 events read in total (91356ms).
[14:01:49.555] <TB3>     INFO: 3409050 events read in total (137774ms).
[14:01:52.531] <TB3>     INFO: 3473600 events read in total (140749ms).
[14:01:52.577] <TB3>     INFO: Test took 141855ms.
[14:01:52.684] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:52.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:54.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:56.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:58.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:59.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:01.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:03.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:05.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:06.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:08.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:10.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:12.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:13.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:15.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:17.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:19.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:20.741] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401371136
[14:02:20.742] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.75935, thr difference RMS: 1.5393
[14:02:20.742] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.85705, thr difference RMS: 1.24634
[14:02:20.742] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.37621, thr difference RMS: 1.12101
[14:02:20.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.52636, thr difference RMS: 1.26562
[14:02:20.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.14906, thr difference RMS: 1.55387
[14:02:20.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.50346, thr difference RMS: 1.36668
[14:02:20.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.65377, thr difference RMS: 1.15957
[14:02:20.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.27885, thr difference RMS: 1.48023
[14:02:20.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.70709, thr difference RMS: 1.49167
[14:02:20.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.35958, thr difference RMS: 1.22414
[14:02:20.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.49369, thr difference RMS: 1.17405
[14:02:20.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.40649, thr difference RMS: 1.35542
[14:02:20.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.57171, thr difference RMS: 1.5257
[14:02:20.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.32571, thr difference RMS: 1.2023
[14:02:20.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.06195, thr difference RMS: 1.56193
[14:02:20.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.70469, thr difference RMS: 1.92605
[14:02:20.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.81513, thr difference RMS: 1.51687
[14:02:20.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.80901, thr difference RMS: 1.21289
[14:02:20.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.38076, thr difference RMS: 1.10886
[14:02:20.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.51865, thr difference RMS: 1.23986
[14:02:20.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.99711, thr difference RMS: 1.57335
[14:02:20.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.45967, thr difference RMS: 1.34307
[14:02:20.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.58828, thr difference RMS: 1.13123
[14:02:20.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.10751, thr difference RMS: 1.4803
[14:02:20.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.61752, thr difference RMS: 1.5073
[14:02:20.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.34362, thr difference RMS: 1.22765
[14:02:20.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.50103, thr difference RMS: 1.12724
[14:02:20.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.329, thr difference RMS: 1.36158
[14:02:20.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.56282, thr difference RMS: 1.51665
[14:02:20.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.2577, thr difference RMS: 1.18114
[14:02:20.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.13295, thr difference RMS: 1.57147
[14:02:20.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.74997, thr difference RMS: 1.91865
[14:02:20.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.93229, thr difference RMS: 1.56992
[14:02:20.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.87404, thr difference RMS: 1.20794
[14:02:20.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.52709, thr difference RMS: 1.10127
[14:02:20.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.621, thr difference RMS: 1.24258
[14:02:20.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.06927, thr difference RMS: 1.58072
[14:02:20.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.6066, thr difference RMS: 1.34996
[14:02:20.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.62406, thr difference RMS: 1.12694
[14:02:20.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.25799, thr difference RMS: 1.48128
[14:02:20.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.59317, thr difference RMS: 1.50047
[14:02:20.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.37719, thr difference RMS: 1.20249
[14:02:20.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.60919, thr difference RMS: 1.13868
[14:02:20.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.39878, thr difference RMS: 1.34549
[14:02:20.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.67976, thr difference RMS: 1.50814
[14:02:20.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.41081, thr difference RMS: 1.1738
[14:02:20.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.29318, thr difference RMS: 1.56035
[14:02:20.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.89866, thr difference RMS: 1.92185
[14:02:20.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.008, thr difference RMS: 1.58175
[14:02:20.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.85666, thr difference RMS: 1.22439
[14:02:20.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.63763, thr difference RMS: 1.08766
[14:02:20.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.7074, thr difference RMS: 1.26508
[14:02:20.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.98835, thr difference RMS: 1.56312
[14:02:20.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.73916, thr difference RMS: 1.34027
[14:02:20.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.63987, thr difference RMS: 1.12258
[14:02:20.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.34395, thr difference RMS: 1.46593
[14:02:20.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.72153, thr difference RMS: 1.4805
[14:02:20.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.58596, thr difference RMS: 1.20414
[14:02:20.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.73245, thr difference RMS: 1.13538
[14:02:20.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.39496, thr difference RMS: 1.32262
[14:02:20.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.79241, thr difference RMS: 1.46952
[14:02:20.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.44161, thr difference RMS: 1.20764
[14:02:20.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.35885, thr difference RMS: 1.54406
[14:02:20.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.98727, thr difference RMS: 1.93341
[14:02:20.858] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:02:20.861] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2023 seconds
[14:02:20.861] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:02:21.570] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:02:21.570] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:02:21.572] <TB3>     INFO: ######################################################################
[14:02:21.572] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:02:21.572] <TB3>     INFO: ######################################################################
[14:02:21.573] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:21.573] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:02:21.573] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:21.573] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:02:21.583] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:02:21.583] <TB3>     INFO:     run 1 of 1
[14:02:21.583] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:21.929] <TB3>     INFO: Expecting 59072000 events.
[14:02:50.751] <TB3>     INFO: 1072600 events read in total (28108ms).
[14:03:19.117] <TB3>     INFO: 2141400 events read in total (56473ms).
[14:03:46.090] <TB3>     INFO: 3211800 events read in total (83446ms).
[14:04:14.665] <TB3>     INFO: 4283400 events read in total (112021ms).
[14:04:42.859] <TB3>     INFO: 5352000 events read in total (140215ms).
[14:05:11.316] <TB3>     INFO: 6423000 events read in total (168672ms).
[14:05:39.895] <TB3>     INFO: 7493000 events read in total (197251ms).
[14:06:07.355] <TB3>     INFO: 8561800 events read in total (224711ms).
[14:06:35.103] <TB3>     INFO: 9634200 events read in total (252459ms).
[14:07:03.442] <TB3>     INFO: 10702600 events read in total (280798ms).
[14:07:31.935] <TB3>     INFO: 11770800 events read in total (309291ms).
[14:08:00.172] <TB3>     INFO: 12842400 events read in total (337528ms).
[14:08:28.685] <TB3>     INFO: 13912200 events read in total (366041ms).
[14:08:55.624] <TB3>     INFO: 14981000 events read in total (392980ms).
[14:09:23.922] <TB3>     INFO: 16053200 events read in total (421278ms).
[14:09:52.161] <TB3>     INFO: 17122000 events read in total (449517ms).
[14:10:20.433] <TB3>     INFO: 18190600 events read in total (477789ms).
[14:10:48.667] <TB3>     INFO: 19263200 events read in total (506023ms).
[14:11:16.935] <TB3>     INFO: 20332200 events read in total (534291ms).
[14:11:45.188] <TB3>     INFO: 21402400 events read in total (562544ms).
[14:12:13.366] <TB3>     INFO: 22473000 events read in total (590722ms).
[14:12:41.588] <TB3>     INFO: 23541400 events read in total (618944ms).
[14:13:09.816] <TB3>     INFO: 24612800 events read in total (647172ms).
[14:13:38.088] <TB3>     INFO: 25683200 events read in total (675444ms).
[14:14:06.327] <TB3>     INFO: 26751800 events read in total (703683ms).
[14:14:34.642] <TB3>     INFO: 27822800 events read in total (731998ms).
[14:15:02.980] <TB3>     INFO: 28892800 events read in total (760336ms).
[14:15:31.201] <TB3>     INFO: 29961400 events read in total (788557ms).
[14:15:59.539] <TB3>     INFO: 31034000 events read in total (816895ms).
[14:16:27.886] <TB3>     INFO: 32102800 events read in total (845242ms).
[14:16:56.152] <TB3>     INFO: 33171000 events read in total (873508ms).
[14:17:24.511] <TB3>     INFO: 34243200 events read in total (901867ms).
[14:17:52.831] <TB3>     INFO: 35312000 events read in total (930187ms).
[14:18:21.138] <TB3>     INFO: 36380400 events read in total (958494ms).
[14:18:49.467] <TB3>     INFO: 37452600 events read in total (986823ms).
[14:19:17.828] <TB3>     INFO: 38521000 events read in total (1015184ms).
[14:19:46.117] <TB3>     INFO: 39589600 events read in total (1043473ms).
[14:20:14.556] <TB3>     INFO: 40662400 events read in total (1071912ms).
[14:20:42.860] <TB3>     INFO: 41731000 events read in total (1100216ms).
[14:21:11.133] <TB3>     INFO: 42799600 events read in total (1128489ms).
[14:21:39.440] <TB3>     INFO: 43870400 events read in total (1156796ms).
[14:22:07.762] <TB3>     INFO: 44938800 events read in total (1185118ms).
[14:22:36.032] <TB3>     INFO: 46007400 events read in total (1213388ms).
[14:23:04.338] <TB3>     INFO: 47079400 events read in total (1241694ms).
[14:23:32.713] <TB3>     INFO: 48148200 events read in total (1270069ms).
[14:24:01.061] <TB3>     INFO: 49216200 events read in total (1298417ms).
[14:24:29.341] <TB3>     INFO: 50287000 events read in total (1326697ms).
[14:24:57.571] <TB3>     INFO: 51356600 events read in total (1354927ms).
[14:25:25.986] <TB3>     INFO: 52425400 events read in total (1383342ms).
[14:25:54.310] <TB3>     INFO: 53494400 events read in total (1411666ms).
[14:26:22.691] <TB3>     INFO: 54564600 events read in total (1440047ms).
[14:26:51.044] <TB3>     INFO: 55632400 events read in total (1468400ms).
[14:27:19.368] <TB3>     INFO: 56700800 events read in total (1496724ms).
[14:27:47.697] <TB3>     INFO: 57773200 events read in total (1525053ms).
[14:28:16.062] <TB3>     INFO: 58842200 events read in total (1553418ms).
[14:28:22.409] <TB3>     INFO: 59072000 events read in total (1559765ms).
[14:28:22.428] <TB3>     INFO: Test took 1560845ms.
[14:28:22.486] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:22.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:22.624] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:23.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:23.816] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:24.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:24.966] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:26.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:26.156] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:27.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:27.332] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:28.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:28.527] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:29.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:29.705] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:30.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:30.916] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:32.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:32.096] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:33.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:33.258] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:34.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:34.420] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:35.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:35.610] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:36.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:36.783] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:37.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:37.987] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:39.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:39.160] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:40.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:40.337] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:41.523] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502607872
[14:28:41.558] <TB3>     INFO: PixTestScurves::scurves() done 
[14:28:41.558] <TB3>     INFO: Vcal mean:  35.09  35.09  35.09  35.07  35.15  35.10  35.07  35.09  35.13  35.09  35.10  35.12  35.16  35.08  35.09  35.00 
[14:28:41.558] <TB3>     INFO: Vcal RMS:    0.79   0.63   0.64   0.66   0.80   0.64   0.61   0.65   0.64   0.61   0.61   0.63   0.73   0.61   0.68   1.06 
[14:28:41.558] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:28:41.631] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:28:41.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:28:41.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:28:41.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:28:41.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:28:41.631] <TB3>     INFO: ######################################################################
[14:28:41.631] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:28:41.631] <TB3>     INFO: ######################################################################
[14:28:41.634] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:28:41.984] <TB3>     INFO: Expecting 41600 events.
[14:28:46.032] <TB3>     INFO: 41600 events read in total (3323ms).
[14:28:46.032] <TB3>     INFO: Test took 4397ms.
[14:28:46.041] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:46.041] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:28:46.041] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:28:46.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 51, 0] has eff 0/10
[14:28:46.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 51, 0]
[14:28:46.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:28:46.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:28:46.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:28:46.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:28:46.391] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:28:46.733] <TB3>     INFO: Expecting 41600 events.
[14:28:50.755] <TB3>     INFO: 41600 events read in total (3307ms).
[14:28:50.755] <TB3>     INFO: Test took 4364ms.
[14:28:50.763] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:50.763] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:28:50.763] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:28:50.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.053
[14:28:50.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[14:28:50.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.533
[14:28:50.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 195
[14:28:50.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.065
[14:28:50.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 179
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 189
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.753
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.656
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 184
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.431
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.105
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.353
[14:28:50.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.471
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 180
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.871
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.085
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.535
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 184
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.567
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.632
[14:28:50.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:28:50.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.341
[14:28:50.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[14:28:50.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:28:50.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:28:50.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:28:50.861] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:28:51.206] <TB3>     INFO: Expecting 41600 events.
[14:28:55.287] <TB3>     INFO: 41600 events read in total (3366ms).
[14:28:55.288] <TB3>     INFO: Test took 4427ms.
[14:28:55.296] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:55.296] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:28:55.296] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:28:55.299] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:28:55.300] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 61minph_roc = 14
[14:28:55.300] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8036
[14:28:55.300] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 67
[14:28:55.300] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.0637
[14:28:55.300] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 97
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8282
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 79
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.3144
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 89
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.313
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 81
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9729
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.1486
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 89
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9563
[14:28:55.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 77
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0745
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 79
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.7911
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 87
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8964
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 70
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5064
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.2163
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 88
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2676
[14:28:55.302] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 84
[14:28:55.303] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6065
[14:28:55.303] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 66
[14:28:55.303] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2822
[14:28:55.303] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,18] phvalue 74
[14:28:55.304] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[14:28:55.717] <TB3>     INFO: Expecting 2560 events.
[14:28:56.676] <TB3>     INFO: 2560 events read in total (245ms).
[14:28:56.676] <TB3>     INFO: Test took 1372ms.
[14:28:56.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:56.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 1 1
[14:28:57.184] <TB3>     INFO: Expecting 2560 events.
[14:28:58.140] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:58.141] <TB3>     INFO: Test took 1464ms.
[14:28:58.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:58.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 2 2
[14:28:58.648] <TB3>     INFO: Expecting 2560 events.
[14:28:59.604] <TB3>     INFO: 2560 events read in total (241ms).
[14:28:59.605] <TB3>     INFO: Test took 1464ms.
[14:28:59.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:59.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 3 3
[14:29:00.112] <TB3>     INFO: Expecting 2560 events.
[14:29:01.071] <TB3>     INFO: 2560 events read in total (244ms).
[14:29:01.071] <TB3>     INFO: Test took 1466ms.
[14:29:01.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:01.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 4 4
[14:29:01.579] <TB3>     INFO: Expecting 2560 events.
[14:29:02.537] <TB3>     INFO: 2560 events read in total (243ms).
[14:29:02.538] <TB3>     INFO: Test took 1466ms.
[14:29:02.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:02.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[14:29:03.047] <TB3>     INFO: Expecting 2560 events.
[14:29:04.005] <TB3>     INFO: 2560 events read in total (243ms).
[14:29:04.005] <TB3>     INFO: Test took 1466ms.
[14:29:04.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:04.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 6 6
[14:29:04.512] <TB3>     INFO: Expecting 2560 events.
[14:29:05.471] <TB3>     INFO: 2560 events read in total (243ms).
[14:29:05.471] <TB3>     INFO: Test took 1466ms.
[14:29:05.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:05.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 7 7
[14:29:05.979] <TB3>     INFO: Expecting 2560 events.
[14:29:06.937] <TB3>     INFO: 2560 events read in total (243ms).
[14:29:06.938] <TB3>     INFO: Test took 1466ms.
[14:29:06.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:06.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 8 8
[14:29:07.445] <TB3>     INFO: Expecting 2560 events.
[14:29:08.403] <TB3>     INFO: 2560 events read in total (243ms).
[14:29:08.403] <TB3>     INFO: Test took 1463ms.
[14:29:08.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:08.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 9 9
[14:29:08.911] <TB3>     INFO: Expecting 2560 events.
[14:29:09.868] <TB3>     INFO: 2560 events read in total (243ms).
[14:29:09.868] <TB3>     INFO: Test took 1465ms.
[14:29:09.868] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:09.868] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 10 10
[14:29:10.376] <TB3>     INFO: Expecting 2560 events.
[14:29:11.334] <TB3>     INFO: 2560 events read in total (242ms).
[14:29:11.335] <TB3>     INFO: Test took 1466ms.
[14:29:11.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:11.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:29:11.843] <TB3>     INFO: Expecting 2560 events.
[14:29:12.802] <TB3>     INFO: 2560 events read in total (244ms).
[14:29:12.802] <TB3>     INFO: Test took 1467ms.
[14:29:12.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:12.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[14:29:13.309] <TB3>     INFO: Expecting 2560 events.
[14:29:14.268] <TB3>     INFO: 2560 events read in total (244ms).
[14:29:14.269] <TB3>     INFO: Test took 1466ms.
[14:29:14.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:14.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 13 13
[14:29:14.776] <TB3>     INFO: Expecting 2560 events.
[14:29:15.736] <TB3>     INFO: 2560 events read in total (245ms).
[14:29:15.736] <TB3>     INFO: Test took 1467ms.
[14:29:15.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:15.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 14 14
[14:29:16.244] <TB3>     INFO: Expecting 2560 events.
[14:29:17.204] <TB3>     INFO: 2560 events read in total (245ms).
[14:29:17.205] <TB3>     INFO: Test took 1468ms.
[14:29:17.205] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:17.205] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 18, 15 15
[14:29:17.713] <TB3>     INFO: Expecting 2560 events.
[14:29:18.673] <TB3>     INFO: 2560 events read in total (245ms).
[14:29:18.673] <TB3>     INFO: Test took 1468ms.
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC6
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:29:18.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:29:18.679] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:19.182] <TB3>     INFO: Expecting 655360 events.
[14:29:30.972] <TB3>     INFO: 655360 events read in total (11075ms).
[14:29:30.983] <TB3>     INFO: Expecting 655360 events.
[14:29:42.568] <TB3>     INFO: 655360 events read in total (11016ms).
[14:29:42.584] <TB3>     INFO: Expecting 655360 events.
[14:29:54.269] <TB3>     INFO: 655360 events read in total (11121ms).
[14:29:54.289] <TB3>     INFO: Expecting 655360 events.
[14:30:05.872] <TB3>     INFO: 655360 events read in total (11020ms).
[14:30:05.896] <TB3>     INFO: Expecting 655360 events.
[14:30:17.600] <TB3>     INFO: 655360 events read in total (11146ms).
[14:30:17.629] <TB3>     INFO: Expecting 655360 events.
[14:30:29.190] <TB3>     INFO: 655360 events read in total (11014ms).
[14:30:29.222] <TB3>     INFO: Expecting 655360 events.
[14:30:40.722] <TB3>     INFO: 655360 events read in total (10950ms).
[14:30:40.760] <TB3>     INFO: Expecting 655360 events.
[14:30:52.386] <TB3>     INFO: 655360 events read in total (11082ms).
[14:30:52.426] <TB3>     INFO: Expecting 655360 events.
[14:31:03.001] <TB3>     INFO: 655360 events read in total (11034ms).
[14:31:04.045] <TB3>     INFO: Expecting 655360 events.
[14:31:15.775] <TB3>     INFO: 655360 events read in total (11193ms).
[14:31:15.824] <TB3>     INFO: Expecting 655360 events.
[14:31:27.422] <TB3>     INFO: 655360 events read in total (11065ms).
[14:31:27.474] <TB3>     INFO: Expecting 655360 events.
[14:31:39.095] <TB3>     INFO: 655360 events read in total (11092ms).
[14:31:39.154] <TB3>     INFO: Expecting 655360 events.
[14:31:50.778] <TB3>     INFO: 655360 events read in total (11098ms).
[14:31:50.841] <TB3>     INFO: Expecting 655360 events.
[14:32:02.464] <TB3>     INFO: 655360 events read in total (11097ms).
[14:32:02.529] <TB3>     INFO: Expecting 655360 events.
[14:32:14.287] <TB3>     INFO: 655360 events read in total (11232ms).
[14:32:14.356] <TB3>     INFO: Expecting 655360 events.
[14:32:25.988] <TB3>     INFO: 655360 events read in total (11105ms).
[14:32:26.064] <TB3>     INFO: Test took 187385ms.
[14:32:26.162] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:26.466] <TB3>     INFO: Expecting 655360 events.
[14:32:38.224] <TB3>     INFO: 655360 events read in total (11043ms).
[14:32:38.235] <TB3>     INFO: Expecting 655360 events.
[14:32:49.847] <TB3>     INFO: 655360 events read in total (11045ms).
[14:32:49.862] <TB3>     INFO: Expecting 655360 events.
[14:33:01.460] <TB3>     INFO: 655360 events read in total (11031ms).
[14:33:01.481] <TB3>     INFO: Expecting 655360 events.
[14:33:13.132] <TB3>     INFO: 655360 events read in total (11088ms).
[14:33:13.155] <TB3>     INFO: Expecting 655360 events.
[14:33:24.705] <TB3>     INFO: 655360 events read in total (10988ms).
[14:33:24.733] <TB3>     INFO: Expecting 655360 events.
[14:33:36.363] <TB3>     INFO: 655360 events read in total (11076ms).
[14:33:36.396] <TB3>     INFO: Expecting 655360 events.
[14:33:47.934] <TB3>     INFO: 655360 events read in total (10993ms).
[14:33:47.971] <TB3>     INFO: Expecting 655360 events.
[14:33:59.531] <TB3>     INFO: 655360 events read in total (11011ms).
[14:33:59.570] <TB3>     INFO: Expecting 655360 events.
[14:34:11.224] <TB3>     INFO: 655360 events read in total (11107ms).
[14:34:11.269] <TB3>     INFO: Expecting 655360 events.
[14:34:22.881] <TB3>     INFO: 655360 events read in total (11076ms).
[14:34:22.932] <TB3>     INFO: Expecting 655360 events.
[14:34:34.638] <TB3>     INFO: 655360 events read in total (11179ms).
[14:34:34.691] <TB3>     INFO: Expecting 655360 events.
[14:34:46.364] <TB3>     INFO: 655360 events read in total (11144ms).
[14:34:46.425] <TB3>     INFO: Expecting 655360 events.
[14:34:57.991] <TB3>     INFO: 655360 events read in total (11040ms).
[14:34:58.054] <TB3>     INFO: Expecting 655360 events.
[14:35:09.774] <TB3>     INFO: 655360 events read in total (11193ms).
[14:35:09.840] <TB3>     INFO: Expecting 655360 events.
[14:35:21.448] <TB3>     INFO: 655360 events read in total (11082ms).
[14:35:21.517] <TB3>     INFO: Expecting 655360 events.
[14:35:33.111] <TB3>     INFO: 655360 events read in total (11068ms).
[14:35:33.185] <TB3>     INFO: Test took 187023ms.
[14:35:33.365] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.366] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:35:33.366] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.366] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:35:33.366] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:35:33.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:35:33.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:35:33.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.368] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:35:33.368] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.368] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:35:33.368] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:35:33.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:35:33.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:35:33.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:35:33.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:35:33.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:35:33.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:35:33.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:35:33.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:33.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:35:33.372] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.379] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.386] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.393] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.400] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.407] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:35:33.414] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:35:33.421] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:35:33.428] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:35:33.435] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:35:33.442] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:35:33.449] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.456] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.463] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.470] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.477] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.484] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.491] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.498] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:35:33.505] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:35:33.512] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:35:33.519] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.525] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.532] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.539] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:35:33.547] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:35:33.554] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:35:33.562] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:35:33.570] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:35:33.577] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:33.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:35:33.614] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C0.dat
[14:35:33.614] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C1.dat
[14:35:33.614] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C2.dat
[14:35:33.614] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C3.dat
[14:35:33.614] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C4.dat
[14:35:33.614] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C5.dat
[14:35:33.614] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C6.dat
[14:35:33.615] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C7.dat
[14:35:33.615] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C8.dat
[14:35:33.615] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C9.dat
[14:35:33.615] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C10.dat
[14:35:33.615] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C11.dat
[14:35:33.615] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C12.dat
[14:35:33.615] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C13.dat
[14:35:33.615] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C14.dat
[14:35:33.615] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C15.dat
[14:35:33.966] <TB3>     INFO: Expecting 41600 events.
[14:35:37.833] <TB3>     INFO: 41600 events read in total (3152ms).
[14:35:37.834] <TB3>     INFO: Test took 4215ms.
[14:35:38.491] <TB3>     INFO: Expecting 41600 events.
[14:35:42.344] <TB3>     INFO: 41600 events read in total (3139ms).
[14:35:42.345] <TB3>     INFO: Test took 4203ms.
[14:35:42.001] <TB3>     INFO: Expecting 41600 events.
[14:35:46.819] <TB3>     INFO: 41600 events read in total (3104ms).
[14:35:46.819] <TB3>     INFO: Test took 4164ms.
[14:35:47.126] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:47.258] <TB3>     INFO: Expecting 2560 events.
[14:35:48.215] <TB3>     INFO: 2560 events read in total (242ms).
[14:35:48.215] <TB3>     INFO: Test took 1089ms.
[14:35:48.217] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:48.724] <TB3>     INFO: Expecting 2560 events.
[14:35:49.683] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:49.683] <TB3>     INFO: Test took 1466ms.
[14:35:49.685] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:50.192] <TB3>     INFO: Expecting 2560 events.
[14:35:51.149] <TB3>     INFO: 2560 events read in total (242ms).
[14:35:51.150] <TB3>     INFO: Test took 1465ms.
[14:35:51.153] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:51.658] <TB3>     INFO: Expecting 2560 events.
[14:35:52.617] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:52.618] <TB3>     INFO: Test took 1465ms.
[14:35:52.620] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:53.126] <TB3>     INFO: Expecting 2560 events.
[14:35:54.084] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:54.084] <TB3>     INFO: Test took 1464ms.
[14:35:54.086] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:54.593] <TB3>     INFO: Expecting 2560 events.
[14:35:55.551] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:55.552] <TB3>     INFO: Test took 1466ms.
[14:35:55.554] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:56.060] <TB3>     INFO: Expecting 2560 events.
[14:35:57.018] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:57.018] <TB3>     INFO: Test took 1464ms.
[14:35:57.020] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:57.527] <TB3>     INFO: Expecting 2560 events.
[14:35:58.485] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:58.485] <TB3>     INFO: Test took 1465ms.
[14:35:58.487] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:58.994] <TB3>     INFO: Expecting 2560 events.
[14:35:59.953] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:59.953] <TB3>     INFO: Test took 1466ms.
[14:35:59.955] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:00.462] <TB3>     INFO: Expecting 2560 events.
[14:36:01.418] <TB3>     INFO: 2560 events read in total (241ms).
[14:36:01.418] <TB3>     INFO: Test took 1463ms.
[14:36:01.420] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:01.927] <TB3>     INFO: Expecting 2560 events.
[14:36:02.887] <TB3>     INFO: 2560 events read in total (245ms).
[14:36:02.887] <TB3>     INFO: Test took 1467ms.
[14:36:02.889] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:03.396] <TB3>     INFO: Expecting 2560 events.
[14:36:04.355] <TB3>     INFO: 2560 events read in total (244ms).
[14:36:04.356] <TB3>     INFO: Test took 1467ms.
[14:36:04.359] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:04.864] <TB3>     INFO: Expecting 2560 events.
[14:36:05.824] <TB3>     INFO: 2560 events read in total (245ms).
[14:36:05.825] <TB3>     INFO: Test took 1466ms.
[14:36:05.827] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:06.334] <TB3>     INFO: Expecting 2560 events.
[14:36:07.293] <TB3>     INFO: 2560 events read in total (244ms).
[14:36:07.294] <TB3>     INFO: Test took 1467ms.
[14:36:07.296] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:07.802] <TB3>     INFO: Expecting 2560 events.
[14:36:08.763] <TB3>     INFO: 2560 events read in total (246ms).
[14:36:08.763] <TB3>     INFO: Test took 1467ms.
[14:36:08.766] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:09.271] <TB3>     INFO: Expecting 2560 events.
[14:36:10.229] <TB3>     INFO: 2560 events read in total (243ms).
[14:36:10.229] <TB3>     INFO: Test took 1463ms.
[14:36:10.232] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:10.738] <TB3>     INFO: Expecting 2560 events.
[14:36:11.697] <TB3>     INFO: 2560 events read in total (244ms).
[14:36:11.698] <TB3>     INFO: Test took 1467ms.
[14:36:11.699] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:12.206] <TB3>     INFO: Expecting 2560 events.
[14:36:13.164] <TB3>     INFO: 2560 events read in total (243ms).
[14:36:13.165] <TB3>     INFO: Test took 1466ms.
[14:36:13.168] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:13.673] <TB3>     INFO: Expecting 2560 events.
[14:36:14.633] <TB3>     INFO: 2560 events read in total (245ms).
[14:36:14.633] <TB3>     INFO: Test took 1465ms.
[14:36:14.636] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:15.141] <TB3>     INFO: Expecting 2560 events.
[14:36:16.101] <TB3>     INFO: 2560 events read in total (245ms).
[14:36:16.101] <TB3>     INFO: Test took 1465ms.
[14:36:16.103] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:16.609] <TB3>     INFO: Expecting 2560 events.
[14:36:17.569] <TB3>     INFO: 2560 events read in total (245ms).
[14:36:17.569] <TB3>     INFO: Test took 1466ms.
[14:36:17.571] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:18.079] <TB3>     INFO: Expecting 2560 events.
[14:36:19.037] <TB3>     INFO: 2560 events read in total (243ms).
[14:36:19.037] <TB3>     INFO: Test took 1466ms.
[14:36:19.039] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:19.546] <TB3>     INFO: Expecting 2560 events.
[14:36:20.504] <TB3>     INFO: 2560 events read in total (243ms).
[14:36:20.505] <TB3>     INFO: Test took 1466ms.
[14:36:20.507] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:21.013] <TB3>     INFO: Expecting 2560 events.
[14:36:21.972] <TB3>     INFO: 2560 events read in total (244ms).
[14:36:21.973] <TB3>     INFO: Test took 1466ms.
[14:36:21.975] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:22.482] <TB3>     INFO: Expecting 2560 events.
[14:36:23.440] <TB3>     INFO: 2560 events read in total (243ms).
[14:36:23.440] <TB3>     INFO: Test took 1465ms.
[14:36:23.443] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:23.949] <TB3>     INFO: Expecting 2560 events.
[14:36:24.907] <TB3>     INFO: 2560 events read in total (243ms).
[14:36:24.908] <TB3>     INFO: Test took 1465ms.
[14:36:24.910] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:25.416] <TB3>     INFO: Expecting 2560 events.
[14:36:26.374] <TB3>     INFO: 2560 events read in total (243ms).
[14:36:26.374] <TB3>     INFO: Test took 1464ms.
[14:36:26.376] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:26.883] <TB3>     INFO: Expecting 2560 events.
[14:36:27.842] <TB3>     INFO: 2560 events read in total (244ms).
[14:36:27.842] <TB3>     INFO: Test took 1466ms.
[14:36:27.844] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:28.351] <TB3>     INFO: Expecting 2560 events.
[14:36:29.310] <TB3>     INFO: 2560 events read in total (244ms).
[14:36:29.310] <TB3>     INFO: Test took 1466ms.
[14:36:29.313] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:29.819] <TB3>     INFO: Expecting 2560 events.
[14:36:30.779] <TB3>     INFO: 2560 events read in total (245ms).
[14:36:30.779] <TB3>     INFO: Test took 1466ms.
[14:36:30.782] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:31.288] <TB3>     INFO: Expecting 2560 events.
[14:36:32.249] <TB3>     INFO: 2560 events read in total (246ms).
[14:36:32.249] <TB3>     INFO: Test took 1468ms.
[14:36:32.251] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:32.758] <TB3>     INFO: Expecting 2560 events.
[14:36:33.718] <TB3>     INFO: 2560 events read in total (245ms).
[14:36:33.719] <TB3>     INFO: Test took 1468ms.
[14:36:34.734] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:36:34.734] <TB3>     INFO: PH scale (per ROC):    74  86  82  84  66  86  82  74  80  80  94  70  74  89  89  80
[14:36:34.734] <TB3>     INFO: PH offset (per ROC):  181 149 166 155 176 160 158 174 166 159 170 176 165 159 176 173
[14:36:34.907] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:36:34.910] <TB3>     INFO: ######################################################################
[14:36:34.910] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:36:34.910] <TB3>     INFO: ######################################################################
[14:36:34.910] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:36:34.921] <TB3>     INFO: scanning low vcal = 10
[14:36:35.265] <TB3>     INFO: Expecting 41600 events.
[14:36:38.983] <TB3>     INFO: 41600 events read in total (3003ms).
[14:36:38.983] <TB3>     INFO: Test took 4062ms.
[14:36:38.985] <TB3>     INFO: scanning low vcal = 20
[14:36:39.492] <TB3>     INFO: Expecting 41600 events.
[14:36:43.207] <TB3>     INFO: 41600 events read in total (3000ms).
[14:36:43.207] <TB3>     INFO: Test took 4222ms.
[14:36:43.210] <TB3>     INFO: scanning low vcal = 30
[14:36:43.715] <TB3>     INFO: Expecting 41600 events.
[14:36:47.441] <TB3>     INFO: 41600 events read in total (3011ms).
[14:36:47.442] <TB3>     INFO: Test took 4232ms.
[14:36:47.443] <TB3>     INFO: scanning low vcal = 40
[14:36:47.946] <TB3>     INFO: Expecting 41600 events.
[14:36:52.174] <TB3>     INFO: 41600 events read in total (3513ms).
[14:36:52.175] <TB3>     INFO: Test took 4731ms.
[14:36:52.178] <TB3>     INFO: scanning low vcal = 50
[14:36:52.601] <TB3>     INFO: Expecting 41600 events.
[14:36:56.846] <TB3>     INFO: 41600 events read in total (3531ms).
[14:36:56.847] <TB3>     INFO: Test took 4669ms.
[14:36:56.850] <TB3>     INFO: scanning low vcal = 60
[14:36:57.273] <TB3>     INFO: Expecting 41600 events.
[14:37:01.553] <TB3>     INFO: 41600 events read in total (3566ms).
[14:37:01.554] <TB3>     INFO: Test took 4704ms.
[14:37:01.556] <TB3>     INFO: scanning low vcal = 70
[14:37:01.977] <TB3>     INFO: Expecting 41600 events.
[14:37:06.247] <TB3>     INFO: 41600 events read in total (3556ms).
[14:37:06.248] <TB3>     INFO: Test took 4691ms.
[14:37:06.251] <TB3>     INFO: scanning low vcal = 80
[14:37:06.674] <TB3>     INFO: Expecting 41600 events.
[14:37:10.936] <TB3>     INFO: 41600 events read in total (3547ms).
[14:37:10.937] <TB3>     INFO: Test took 4686ms.
[14:37:10.940] <TB3>     INFO: scanning low vcal = 90
[14:37:11.359] <TB3>     INFO: Expecting 41600 events.
[14:37:15.607] <TB3>     INFO: 41600 events read in total (3533ms).
[14:37:15.608] <TB3>     INFO: Test took 4668ms.
[14:37:15.611] <TB3>     INFO: scanning low vcal = 100
[14:37:16.036] <TB3>     INFO: Expecting 41600 events.
[14:37:20.426] <TB3>     INFO: 41600 events read in total (3675ms).
[14:37:20.427] <TB3>     INFO: Test took 4816ms.
[14:37:20.429] <TB3>     INFO: scanning low vcal = 110
[14:37:20.850] <TB3>     INFO: Expecting 41600 events.
[14:37:25.115] <TB3>     INFO: 41600 events read in total (3550ms).
[14:37:25.116] <TB3>     INFO: Test took 4686ms.
[14:37:25.118] <TB3>     INFO: scanning low vcal = 120
[14:37:25.542] <TB3>     INFO: Expecting 41600 events.
[14:37:29.822] <TB3>     INFO: 41600 events read in total (3565ms).
[14:37:29.823] <TB3>     INFO: Test took 4704ms.
[14:37:29.826] <TB3>     INFO: scanning low vcal = 130
[14:37:30.247] <TB3>     INFO: Expecting 41600 events.
[14:37:34.516] <TB3>     INFO: 41600 events read in total (3554ms).
[14:37:34.517] <TB3>     INFO: Test took 4691ms.
[14:37:34.520] <TB3>     INFO: scanning low vcal = 140
[14:37:34.944] <TB3>     INFO: Expecting 41600 events.
[14:37:39.199] <TB3>     INFO: 41600 events read in total (3540ms).
[14:37:39.200] <TB3>     INFO: Test took 4680ms.
[14:37:39.203] <TB3>     INFO: scanning low vcal = 150
[14:37:39.626] <TB3>     INFO: Expecting 41600 events.
[14:37:43.879] <TB3>     INFO: 41600 events read in total (3537ms).
[14:37:43.879] <TB3>     INFO: Test took 4676ms.
[14:37:43.883] <TB3>     INFO: scanning low vcal = 160
[14:37:44.303] <TB3>     INFO: Expecting 41600 events.
[14:37:48.547] <TB3>     INFO: 41600 events read in total (3529ms).
[14:37:48.548] <TB3>     INFO: Test took 4665ms.
[14:37:48.551] <TB3>     INFO: scanning low vcal = 170
[14:37:48.973] <TB3>     INFO: Expecting 41600 events.
[14:37:53.225] <TB3>     INFO: 41600 events read in total (3537ms).
[14:37:53.225] <TB3>     INFO: Test took 4674ms.
[14:37:53.230] <TB3>     INFO: scanning low vcal = 180
[14:37:53.651] <TB3>     INFO: Expecting 41600 events.
[14:37:57.927] <TB3>     INFO: 41600 events read in total (3561ms).
[14:37:57.927] <TB3>     INFO: Test took 4697ms.
[14:37:57.930] <TB3>     INFO: scanning low vcal = 190
[14:37:58.349] <TB3>     INFO: Expecting 41600 events.
[14:38:02.619] <TB3>     INFO: 41600 events read in total (3555ms).
[14:38:02.620] <TB3>     INFO: Test took 4690ms.
[14:38:02.622] <TB3>     INFO: scanning low vcal = 200
[14:38:03.044] <TB3>     INFO: Expecting 41600 events.
[14:38:07.305] <TB3>     INFO: 41600 events read in total (3546ms).
[14:38:07.305] <TB3>     INFO: Test took 4682ms.
[14:38:07.308] <TB3>     INFO: scanning low vcal = 210
[14:38:07.731] <TB3>     INFO: Expecting 41600 events.
[14:38:11.992] <TB3>     INFO: 41600 events read in total (3546ms).
[14:38:11.993] <TB3>     INFO: Test took 4685ms.
[14:38:11.996] <TB3>     INFO: scanning low vcal = 220
[14:38:12.414] <TB3>     INFO: Expecting 41600 events.
[14:38:16.666] <TB3>     INFO: 41600 events read in total (3537ms).
[14:38:16.667] <TB3>     INFO: Test took 4671ms.
[14:38:16.670] <TB3>     INFO: scanning low vcal = 230
[14:38:17.091] <TB3>     INFO: Expecting 41600 events.
[14:38:21.350] <TB3>     INFO: 41600 events read in total (3544ms).
[14:38:21.351] <TB3>     INFO: Test took 4681ms.
[14:38:21.354] <TB3>     INFO: scanning low vcal = 240
[14:38:21.774] <TB3>     INFO: Expecting 41600 events.
[14:38:26.057] <TB3>     INFO: 41600 events read in total (3568ms).
[14:38:26.058] <TB3>     INFO: Test took 4704ms.
[14:38:26.062] <TB3>     INFO: scanning low vcal = 250
[14:38:26.481] <TB3>     INFO: Expecting 41600 events.
[14:38:30.760] <TB3>     INFO: 41600 events read in total (3564ms).
[14:38:30.761] <TB3>     INFO: Test took 4699ms.
[14:38:30.765] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:38:31.186] <TB3>     INFO: Expecting 41600 events.
[14:38:35.452] <TB3>     INFO: 41600 events read in total (3551ms).
[14:38:35.454] <TB3>     INFO: Test took 4689ms.
[14:38:35.457] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:38:35.879] <TB3>     INFO: Expecting 41600 events.
[14:38:40.119] <TB3>     INFO: 41600 events read in total (3525ms).
[14:38:40.120] <TB3>     INFO: Test took 4663ms.
[14:38:40.123] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:38:40.545] <TB3>     INFO: Expecting 41600 events.
[14:38:44.806] <TB3>     INFO: 41600 events read in total (3546ms).
[14:38:44.806] <TB3>     INFO: Test took 4683ms.
[14:38:44.810] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:38:45.232] <TB3>     INFO: Expecting 41600 events.
[14:38:49.495] <TB3>     INFO: 41600 events read in total (3548ms).
[14:38:49.496] <TB3>     INFO: Test took 4686ms.
[14:38:49.501] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:38:49.922] <TB3>     INFO: Expecting 41600 events.
[14:38:54.191] <TB3>     INFO: 41600 events read in total (3555ms).
[14:38:54.192] <TB3>     INFO: Test took 4691ms.
[14:38:54.736] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:38:54.739] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:38:54.739] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:38:54.739] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:38:54.739] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:38:54.739] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:38:54.740] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:38:54.740] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:38:54.740] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:38:54.740] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:38:54.740] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:38:54.741] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:38:54.741] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:38:54.741] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:38:54.741] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:38:54.741] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:38:54.741] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:39:33.448] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:39:33.449] <TB3>     INFO: non-linearity mean:  0.956 0.959 0.961 0.955 0.957 0.957 0.959 0.957 0.959 0.960 0.960 0.965 0.957 0.954 0.968 0.963
[14:39:33.450] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.005 0.006 0.005 0.006 0.006 0.005 0.006 0.005 0.005 0.006 0.006 0.004 0.005
[14:39:33.451] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:39:33.473] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:39:33.496] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:39:33.519] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:39:33.541] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:39:33.563] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:39:33.586] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:39:33.609] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:39:33.631] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:39:33.653] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:39:33.676] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:39:33.698] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:39:33.720] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:39:33.743] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:39:33.765] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:39:33.787] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NS_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:39:33.809] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:39:33.809] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:39:33.817] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:39:33.817] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:39:33.820] <TB3>     INFO: ######################################################################
[14:39:33.820] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:39:33.820] <TB3>     INFO: ######################################################################
[14:39:33.822] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:39:33.833] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:33.833] <TB3>     INFO:     run 1 of 1
[14:39:33.833] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:34.180] <TB3>     INFO: Expecting 3120000 events.
[14:40:23.377] <TB3>     INFO: 1233805 events read in total (48483ms).
[14:41:11.786] <TB3>     INFO: 2460860 events read in total (96893ms).
[14:41:37.913] <TB3>     INFO: 3120000 events read in total (123019ms).
[14:41:37.954] <TB3>     INFO: Test took 124121ms.
[14:41:38.036] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:38.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:39.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:41.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:42.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:44.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:45.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:46.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:48.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:49.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:51.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:52.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:54.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:55.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:57.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:58.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:00.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:01.684] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 431681536
[14:42:01.715] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:42:01.715] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5006, RMS = 1.71208
[14:42:01.715] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:42:01.715] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:42:01.715] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6716, RMS = 1.37442
[14:42:01.715] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:42:01.716] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:42:01.716] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.449, RMS = 1.3569
[14:42:01.716] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:01.716] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:42:01.716] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0123, RMS = 1.94037
[14:42:01.716] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:42:01.718] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:42:01.718] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5701, RMS = 1.93141
[14:42:01.718] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:42:01.718] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:42:01.718] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1247, RMS = 2.00494
[14:42:01.718] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:42:01.719] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:42:01.719] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1929, RMS = 1.57497
[14:42:01.719] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:01.719] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:42:01.719] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4593, RMS = 2.03897
[14:42:01.719] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:01.721] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:42:01.721] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.0392, RMS = 2.12045
[14:42:01.721] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[14:42:01.721] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:42:01.721] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.3043, RMS = 3.03637
[14:42:01.721] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:42:01.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:42:01.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0712, RMS = 1.55524
[14:42:01.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:42:01.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:42:01.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.699, RMS = 1.90757
[14:42:01.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:01.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:42:01.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9646, RMS = 1.46062
[14:42:01.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:01.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:42:01.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7341, RMS = 2.243
[14:42:01.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:42:01.725] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:42:01.725] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3238, RMS = 2.1059
[14:42:01.725] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:01.725] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:42:01.725] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.117, RMS = 1.8169
[14:42:01.725] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[14:42:01.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:42:01.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6101, RMS = 1.33774
[14:42:01.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:42:01.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:42:01.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1918, RMS = 1.14805
[14:42:01.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:01.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:42:01.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.1819, RMS = 2.32374
[14:42:01.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:42:01.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:42:01.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2413, RMS = 2.13205
[14:42:01.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:42:01.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:42:01.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9086, RMS = 1.90436
[14:42:01.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:42:01.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:42:01.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.1067, RMS = 1.68597
[14:42:01.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[14:42:01.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:42:01.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5341, RMS = 1.2704
[14:42:01.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:01.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:42:01.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2246, RMS = 2.31661
[14:42:01.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:42:01.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:42:01.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0445, RMS = 1.83275
[14:42:01.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:42:01.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:42:01.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.1501, RMS = 1.91663
[14:42:01.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:42:01.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:42:01.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0336, RMS = 1.06823
[14:42:01.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:01.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:42:01.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2622, RMS = 2.08832
[14:42:01.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:42:01.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:42:01.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8729, RMS = 1.36063
[14:42:01.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:42:01.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:42:01.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.779, RMS = 1.4613
[14:42:01.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:01.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:42:01.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6044, RMS = 1.26761
[14:42:01.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:42:01.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:42:01.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7446, RMS = 1.01731
[14:42:01.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:01.741] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[14:42:01.741] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    1    0    0    1    0    1    0    0    4
[14:42:01.741] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:42:01.842] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:42:01.842] <TB3>     INFO: enter test to run
[14:42:01.842] <TB3>     INFO:   test:  no parameter change
[14:42:01.843] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[14:42:01.845] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459mA
[14:42:01.845] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[14:42:01.845] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:42:02.360] <TB3>    QUIET: Connection to board 24 closed.
[14:42:02.361] <TB3>     INFO: pXar: this is the end, my friend
[14:42:02.361] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
