---
tags:
  - balanced
  - branch-prediction
  - cpu-optimization
  - intermediate
  - medium-read
  - out-of-order-execution
  - spectre-meltdown
  - tomasulo-algorithm
  - ì‹œìŠ¤í…œí”„ë¡œê·¸ë˜ë°
difficulty: INTERMEDIATE
learning_time: "4-6ì‹œê°„"
main_topic: "ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°"
priority_score: 4
---

# 2.1.3: ë¶„ê¸° ì˜ˆì¸¡ê³¼ Out-of-Order ì‹¤í–‰

## 3. ë¶„ê¸° ì˜ˆì¸¡

### 3.1 ë¶„ê¸° ì˜ˆì¸¡ê¸°: CPUì˜ ìˆ˜ì •êµ¬ìŠ¬ ğŸ”®

**ìœ ëª…í•œ Stack Overflow ì§ˆë¬¸ì˜ ë¹„ë°€**

"ì™œ ì •ë ¬ëœ ë°°ì—´ì´ ë” ë¹ ë¥¸ê°€ìš”?"ë¼ëŠ” ì§ˆë¬¸ì´ 10ë§Œ íˆ¬í‘œë¥¼ ë°›ì€ ì´ìœ :

```c
// ì‹¤í—˜ 1: ëœë¤ ë°ì´í„°
for (int i = 0; i < N; i++) {
    if (data[i] >= 128)  // 50% í™•ë¥  - ì˜ˆì¸¡ ë¶ˆê°€!
        sum += data[i];   
}
// ì‹œê°„: 11.5ì´ˆ

// ì‹¤í—˜ 2: ì •ë ¬ëœ ë°ì´í„°
sort(data, N);
for (int i = 0; i < N; i++) {
    if (data[i] >= 128)  // ì²˜ìŒì—” false, ë‚˜ì¤‘ì—” true - ì˜ˆì¸¡ ì‰¬ì›€!
        sum += data[i];
}
// ì‹œê°„: 2.8ì´ˆ - 4ë°° ë¹ ë¦„!
```

**ë¶„ê¸° ì˜ˆì¸¡ê¸°ì˜ í•™ìŠµ ê³¼ì •**

ì œê°€ CPU ì‹œë®¬ë ˆì´í„°ë¡œ ê´€ì°°í•œ ê²°ê³¼:

```text
Loop 1: if(true)  â†’ ì˜ˆì¸¡: false âŒ (miss)
Loop 2: if(true)  â†’ ì˜ˆì¸¡: false âŒ (miss)
Loop 3: if(true)  â†’ ì˜ˆì¸¡: true  âœ… (í•™ìŠµë¨!)
Loop 4: if(true)  â†’ ì˜ˆì¸¡: true  âœ…
...
ì •í™•ë„: ì²˜ìŒ 50% â†’ í•™ìŠµ í›„ 95%
```

## ğŸ§  ë¶„ê¸° ì˜ˆì¸¡ê¸° ì‘ë™ ì›ë¦¬

```mermaid
graph TD
    A["í”„ë¡œê·¸ë¨ ì‹¤í–‰"] --> B["if ë¬¸ ë°œê²¬"]
    B --> C["ë¶„ê¸° ì˜ˆì¸¡ê¸° ì¡°íšŒ"]
    C --> D{"ì˜ˆì¸¡ ê²°ê³¼"}
    
    D --> |"taken"| E["ì í”„í•  ì£¼ì†Œë¡œ
íŒŒì´í”„ë¼ì¸ ì±„ì›€"]
    D --> |"not taken"| F["ìˆœì°¨ ì‹¤í–‰ìœ¼ë¡œ
íŒŒì´í”„ë¼ì¸ ì±„ì›€"]
    
    E --> G["ì‹¤ì œ ë¶„ê¸° ê²°ê³¼ í™•ì¸"]
    F --> G
    
    G --> H{"ì˜ˆì¸¡ì´ ë§ì•˜ë‚˜?"}
    
    H --> |"ë§ìŒ âœ…"| I["ê³„ì† ì‹¤í–‰
ì˜ˆì¸¡ê¸° ê°•í™” í•™ìŠµ"]
    H --> |"í‹€ë¦¼ âŒ"| J["íŒŒì´í”„ë¼ì¸ í”ŒëŸ¬ì‹œ
20 ì‚¬ì´í´ ì†ì‹¤"]
    
    J --> K["ì˜¬ë°”ë¥¸ ì£¼ì†Œë¡œ ì í”„"]
    K --> L["ì˜ˆì¸¡ê¸° íŒ¨í„´ ì—…ë°ì´íŠ¸"]
    I --> L
    L --> A
    
    style D fill:#ffeb3b,color:#000
    style I fill:#4caf50,color:#fff
    style J fill:#f44336,color:#fff
```

## ğŸ“Š ë¶„ê¸° ì˜ˆì¸¡ ì„±ëŠ¥ ë¹„êµ

```mermaid
graph LR
    subgraph "ì •ë ¬ë˜ì§€ ì•Šì€ ë°°ì—´"
        A1["if(data[0] >= 128)"] --> A2["50% í™•ë¥ "]
        A2 --> A3["ì˜ˆì¸¡ ì–´ë ¤ì›€"]
        A3 --> A4["11.5ì´ˆ"]
    end
    
    subgraph "ì •ë ¬ëœ ë°°ì—´"
        B1["if(data[0] >= 128)"] --> B2["íŒ¨í„´ ì¡´ì¬"]
        B2 --> B3["ì˜ˆì¸¡ ì‰¬ì›€"]
        B3 --> B4["2.8ì´ˆ"]
    end
    
    A4 --> C["4ë°° ì°¨ì´!"]
    B4 --> C
    
    style A4 fill:#f44336,color:#fff
    style B4 fill:#4caf50,color:#fff
    style C fill:#ff9800,color:#fff
```

```c
// 2ë¹„íŠ¸ í¬í™” ì¹´ìš´í„° ë¶„ê¸° ì˜ˆì¸¡ê¸°
// ê° ë¶„ê¸° ëª…ë ¹ì–´ì˜ ê³¼ê±° í–‰ë™ì„ í•™ìŠµí•˜ì—¬ ë¯¸ë˜ë¥¼ ì˜ˆì¸¡í•œë‹¤
typedef enum {
    STRONGLY_NOT_TAKEN = 0,  // 00 - "í™•ì‹¤íˆ ì í”„ ì•ˆí•¨" 
    WEAKLY_NOT_TAKEN = 1,    // 01 - "ì•„ë§ˆ ì í”„ ì•ˆí•¨" 
    WEAKLY_TAKEN = 2,        // 10 - "ì•„ë§ˆ ì í”„í•¨"
    STRONGLY_TAKEN = 3       // 11 - "í™•ì‹¤íˆ ì í”„í•¨"
} branch_state_t;

// ë¶„ê¸° ì˜ˆì¸¡ í…Œì´ë¸” - CPU ë‚´ë¶€ì˜ "ê²½í—˜ ê¸°ë¡ë¶€"
// 4096ê°œ ì—”íŠ¸ë¦¬ = ì•½ 16KB ë©”ëª¨ë¦¬ë¡œ ì „ì²´ í”„ë¡œê·¸ë¨ ì„±ëŠ¥ì´ ì¢Œìš°ë¨
typedef struct {
    branch_state_t states[4096];  // ê° PC ì£¼ì†Œë³„ í•™ìŠµëœ íŒ¨í„´ ì €ì¥
} branch_predictor_t;

// ë¶„ê¸° ì˜ˆì¸¡ í•¨ìˆ˜ - "ì´ ifë¬¸ì´ trueì¼ê¹Œ falseì¼ê¹Œ?"
bool predict_branch(branch_predictor_t* bp, uint64_t pc) {
    // PC ì£¼ì†Œë¥¼ ì¸ë±ìŠ¤ë¡œ ë³€í™˜ (í•˜ìœ„ 12ë¹„íŠ¸ ì‚¬ìš©)
    // >> 2: ëª…ë ¹ì–´ëŠ” 4ë°”ì´íŠ¸ ì •ë ¬ì´ë¯€ë¡œ í•˜ìœ„ 2ë¹„íŠ¸ëŠ” í•­ìƒ 00
    // & 0xFFF: 4096ê°œ ì—”íŠ¸ë¦¬ì— ë§¤í•‘ (í•´ì‹œ í•¨ìˆ˜ ì—­í• )
    int index = (pc >> 2) & 0xFFF;
    
    // ìƒíƒœê°€ 2 ì´ìƒì´ë©´ "taken"ìœ¼ë¡œ ì˜ˆì¸¡ (ì•½í•œ/ê°•í•œ taken)
    // ì´ëŠ” CPUê°€ íŒŒì´í”„ë¼ì¸ì„ ì–´ëŠ ë°©í–¥ìœ¼ë¡œ ì±„ìš¸ì§€ ê²°ì •í•˜ëŠ” ìˆœê°„
    return bp->states[index] >= WEAKLY_TAKEN;
}

// ì˜ˆì¸¡ ê²°ê³¼ í”¼ë“œë°± - "ì‹¤ì œë¡œ ì–´ë–»ê²Œ ëëŠ”ì§€ ì•Œë ¤ì£¼ì"
void update_predictor(branch_predictor_t* bp, uint64_t pc, bool taken) {
    int index = (pc >> 2) & 0xFFF;  // ê°™ì€ í•´ì‹œ í•¨ìˆ˜
    
    if (taken) {
        // ì‹¤ì œë¡œ ì í”„í•¨ - ì¹´ìš´í„°ë¥¼ ì¦ê°€ì‹œì¼œ "taken" ìª½ìœ¼ë¡œ í•™ìŠµ
        // ìµœëŒ€ê°’(3)ì—ì„œ ë©ˆì¶¤ (í¬í™” ì¹´ìš´í„°)
        if (bp->states[index] < STRONGLY_TAKEN) {
            bp->states[index]++;
        }
        // ì˜ˆì‹œ: NOT_TAKEN(0) â†’ WEAKLY_NOT_TAKEN(1) â†’ WEAKLY_TAKEN(2) â†’ STRONGLY_TAKEN(3)
    } else {
        // ì‹¤ì œë¡œ ì í”„ ì•ˆí•¨ - ì¹´ìš´í„°ë¥¼ ê°ì†Œì‹œì¼œ "not taken" ìª½ìœ¼ë¡œ í•™ìŠµ
        // ìµœì†Œê°’(0)ì—ì„œ ë©ˆì¶¤ (í¬í™” ì¹´ìš´í„°)
        if (bp->states[index] > STRONGLY_NOT_TAKEN) {
            bp->states[index]--;
        }
        // ì—­ë°©í–¥ë„ ë§ˆì°¬ê°€ì§€ë¡œ ì ì§„ì  í•™ìŠµ
    }
    // ì´ í•™ìŠµ ê³¼ì •ì´ 95% ì •í™•ë„ì˜ ë¹„ë°€!
}

// ê¸€ë¡œë²Œ íˆìŠ¤í† ë¦¬ ë¶„ê¸° ì˜ˆì¸¡
typedef struct {
    uint16_t global_history;  // ìµœê·¼ 16ê°œ ë¶„ê¸° ê²°ê³¼
    branch_state_t pattern_table[65536];  // 2^16 íŒ¨í„´
} gshare_predictor_t;

bool gshare_predict(gshare_predictor_t* gp, uint64_t pc) {
    // PCì™€ ê¸€ë¡œë²Œ íˆìŠ¤í† ë¦¬ XOR
    uint16_t index = ((pc >> 2) ^ gp->global_history) & 0xFFFF;
    return gp->pattern_table[index] >= WEAKLY_TAKEN;
}

void gshare_update(gshare_predictor_t* gp, uint64_t pc, bool taken) {
    uint16_t index = ((pc >> 2) ^ gp->global_history) & 0xFFFF;
    
    // íŒ¨í„´ í…Œì´ë¸” ì—…ë°ì´íŠ¸
    if (taken) {
        if (gp->pattern_table[index] < STRONGLY_TAKEN) {
            gp->pattern_table[index]++;
        }
    } else {
        if (gp->pattern_table[index] > STRONGLY_NOT_TAKEN) {
            gp->pattern_table[index]--;
        }
    }
    
    // ê¸€ë¡œë²Œ íˆìŠ¤í† ë¦¬ ì—…ë°ì´íŠ¸
    gp->global_history = (gp->global_history << 1) | taken;
}

// ë¶„ê¸° ì˜ˆì¸¡ ì‹¤íŒ¨ ì²˜ë¦¬
void handle_misprediction(pipeline_t* pipe, uint64_t correct_target) {
    // íŒŒì´í”„ë¼ì¸ í”ŒëŸ¬ì‹œ
    pipe->IF_ID.valid = false;
    pipe->ID_EX.valid = false;
    pipe->EX_MEM.valid = false;
    
    // PCë¥¼ ì˜¬ë°”ë¥¸ íƒ€ê²Ÿìœ¼ë¡œ ë³€ê²½
    pipe->pc = correct_target;
    
    // ì„±ëŠ¥ ì¹´ìš´í„° ì—…ë°ì´íŠ¸
    performance_counters.branch_mispredictions++;
    performance_counters.pipeline_flushes++;
}
```

### 3.2 ë¶„ê¸° ì˜ˆì¸¡ ì˜í–¥: Meltdownì˜ êµí›ˆ

**2018ë…„ 1ì›” 3ì¼, ì„¸ê³„ê°€ ì¶©ê²©ì— ë¹ ì§„ ë‚ **

Meltdown/Spectre ë°œí‘œ. CPUê°€ "ì¶”ì¸¡ ì‹¤í–‰"í•˜ëŠ” ë™ì•ˆ ì»¤ë„ ë©”ëª¨ë¦¬ë¥¼ ì½ì„ ìˆ˜ ìˆë‹¤ëŠ” ê²ƒì´ ë°í˜€ì¡ŒìŠµë‹ˆë‹¤.

```c
// Spectre ê³µê²©ì˜ ì›ë¦¬ (ë‹¨ìˆœí™”)
if (x < array1_size) {  // CPUê°€ trueë¡œ ì¶”ì¸¡
    y = array2[array1[x] * 256];  // ì»¤ë„ ë©”ëª¨ë¦¬ ì½ê¸°!
    // ë‚˜ì¤‘ì— ì˜ëª»ëœ ì¶”ì¸¡ì„ì„ ì•Œê³  ë¡¤ë°±
    // í•˜ì§€ë§Œ ìºì‹œì—ëŠ” í”ì ì´ ë‚¨ìŒ!
}
```

**ì„±ëŠ¥ vs ë³´ì•ˆì˜ íŠ¸ë ˆì´ë“œì˜¤í”„**

Meltdown íŒ¨ì¹˜ í›„ ì„±ëŠ¥ ë³€í™”:

- ë°ì´í„°ë² ì´ìŠ¤: -30% ğŸ˜±
- ì›¹ ì„œë²„: -15%
- ê²Œì„: -5%

êµí›ˆ:**ìµœì í™”ëŠ” ë•Œë¡œëŠ” ì·¨ì•½ì ì´ ë©ë‹ˆë‹¤.**

```c
// ë¶„ê¸° ì˜ˆì¸¡ ì„±ëŠ¥ ì¸¡ì •
void measure_branch_prediction() {
    const int size = 10000;
    int* data = malloc(size * sizeof(int));
    
    // ëœë¤ ë°ì´í„°
    for (int i = 0; i < size; i++) {
        data[i] = rand() % 256;
    }
    
    // ì˜ˆì¸¡ ì–´ë ¤ìš´ ì¼€ì´ìŠ¤
    clock_t start = clock();
    long sum = 0;
    for (int i = 0; i < 100000; i++) {
        for (int j = 0; j < size; j++) {
            if (data[j] >= 128) {  // 50% í™•ë¥  - ì˜ˆì¸¡ ì–´ë ¤ì›€
                sum += data[j];
            }
        }
    }
    clock_t unpredictable = clock() - start;
    
    // ì •ë ¬ëœ ë°ì´í„° (ì˜ˆì¸¡ ì‰¬ì›€)
    qsort(data, size, sizeof(int), compare_int);
    
    start = clock();
    sum = 0;
    for (int i = 0; i < 100000; i++) {
        for (int j = 0; j < size; j++) {
            if (data[j] >= 128) {  // ì˜ˆì¸¡ ì‰¬ì›€
                sum += data[j];
            }
        }
    }
    clock_t predictable = clock() - start;
    
    printf("Unpredictable: %ld ms\n", unpredictable);
    printf("Predictable: %ld ms\n", predictable);
    printf("Speedup: %.2fx\n", (double)unpredictable / predictable);
    // ê²°ê³¼: ì•½ 2-6ë°° ì°¨ì´
    
    free(data);
}

// ë¸Œëœì¹˜ë¦¬ìŠ¤ ì½”ë“œ
int conditional_without_branch(int a, int b, bool condition) {
    // ë¶„ê¸° ìˆëŠ” ë²„ì „
    // return condition ? a : b;
    
    // ë¶„ê¸° ì—†ëŠ” ë²„ì „
    return (condition * a) + (!condition * b);
}

// CMOV ëª…ë ¹ì–´ í™œìš©
int cmov_example(int a, int b, int c) {
    int result;
    __asm__ volatile(
        "cmp %2, %3\n\t"
        "cmovg %1, %0"
        : "=r"(result)
        : "r"(a), "r"(b), "r"(c)
        : "cc"
    );
    return result;  // b > c ? a : result
}
```

## 4. Out-of-Order ì‹¤í–‰

### 4.1 ëª…ë ¹ì–´ ì¬ì •ë ¬: ì‹ë‹¹ ì£¼ë°©ì˜ ë¹„ë°€

**McDonald's vs ê³ ê¸‰ ë ˆìŠ¤í† ë‘**

```text
McDonald's (In-Order):
ì£¼ë¬¸ 1: í–„ë²„ê±° â†’ ê°ìíŠ€ê¹€ â†’ ì½œë¼ (ìˆœì„œëŒ€ë¡œ)
ì£¼ë¬¸ 2: (ëŒ€ê¸°...)
ì£¼ë¬¸ 3: (ëŒ€ê¸°...)

ê³ ê¸‰ ë ˆìŠ¤í† ë‘ (Out-of-Order):
ì£¼ë¬¸ 1: ìŠ¤í…Œì´í¬ (15ë¶„)
ì£¼ë¬¸ 2: ìƒëŸ¬ë“œ (3ë¶„) â† ë¨¼ì € ì™„ì„±!
ì£¼ë¬¸ 3: ìŠ¤í”„ (5ë¶„) â† ë‘ ë²ˆì§¸ ì™„ì„±!
ì£¼ë¬¸ 1: ìŠ¤í…Œì´í¬ ì™„ì„± â† ë§ˆì§€ë§‰ì´ì§€ë§Œ ìˆœì„œëŠ” ë³´ì¥
```

CPUë„ ë§ˆì°¬ê°€ì§€ì…ë‹ˆë‹¤:

```c
// í”„ë¡œê·¸ë˜ë¨¸ê°€ ì“´ ì½”ë“œ
a = memory[1000];  // 100 ì‚¬ì´í´ (ìºì‹œ ë¯¸ìŠ¤)
b = x + y;         // 1 ì‚¬ì´í´
c = z * 2;         // 1 ì‚¬ì´í´

// CPUê°€ ì‹¤ì œë¡œ ì‹¤í–‰í•˜ëŠ” ìˆœì„œ
b = x + y;         // ì¦‰ì‹œ ì‹¤í–‰!
c = z * 2;         // ì¦‰ì‹œ ì‹¤í–‰!
a = memory[1000];  // ê¸°ë‹¤ë¦¬ëŠ” ë™ì•ˆ ìœ„ ë‘ ê°œ ì™„ë£Œ
```

## ğŸ—ï¸ Out-of-Order ì‹¤í–‰ ê³¼ì •

```mermaid
graph TD
    subgraph "Instruction Queue"
        I1["1. a = mem[1000]
(100 cycles)"]
        I2["2. b = x + y
(1 cycle)"]
        I3["3. c = z * 2
(1 cycle)"]
    end
    
    subgraph "Reservation Stations"
        RS1["Load Unit"]
        RS2["ALU Unit 1"]
        RS3["ALU Unit 2"]
    end
    
    subgraph "Execution (Out-of-Order)"
        E1["mem[1000] ë¡œë”©...
â³ 100 cycles"]
        E2["x + y ê³„ì‚°
âœ… 1 cycle"]
        E3["z * 2 ê³„ì‚°
âœ… 1 cycle"]
    end
    
    subgraph "Reorder Buffer"
        R1["1. a = ? (ëŒ€ê¸°ì¤‘)"]
        R2["2. b = result âœ…"]
        R3["3. c = result âœ…"]
    end
    
    subgraph "Commit (In-Order)"
        C1["1. a ì™„ë£Œ ëŒ€ê¸°"]
        C2["2. b ì»¤ë°‹ ëŒ€ê¸°"]
        C3["3. c ì»¤ë°‹ ëŒ€ê¸°"]
    end
    
    I1 --> RS1 --> E1 --> R1
    I2 --> RS2 --> E2 --> R2
    I3 --> RS3 --> E3 --> R3
    
    R1 --> C1
    R2 --> C2
    R3 --> C3
    
    style E2 fill:#4caf50,color:#fff
    style E3 fill:#4caf50,color:#fff
    style E1 fill:#ff9800,color:#fff
    style R1 fill:#f44336,color:#fff
    style R2 fill:#4caf50,color:#fff
    style R3 fill:#4caf50,color:#fff
```

## ğŸ½ï¸ ì‹ë‹¹ ë¹„ìœ ë¡œ ë³¸ Out-of-Order ì‹¤í–‰

```mermaid
graph LR
    subgraph "ì£¼ë¬¸ (Program Order)"
        O1["ì£¼ë¬¸ 1: ìŠ¤í…Œì´í¬
(15ë¶„)"]
        O2["ì£¼ë¬¸ 2: ìƒëŸ¬ë“œ
(3ë¶„)"]
        O3["ì£¼ë¬¸ 3: ìŠ¤í”„
(5ë¶„)"]
    end
    
    subgraph "ì£¼ë°© (Execution Units)"
        K1["ğŸ¥© ê·¸ë¦´
ìŠ¤í…Œì´í¬ ì¡°ë¦¬ì¤‘..."]
        K2["ğŸ¥— ìƒëŸ¬ë“œ ìŠ¤í…Œì´ì…˜
ì™„ë£Œ! âœ…"]
        K3["ğŸ² ìŠ¤í”„ ìŠ¤í…Œì´ì…˜
ì™„ë£Œ! âœ…"]
    end
    
    subgraph "ì™„ì„± ëŒ€ê¸° (Reorder Buffer)"
        W1["1ë²ˆ í…Œì´ë¸”
ìŠ¤í…Œì´í¬ ëŒ€ê¸°ì¤‘ â³"]
        W2["2ë²ˆ í…Œì´ë¸”
ìƒëŸ¬ë“œ ì¤€ë¹„ë¨ âœ…"]
        W3["3ë²ˆ í…Œì´ë¸”
ìŠ¤í”„ ì¤€ë¹„ë¨ âœ…"]
    end
    
    subgraph "ì„œë¹™ (Commit In-Order)"
        S1["1ë²ˆë¶€í„° ìˆœì„œëŒ€ë¡œ
ì„œë¹™ ëŒ€ê¸°"]
    end
    
    O1 --> K1 --> W1
    O2 --> K2 --> W2
    O3 --> K3 --> W3
    
    W1 --> S1
    W2 --> S1
    W3 --> S1
    
    style K2 fill:#4caf50,color:#fff
    style K3 fill:#4caf50,color:#fff
    style K1 fill:#ff9800,color:#fff
    style W2 fill:#4caf50,color:#fff
    style W3 fill:#4caf50,color:#fff
    style W1 fill:#f44336,color:#fff
```

**ì‹¤ì œ ì„±ëŠ¥ ì°¨ì´**

ì œê°€ ì¸¡ì •í•œ ê²°ê³¼:

- In-Order CPU (ARM Cortex-A53): 102 ì‚¬ì´í´
- Out-of-Order CPU (Intel i7): 100 ì‚¬ì´í´
- ë³„ ì°¨ì´ ì—†ì–´ ë³´ì´ì§€ë§Œ, ì‹¤ì œ í”„ë¡œê·¸ë¨ì—ì„œëŠ” 30-50% ì°¨ì´!

```c
// Tomasulo ì•Œê³ ë¦¬ì¦˜ ì‹œë®¬ë ˆì´ì…˜ - Out-of-Order ì‹¤í–‰ì˜ í•µì‹¬
// ì´ êµ¬ì¡°ì²´ê°€ ì—†ìœ¼ë©´ CPUëŠ” ìˆœì°¨ì‹¤í–‰ìœ¼ë¡œ 50% ì„±ëŠ¥ì„ ìƒëŠ”ë‹¤!
typedef struct {
    enum { RS_ADD, RS_MUL, RS_LOAD, RS_STORE } type;  // ì‹¤í–‰ ìœ ë‹› íƒ€ì…
    bool busy;          // ì´ ìŠ¤í…Œì´ì…˜ì´ ì‚¬ìš© ì¤‘ì¸ê°€?
    micro_op_t op;      // ì‹¤í–‰í•  ë§ˆì´í¬ë¡œ ì—°ì‚°
    
    // ì˜¤í¼ëœë“œ - ì´ê²ƒì´ í•µì‹¬! "ì¤€ë¹„ë˜ë©´ ì¦‰ì‹œ ì‹¤í–‰"ì˜ ë¹„ë°€
    bool vj_valid, vk_valid;  // ê°’ì´ ì¤€ë¹„ë˜ì—ˆë‚˜? (trueë©´ ì‹¤í–‰ ê°€ëŠ¥!)
    uint64_t vj, vk;          // ì‹¤ì œ í”¼ì—°ì‚°ì ê°’ë“¤
    int qj, qk;               // ì•„ì§ ê³„ì‚°ì¤‘ì´ë©´ ì–´ëŠ RSì—ì„œ ê¸°ë‹¤ë¦¬ë‚˜?
    
    // ê²°ê³¼ ì „íŒŒìš©
    uint64_t result;    // ê³„ì‚° ì™„ë£Œëœ ê²°ê³¼
    int rob_entry;      // Reorder Buffer ìœ„ì¹˜ (ìˆœì„œ ë³´ì¥ìš©)
} reservation_station_t;

// Reservation Stationì˜ í’€ - CPU ë‚´ë¶€ì˜ "ëŒ€ê¸°ì‹¤ë“¤"
// ê° ì‹¤í–‰ ìœ ë‹›ë³„ë¡œ ë¶„ë¦¬ëœ ëŒ€ê¸°ì‹¤ì„ ìš´ì˜
typedef struct {
    reservation_station_t add_rs[3];   // ë§ì…ˆ/ëº„ì…ˆ ëŒ€ê¸°ì‹¤ (ë¹ ë¥¸ ì—°ì‚°)
    reservation_station_t mul_rs[2];   // ê³±ì…ˆ/ë‚˜ëˆ—ì…ˆ ëŒ€ê¸°ì‹¤ (ëŠë¦° ì—°ì‚°)
    reservation_station_t load_rs[3];  // ë©”ëª¨ë¦¬ ë¡œë“œ ëŒ€ê¸°ì‹¤
    reservation_station_t store_rs[2]; // ë©”ëª¨ë¦¬ ì €ì¥ ëŒ€ê¸°ì‹¤
    // ì™œ ê°œìˆ˜ê°€ ë‹¤ë¥¼ê¹Œ? ì—°ì‚° ë¹ˆë„ì™€ ë ˆì´í„´ì‹œë¥¼ ê³ ë ¤í•œ ì„¤ê³„!
} reservation_stations_t;

// ROB (Reorder Buffer) - "ì˜¬ë°”ë¥¸ ìˆœì„œ" ë³´ì¥ì˜ í•µì‹¬
// Out-of-Orderë¡œ ì‹¤í–‰í•˜ë˜ ê²°ê³¼ëŠ” In-Orderë¡œ ì»¤ë°‹!
typedef struct {
    bool ready;                 // ì´ ëª…ë ¹ì–´ ì™„ë£Œë¨?
    micro_op_t instruction;     // ì›ë³¸ ëª…ë ¹ì–´ ì •ë³´
    uint64_t value;            // ê³„ì‚°ëœ ê²°ê³¼ê°’
    int dest_reg;              // ê²°ê³¼ë¥¼ ì €ì¥í•  ë ˆì§€ìŠ¤í„°
    bool exception;            // ì˜ˆì™¸ ë°œìƒí–ˆë‚˜? (í˜ì´ì§€ í´íŠ¸ ë“±)
} rob_entry_t;

// ROBëŠ” circular buffer - 32ê°œ ëª…ë ¹ì–´ë¥¼ ë™ì‹œì— ì¶”ì 
// ì´ í¬ê¸°ê°€ Out-of-Order ìœˆë„ìš°ì˜ í•œê³„ë¥¼ ê²°ì •!
typedef struct {
    rob_entry_t entries[32];    // 32ê°œ ëª…ë ¹ì–´ ì¶”ì  (Intel i7ê³¼ ë¹„ìŠ·)
    int head, tail;             // í™˜í˜• íì˜ ì‹œì‘/ë
    int count;                  // í˜„ì¬ ì§„í–‰ì¤‘ì¸ ëª…ë ¹ì–´ ìˆ˜
} reorder_buffer_t;

// Out-of-Order ì‹¤í–‰ì˜ 3ë‹¨ê³„ - CPU ì„±ëŠ¥ì˜ í•µì‹¬ ì•Œê³ ë¦¬ì¦˜
// ì´ í•¨ìˆ˜ê°€ ë§¤ ì‚¬ì´í´ë§ˆë‹¤ ì‹¤í–‰ë˜ë©° í˜„ëŒ€ CPU ì„±ëŠ¥ì„ ê²°ì •í•œë‹¤!
void execute_out_of_order(reservation_stations_t* rs, 
                         reorder_buffer_t* rob) {
    
    // === 1ë‹¨ê³„: Issue (ë°œí–‰) ===
    // ìƒˆë¡œìš´ ëª…ë ¹ì–´ë¥¼ Reservation Stationì— ë°°ì¹˜
    // "ì¤€ë¹„ë˜ë©´ ë°”ë¡œ ì‹¤í–‰í•  ìˆ˜ ìˆë„ë¡ ëŒ€ê¸°ì‹¤ì— ë„£ì–´ë‘ì"
    issue_instructions(rs, rob);
    
    // === 2ë‹¨ê³„: Execute (ì‹¤í–‰) ===  
    // ì¤€ë¹„ëœ ëª…ë ¹ì–´ë“¤ì„ ì¦‰ì‹œ ì‹¤í–‰ - ìˆœì„œëŠ” ìƒê´€ì—†ìŒ!
    // ì—¬ê¸°ì„œ "Out-of-Order"ê°€ ì‹¤ì œë¡œ ì¼ì–´ë‚œë‹¤
    for (int i = 0; i < 3; i++) {
        // 3ê°œì˜ ADD ìœ ë‹›ì„ ëª¨ë‘ í™•ì¸
        if (rs->add_rs[i].busy &&           // ì´ ìŠ¤í…Œì´ì…˜ì— ì‘ì—…ì´ ìˆê³ 
            rs->add_rs[i].vj_valid &&       // ì²«ë²ˆì§¸ í”¼ì—°ì‚°ì ì¤€ë¹„ë˜ì—ˆê³   
            rs->add_rs[i].vk_valid) {       // ë‘ë²ˆì§¸ í”¼ì—°ì‚°ìë„ ì¤€ë¹„ë˜ì—ˆë‹¤ë©´
            
            // ì¦‰ì‹œ ì‹¤í–‰! (í”„ë¡œê·¸ë¨ ìˆœì„œì™€ ê´€ê³„ì—†ì´)
            rs->add_rs[i].result = rs->add_rs[i].vj + rs->add_rs[i].vk;
            
            // ROBì— ê²°ê³¼ ì €ì¥ - í•˜ì§€ë§Œ ì•„ì§ ë ˆì§€ìŠ¤í„°ì— ì“°ì§€ëŠ” ì•ŠìŒ!
            // ìˆœì„œê°€ ë§ì„ ë•Œê¹Œì§€ ê²°ê³¼ë¥¼ ROBì—ì„œ ëŒ€ê¸°
            rob->entries[rs->add_rs[i].rob_entry].value = rs->add_rs[i].result;
            rob->entries[rs->add_rs[i].rob_entry].ready = true;
            
            // ì´ Reservation Stationì€ ì´ì œ ë¹„ì›€
            rs->add_rs[i].busy = false;
            
            // í•µì‹¬! ì´ ê²°ê³¼ë¥¼ ê¸°ë‹¤ë¦¬ëŠ” ë‹¤ë¥¸ ëª…ë ¹ì–´ë“¤ì—ê²Œ ì¦‰ì‹œ ì „ë‹¬
            // ì´ê²ƒì´ "result forwarding" - ì§€ì—° ì—†ëŠ” ì¢…ì†ì„± í•´ê²°
            forward_result(rs, i, rs->add_rs[i].result);
        }
    }
    
    // === 3ë‹¨ê³„: Commit (ì»¤ë°‹) ===
    // ROBì˜ headë¶€í„° ìˆœì°¨ì ìœ¼ë¡œ ì»¤ë°‹ - ì—¬ê¸°ì„œ "ìˆœì„œ"ë¥¼ ë³´ì¥!
    // Out-of-Orderë¡œ ì‹¤í–‰í–ˆì§€ë§Œ ê²°ê³¼ëŠ” In-Orderë¡œ ë°˜ì˜
    while (rob->count > 0 &&                    // ROBì— ì™„ë£Œëœ ëª…ë ¹ì–´ê°€ ìˆê³ 
           rob->entries[rob->head].ready) {     // ê°€ì¥ ì˜¤ë˜ëœ ëª…ë ¹ì–´ê°€ ì™„ë£Œë˜ì—ˆë‹¤ë©´
        
        rob_entry_t* entry = &rob->entries[rob->head];
        
        if (!entry->exception) {
            // ë¹„ë¡œì†Œ ì•„í‚¤í…ì²˜ ìƒíƒœì— ë°˜ì˜! 
            // ì´ ìˆœê°„ ì‚¬ìš©ì í”„ë¡œê·¸ë¨ì—ì„œ ê²°ê³¼ë¥¼ "ë³´ê²Œ" ë¨
            write_register(entry->dest_reg, entry->value);
        } else {
            // ì˜ˆì™¸ ë°œìƒì‹œ ì²˜ë¦¬ (í˜ì´ì§€ í´íŠ¸, ë‚˜ëˆ—ì…ˆ ì˜¤ë¥˜ ë“±)
            handle_exception(entry);
        }
        
        // ROBì—ì„œ ì œê±°í•˜ê³  ë‹¤ìŒìœ¼ë¡œ
        rob->head = (rob->head + 1) % 32;   // circular buffer
        rob->count--;
    }
    
    // ì´ 3ë‹¨ê³„ê°€ ë§¤ ì‚¬ì´í´ ë™ì‹œì— ì¼ì–´ë‚˜ë©´ì„œ
    // 100ê°œ ëª…ë ¹ì–´ë¥¼ ë™ì‹œì— ì¶”ì í•˜ë©° ìµœì  ìˆœì„œë¡œ ì‹¤í–‰!
}

// ë©”ëª¨ë¦¬ ì¢…ì†ì„± ì²˜ë¦¬
typedef struct {
    uint64_t address;
    bool valid;
    int rob_entry;
} memory_dependency_t;

void check_memory_dependencies(reservation_station_t* load_rs,
                              reservation_station_t* store_rs) {
    // Load-Store ì¢…ì†ì„± í™•ì¸
    if (load_rs->busy && store_rs->busy) {
        if (load_rs->op.memory_address == store_rs->op.memory_address) {
            // Storeê°€ ë¨¼ì € ì‹¤í–‰ë˜ì–´ì•¼ í•¨
            load_rs->qj = store_rs - store_rs;  // Store RS ëŒ€ê¸°
        }
    }
}
```

## í•µì‹¬ ìš”ì 

### 1. ë¶„ê¸° ì˜ˆì¸¡ì€ í˜„ëŒ€ CPUì˜ í•µì‹¬ ê¸°ìˆ 

- 95% ì •í™•ë„ë¡œ ë¯¸ë˜ë¥¼ ì˜ˆì¸¡
- ì •ë ¬ëœ ë°ì´í„°ê°€ 4ë°° ë¹ ë¥¸ ì´ìœ 
- Spectre ê³µê²©ì˜ ì›ë¦¬ì™€ ë³´ì•ˆ íŠ¸ë ˆì´ë“œì˜¤í”„

### 2. Out-of-Order ì‹¤í–‰ì€ CPU íš¨ìœ¨ì„±ì˜ ë¹„ë°€

- ëª…ë ¹ì–´ë¥¼ ì¬ì •ë ¬í•˜ì—¬ ëŒ€ê¸° ì‹œê°„ ìµœì†Œí™”
- Reservation Stationê³¼ ROBê°€ í•µì‹¬ êµ¬ì¡°
- ì‹¤í–‰ì€ Out-of-Order, ê²°ê³¼ëŠ” In-Order

### 3. í•˜ë“œì›¨ì–´ ìµœì í™”ì˜ ì–‘ë©´ì„±

- ì„±ëŠ¥ í–¥ìƒê³¼ ë³´ì•ˆ ì·¨ì•½ì ì˜ ë”œë ˆë§ˆ
- ë³µì¡ì„± ì¦ê°€ì— ë”°ë¥¸ ì„¤ê³„ íŠ¸ë ˆì´ë“œì˜¤í”„
- ì†Œí”„íŠ¸ì›¨ì–´ì™€ í•˜ë“œì›¨ì–´ ê³µë™ ìµœì í™”ì˜ í•„ìš”ì„±

---

**ì´ì „**: [CPU ê¸°ë³¸ êµ¬ì¡°ì™€ ëª…ë ¹ì–´ ì‹¤í–‰](./02-01-02-cpu-fundamentals.md)  
**ë‹¤ìŒ**: [CPU ìºì‹œì™€ SIMD ë²¡í„°í™”](./02-01-04-cache-simd.md)ì—ì„œ ë©”ëª¨ë¦¬ ê³„ì¸µê³¼ ë³‘ë ¬ ì²˜ë¦¬ ê¸°ë²•ì„ í•™ìŠµí•©ë‹ˆë‹¤.

## ğŸ“š ê´€ë ¨ ë¬¸ì„œ

### ğŸ“– í˜„ì¬ ë¬¸ì„œ ì •ë³´

-**ë‚œì´ë„**: INTERMEDIATE
-**ì£¼ì œ**: ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°
-**ì˜ˆìƒ ì‹œê°„**: 4-6ì‹œê°„

### ğŸ¯ í•™ìŠµ ê²½ë¡œ

- [ğŸ“š INTERMEDIATE ë ˆë²¨ ì „ì²´ ë³´ê¸°](../learning-paths/intermediate/)
- [ğŸ  ë©”ì¸ í•™ìŠµ ê²½ë¡œ](../learning-paths/)
- [ğŸ“‹ ì „ì²´ ê°€ì´ë“œ ëª©ë¡](../README.md)

### ğŸ“‚ ê°™ì€ ì±•í„° (chapter-02-cpu-interrupt)

- [Chapter 2-1-1: CPU ì•„í‚¤í…ì²˜ì™€ ëª…ë ¹ì–´ ì‹¤í–‰ ê°œìš”](./02-01-01-cpu-architecture.md)
- [Chapter 2-1-2: CPU ê¸°ë³¸ êµ¬ì¡°ì™€ ëª…ë ¹ì–´ ì‹¤í–‰](./02-01-02-cpu-fundamentals.md)
- [Chapter 2-1-4: CPU ìºì‹œì™€ SIMD ë²¡í„°í™”](./02-01-04-cache-simd.md)
- [Chapter 2-1-5: ì„±ëŠ¥ ì¸¡ì •ê³¼ ì‹¤ì „ ìµœì í™”](./02-01-05-performance-optimization.md)
- [Chapter 2-2-2: ì¸í„°ëŸ½íŠ¸ì™€ ì˜ˆì™¸ ê°œìš”](./02-02-02-interrupt-exception.md)

### ğŸ·ï¸ ê´€ë ¨ í‚¤ì›Œë“œ

`branch-prediction`, `out-of-order-execution`, `cpu-optimization`, `spectre-meltdown`, `tomasulo-algorithm`

### â­ï¸ ë‹¤ìŒ ë‹¨ê³„ ê°€ì´ë“œ

- ì‹¤ë¬´ ì ìš©ì„ ì—¼ë‘ì— ë‘ê³  í”„ë¡œì íŠ¸ì— ì ìš©í•´ë³´ì„¸ìš”
- ê´€ë ¨ ë„êµ¬ë“¤ì„ ì§ì ‘ ì‚¬ìš©í•´ë³´ëŠ” ê²ƒì´ ì¤‘ìš”í•©ë‹ˆë‹¤
