@misc{riscv-wiki,
  title        = {{RISC-V}},
  author       = {wikipedia.org},
  howpublished = {\url{https://de.wikipedia.org/wiki/RISC-V}},
  note         = {[Zugegriffen 03.2021]}
}

@misc{fpga-wiki,
  title        = {{FPGA}},
  author       = {wikipedia.org},
  howpublished = {\url{https://de.wikipedia.org/wiki/Field_Programmable_Gate_Array}},
  note         = {[Zugegriffen 03.2021]}
}


@misc{riscv-isa-specs,
  title        = {{RISC-V Spec}},
  author       = {riscv.org},
  howpublished = {\url{https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf}},
  note         = {[Zugegriffen 03.2021]}
}


@misc{von-neumann-architektur,
  title        = {{Von-Neumann-Architektur}},
  author       = {wikipedia.org},
  howpublished = {\url{https://de.wikipedia.org/wiki/Von-Neumann-Architektur}},
  note         = {[Zugegriffen 03.2021]}
}

@misc{pipelining,
  title        = {{Pipelining}},
  author       = {wikipedia.org},
  howpublished = {\url{https://de.wikipedia.org/wiki/Pipeline_(Prozessor)}},
  note         = {[Zugegriffen 03.2021]}
}


@misc{cpi,
  title        = {{Cycles per instruction}},
  author       = {wikipedia.org},
  howpublished = {\url{https://en.wikipedia.org/wiki/Cycles_per_instruction}},
  note         = {[Zugegriffen 03.2021]}
}


@misc{terz,
  title        = {{TEI0003 TRM}},
  author       = {Trenz Electronic},
  howpublished = {\url{https://wiki.trenz-electronic.de/display/PD/TEI0003+TRM}},
  note         = {[Zugegriffen 03.2021]}
}


@misc{intel-cyc10lp-device-overview,
  title        = {{Intel® Cyclone® 10 LP Device Overview}},
  author       = {Intel},
  howpublished = {\url{https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10lp-51001.pdf}},
  version      = {2020.05.21}
}

@misc{intel-cyc10lp-device-datasheet,
  title        = {{Intel® Cyclone® 10 LP Device Datasheet}},
  author       = {Intel},
  howpublished = {\url{https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10lp-51002.pdf}},
  version      = {2020.05.21}
}

@misc{intel-cyc10lp-io-datasheet,
  title        = {{Intel® Cyclone® 10 LP Core Fabricand General Purpose I/Os Handbook}},
  author       = {Intel},
  howpublished = {\url{https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10lp-51003.pdf}},
  version      = {2020.12.03}
}


@misc{memory-wall,
  title        = {{Hitting the Memory Wall: Implications of the Obvious}},
  author       = {Win. A. Wulf \& Sally A. McKee},
  howpublished = {\url{http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.31.5726&rep=rep1&type=pdf}},
  year         = {1995},
  month        = {3},
}


@misc{memory-cpu-gap,
  title        = {{he Gap between Processor and Memory Speeds}},
  author       = {Carlos Carvalho},
  howpublished = {\url{http://gec.di.uminho.pt/discip/minf/ac0102/1000gap_proc-mem_speed.pdf}},
  year         = {2002},
}


@misc{memory-hierarchy,
  title        = {{Memory hierarchy}},
  author       = {wikipedia.org},
  howpublished = {\url{https://en.wikipedia.org/wiki/Memory_hierarchy}},
  note         = {[Zugegriffen 03.2021]}
}






