$date
	Sun Oct 23 00:44:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#799867
b10100 !
1"
#799870
b10100 &
b10100 %
1$
#799871
0"
#799874
b1010 &
b1010 %
#799878
b101 &
b101 %
#799882
b10000 &
b10000 %
#799886
b1000 &
b1000 %
#799890
b100 &
b100 %
#799894
b10 &
b10 %
#799898
b1 &
b1 %
1#
#799902
b0 &
0#
b0 %
0$
#1832765
b111 !
1"
#1832766
b111 &
b111 %
1$
#1832767
0"
#1832770
b10110 &
b10110 %
#1832774
b1011 &
b1011 %
#1832778
b100010 &
b100010 %
#1832782
b10001 &
b10001 %
#1832786
b110100 &
b110100 %
#1832790
b11010 &
b11010 %
#1832794
b1101 &
b1101 %
#1832798
b101000 &
b101000 %
#1832802
b10100 &
b10100 %
#1832806
b1010 &
b1010 %
#1832810
b101 &
b101 %
#1832814
b10000 &
b10000 %
#1832818
b1000 &
b1000 %
#1832822
b100 &
b100 %
#1832826
b10 &
b10 %
#1832830
b1 &
1#
b1 %
#1832834
b0 &
b0 %
0#
0$
#2819096
b1101 !
1"
#2819098
b1101 &
b1101 %
1$
#2819099
0"
#2819102
b101000 &
b101000 %
#2819106
b10100 &
b10100 %
#2819110
b1010 &
b1010 %
#2819114
b101 &
b101 %
#2819118
b10000 &
b10000 %
#2819122
b1000 &
b1000 %
#2819126
b100 &
b100 %
#2819130
b10 &
b10 %
#2819134
b1 &
1#
b1 %
#2819138
b0 &
b0 %
0#
0$
#4500012
