/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC */
#define ADC_cy_psoc4_sar__CLOCK_DIV_ID 0x00000043u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_intClock__DIV_ID 0x00000043u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define ADC_intClock__PA_DIV_ID 0x000000FFu
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x10000u
#define ADC_IRQ__INTC_NUMBER 16u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0u
#define ADC_IRQ__INTC_PRIOR_NUM 2u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* IFB */
#define IFB__0__DR CYREG_GPIO_PRT1_DR
#define IFB__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define IFB__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define IFB__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define IFB__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define IFB__0__HSIOM_MASK 0x00F00000u
#define IFB__0__HSIOM_SHIFT 20u
#define IFB__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define IFB__0__INTR CYREG_GPIO_PRT1_INTR
#define IFB__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define IFB__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define IFB__0__MASK 0x20u
#define IFB__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IFB__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IFB__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IFB__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IFB__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IFB__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IFB__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IFB__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IFB__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IFB__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IFB__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IFB__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IFB__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IFB__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IFB__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IFB__0__PC CYREG_GPIO_PRT1_PC
#define IFB__0__PC2 CYREG_GPIO_PRT1_PC2
#define IFB__0__PORT 1u
#define IFB__0__PS CYREG_GPIO_PRT1_PS
#define IFB__0__SHIFT 5u
#define IFB__DR CYREG_GPIO_PRT1_DR
#define IFB__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define IFB__DR_INV CYREG_GPIO_PRT1_DR_INV
#define IFB__DR_SET CYREG_GPIO_PRT1_DR_SET
#define IFB__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define IFB__INTR CYREG_GPIO_PRT1_INTR
#define IFB__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define IFB__INTSTAT CYREG_GPIO_PRT1_INTR
#define IFB__MASK 0x20u
#define IFB__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IFB__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IFB__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IFB__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IFB__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IFB__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IFB__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IFB__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IFB__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IFB__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IFB__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IFB__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IFB__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IFB__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IFB__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IFB__PC CYREG_GPIO_PRT1_PC
#define IFB__PC2 CYREG_GPIO_PRT1_PC2
#define IFB__PORT 1u
#define IFB__PS CYREG_GPIO_PRT1_PS
#define IFB__SHIFT 5u

/* PWM */
#define PWM__0__DR CYREG_GPIO_PRT0_DR
#define PWM__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM__0__HSIOM_MASK 0x0000000Fu
#define PWM__0__HSIOM_SHIFT 0u
#define PWM__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__0__INTR CYREG_GPIO_PRT0_INTR
#define PWM__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__0__MASK 0x01u
#define PWM__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define PWM__0__OUT_SEL_SHIFT 0u
#define PWM__0__OUT_SEL_VAL 0u
#define PWM__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__0__PC CYREG_GPIO_PRT0_PC
#define PWM__0__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__0__PORT 0u
#define PWM__0__PS CYREG_GPIO_PRT0_PS
#define PWM__0__SHIFT 0u
#define PWM__1__DR CYREG_GPIO_PRT0_DR
#define PWM__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM__1__HSIOM_MASK 0x000000F0u
#define PWM__1__HSIOM_SHIFT 4u
#define PWM__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__1__INTR CYREG_GPIO_PRT0_INTR
#define PWM__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__1__MASK 0x02u
#define PWM__1__OUT_SEL CYREG_UDB_PA0_CFG10
#define PWM__1__OUT_SEL_SHIFT 2u
#define PWM__1__OUT_SEL_VAL 0u
#define PWM__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__1__PC CYREG_GPIO_PRT0_PC
#define PWM__1__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__1__PORT 0u
#define PWM__1__PS CYREG_GPIO_PRT0_PS
#define PWM__1__SHIFT 1u
#define PWM__2__DR CYREG_GPIO_PRT0_DR
#define PWM__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM__2__HSIOM_MASK 0x00000F00u
#define PWM__2__HSIOM_SHIFT 8u
#define PWM__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__2__INTR CYREG_GPIO_PRT0_INTR
#define PWM__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__2__MASK 0x04u
#define PWM__2__OUT_SEL CYREG_UDB_PA0_CFG10
#define PWM__2__OUT_SEL_SHIFT 4u
#define PWM__2__OUT_SEL_VAL 0u
#define PWM__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__2__PC CYREG_GPIO_PRT0_PC
#define PWM__2__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__2__PORT 0u
#define PWM__2__PS CYREG_GPIO_PRT0_PS
#define PWM__2__SHIFT 2u
#define PWM__3__DR CYREG_GPIO_PRT0_DR
#define PWM__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM__3__HSIOM_MASK 0x0000F000u
#define PWM__3__HSIOM_SHIFT 12u
#define PWM__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__3__INTR CYREG_GPIO_PRT0_INTR
#define PWM__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__3__MASK 0x08u
#define PWM__3__OUT_SEL CYREG_UDB_PA0_CFG10
#define PWM__3__OUT_SEL_SHIFT 6u
#define PWM__3__OUT_SEL_VAL 0u
#define PWM__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__3__PC CYREG_GPIO_PRT0_PC
#define PWM__3__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__3__PORT 0u
#define PWM__3__PS CYREG_GPIO_PRT0_PS
#define PWM__3__SHIFT 3u
#define PWM__4__DR CYREG_GPIO_PRT0_DR
#define PWM__4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM__4__HSIOM_MASK 0x000F0000u
#define PWM__4__HSIOM_SHIFT 16u
#define PWM__4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__4__INTR CYREG_GPIO_PRT0_INTR
#define PWM__4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__4__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__4__MASK 0x10u
#define PWM__4__OUT_SEL CYREG_UDB_PA0_CFG11
#define PWM__4__OUT_SEL_SHIFT 8u
#define PWM__4__OUT_SEL_VAL 3u
#define PWM__4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__4__PC CYREG_GPIO_PRT0_PC
#define PWM__4__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__4__PORT 0u
#define PWM__4__PS CYREG_GPIO_PRT0_PS
#define PWM__4__SHIFT 4u
#define PWM__5__DR CYREG_GPIO_PRT0_DR
#define PWM__5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM__5__HSIOM_MASK 0x00F00000u
#define PWM__5__HSIOM_SHIFT 20u
#define PWM__5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__5__INTR CYREG_GPIO_PRT0_INTR
#define PWM__5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__5__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__5__MASK 0x20u
#define PWM__5__OUT_SEL CYREG_UDB_PA0_CFG11
#define PWM__5__OUT_SEL_SHIFT 10u
#define PWM__5__OUT_SEL_VAL 3u
#define PWM__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__5__PC CYREG_GPIO_PRT0_PC
#define PWM__5__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__5__PORT 0u
#define PWM__5__PS CYREG_GPIO_PRT0_PS
#define PWM__5__SHIFT 5u
#define PWM__6__DR CYREG_GPIO_PRT0_DR
#define PWM__6__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__6__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__6__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__6__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM__6__HSIOM_MASK 0x0F000000u
#define PWM__6__HSIOM_SHIFT 24u
#define PWM__6__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__6__INTR CYREG_GPIO_PRT0_INTR
#define PWM__6__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__6__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__6__MASK 0x40u
#define PWM__6__OUT_SEL CYREG_UDB_PA0_CFG11
#define PWM__6__OUT_SEL_SHIFT 12u
#define PWM__6__OUT_SEL_VAL 3u
#define PWM__6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__6__PC CYREG_GPIO_PRT0_PC
#define PWM__6__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__6__PORT 0u
#define PWM__6__PS CYREG_GPIO_PRT0_PS
#define PWM__6__SHIFT 6u
#define PWM__7__DR CYREG_GPIO_PRT0_DR
#define PWM__7__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__7__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__7__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__7__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM__7__HSIOM_MASK 0xF0000000u
#define PWM__7__HSIOM_SHIFT 28u
#define PWM__7__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__7__INTR CYREG_GPIO_PRT0_INTR
#define PWM__7__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__7__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__7__MASK 0x80u
#define PWM__7__OUT_SEL CYREG_UDB_PA0_CFG11
#define PWM__7__OUT_SEL_SHIFT 14u
#define PWM__7__OUT_SEL_VAL 3u
#define PWM__7__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__7__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__7__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__7__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__7__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__7__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__7__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__7__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__7__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__7__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__7__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__7__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__7__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__7__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__7__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__7__PC CYREG_GPIO_PRT0_PC
#define PWM__7__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__7__PORT 0u
#define PWM__7__PS CYREG_GPIO_PRT0_PS
#define PWM__7__SHIFT 7u
#define PWM__DR CYREG_GPIO_PRT0_DR
#define PWM__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PWM__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PWM__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PWM__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__INTR CYREG_GPIO_PRT0_INTR
#define PWM__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PWM__INTSTAT CYREG_GPIO_PRT0_INTR
#define PWM__MASK 0xFFu
#define PWM__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM__PC CYREG_GPIO_PRT0_PC
#define PWM__PC2 CYREG_GPIO_PRT0_PC2
#define PWM__PORT 0u
#define PWM__PS CYREG_GPIO_PRT0_PS
#define PWM__SHIFT 0u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_CHARGE_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_CHARGE_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_CHARGE_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_CHARGE_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_CHARGE_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_CHARGE_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_CHARGE_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_CHARGE_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_CHARGE_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_CHARGE_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_CHARGE_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* VFB */
#define VFB__0__DR CYREG_GPIO_PRT2_DR
#define VFB__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VFB__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VFB__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VFB__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VFB__0__HSIOM_MASK 0x000F0000u
#define VFB__0__HSIOM_SHIFT 16u
#define VFB__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VFB__0__INTR CYREG_GPIO_PRT2_INTR
#define VFB__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VFB__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define VFB__0__MASK 0x10u
#define VFB__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define VFB__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define VFB__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define VFB__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define VFB__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define VFB__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define VFB__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define VFB__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define VFB__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define VFB__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define VFB__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define VFB__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define VFB__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define VFB__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define VFB__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define VFB__0__PC CYREG_GPIO_PRT2_PC
#define VFB__0__PC2 CYREG_GPIO_PRT2_PC2
#define VFB__0__PORT 2u
#define VFB__0__PS CYREG_GPIO_PRT2_PS
#define VFB__0__SHIFT 4u
#define VFB__DR CYREG_GPIO_PRT2_DR
#define VFB__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VFB__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VFB__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VFB__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VFB__INTR CYREG_GPIO_PRT2_INTR
#define VFB__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VFB__INTSTAT CYREG_GPIO_PRT2_INTR
#define VFB__MASK 0x10u
#define VFB__PA__CFG0 CYREG_UDB_PA2_CFG0
#define VFB__PA__CFG1 CYREG_UDB_PA2_CFG1
#define VFB__PA__CFG10 CYREG_UDB_PA2_CFG10
#define VFB__PA__CFG11 CYREG_UDB_PA2_CFG11
#define VFB__PA__CFG12 CYREG_UDB_PA2_CFG12
#define VFB__PA__CFG13 CYREG_UDB_PA2_CFG13
#define VFB__PA__CFG14 CYREG_UDB_PA2_CFG14
#define VFB__PA__CFG2 CYREG_UDB_PA2_CFG2
#define VFB__PA__CFG3 CYREG_UDB_PA2_CFG3
#define VFB__PA__CFG4 CYREG_UDB_PA2_CFG4
#define VFB__PA__CFG5 CYREG_UDB_PA2_CFG5
#define VFB__PA__CFG6 CYREG_UDB_PA2_CFG6
#define VFB__PA__CFG7 CYREG_UDB_PA2_CFG7
#define VFB__PA__CFG8 CYREG_UDB_PA2_CFG8
#define VFB__PA__CFG9 CYREG_UDB_PA2_CFG9
#define VFB__PC CYREG_GPIO_PRT2_PC
#define VFB__PC2 CYREG_GPIO_PRT2_PC2
#define VFB__PORT 2u
#define VFB__PS CYREG_GPIO_PRT2_PS
#define VFB__SHIFT 4u

/* EN_A */
#define EN_A__0__DR CYREG_GPIO_PRT1_DR
#define EN_A__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define EN_A__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define EN_A__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define EN_A__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define EN_A__0__HSIOM_MASK 0x000000F0u
#define EN_A__0__HSIOM_SHIFT 4u
#define EN_A__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define EN_A__0__INTR CYREG_GPIO_PRT1_INTR
#define EN_A__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define EN_A__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define EN_A__0__MASK 0x02u
#define EN_A__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define EN_A__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define EN_A__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define EN_A__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define EN_A__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define EN_A__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define EN_A__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define EN_A__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define EN_A__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define EN_A__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define EN_A__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define EN_A__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define EN_A__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define EN_A__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define EN_A__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define EN_A__0__PC CYREG_GPIO_PRT1_PC
#define EN_A__0__PC2 CYREG_GPIO_PRT1_PC2
#define EN_A__0__PORT 1u
#define EN_A__0__PS CYREG_GPIO_PRT1_PS
#define EN_A__0__SHIFT 1u
#define EN_A__DR CYREG_GPIO_PRT1_DR
#define EN_A__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define EN_A__DR_INV CYREG_GPIO_PRT1_DR_INV
#define EN_A__DR_SET CYREG_GPIO_PRT1_DR_SET
#define EN_A__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define EN_A__INTR CYREG_GPIO_PRT1_INTR
#define EN_A__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define EN_A__INTSTAT CYREG_GPIO_PRT1_INTR
#define EN_A__MASK 0x02u
#define EN_A__PA__CFG0 CYREG_UDB_PA1_CFG0
#define EN_A__PA__CFG1 CYREG_UDB_PA1_CFG1
#define EN_A__PA__CFG10 CYREG_UDB_PA1_CFG10
#define EN_A__PA__CFG11 CYREG_UDB_PA1_CFG11
#define EN_A__PA__CFG12 CYREG_UDB_PA1_CFG12
#define EN_A__PA__CFG13 CYREG_UDB_PA1_CFG13
#define EN_A__PA__CFG14 CYREG_UDB_PA1_CFG14
#define EN_A__PA__CFG2 CYREG_UDB_PA1_CFG2
#define EN_A__PA__CFG3 CYREG_UDB_PA1_CFG3
#define EN_A__PA__CFG4 CYREG_UDB_PA1_CFG4
#define EN_A__PA__CFG5 CYREG_UDB_PA1_CFG5
#define EN_A__PA__CFG6 CYREG_UDB_PA1_CFG6
#define EN_A__PA__CFG7 CYREG_UDB_PA1_CFG7
#define EN_A__PA__CFG8 CYREG_UDB_PA1_CFG8
#define EN_A__PA__CFG9 CYREG_UDB_PA1_CFG9
#define EN_A__PC CYREG_GPIO_PRT1_PC
#define EN_A__PC2 CYREG_GPIO_PRT1_PC2
#define EN_A__PORT 1u
#define EN_A__PS CYREG_GPIO_PRT1_PS
#define EN_A__SHIFT 1u

/* EN_B */
#define EN_B__0__DR CYREG_GPIO_PRT5_DR
#define EN_B__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define EN_B__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define EN_B__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define EN_B__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define EN_B__0__HSIOM_MASK 0x000F0000u
#define EN_B__0__HSIOM_SHIFT 16u
#define EN_B__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define EN_B__0__INTR CYREG_GPIO_PRT5_INTR
#define EN_B__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define EN_B__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define EN_B__0__MASK 0x10u
#define EN_B__0__PC CYREG_GPIO_PRT5_PC
#define EN_B__0__PC2 CYREG_GPIO_PRT5_PC2
#define EN_B__0__PORT 5u
#define EN_B__0__PS CYREG_GPIO_PRT5_PS
#define EN_B__0__SHIFT 4u
#define EN_B__DR CYREG_GPIO_PRT5_DR
#define EN_B__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define EN_B__DR_INV CYREG_GPIO_PRT5_DR_INV
#define EN_B__DR_SET CYREG_GPIO_PRT5_DR_SET
#define EN_B__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define EN_B__INTR CYREG_GPIO_PRT5_INTR
#define EN_B__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define EN_B__INTSTAT CYREG_GPIO_PRT5_INTR
#define EN_B__MASK 0x10u
#define EN_B__PC CYREG_GPIO_PRT5_PC
#define EN_B__PC2 CYREG_GPIO_PRT5_PC2
#define EN_B__PORT 5u
#define EN_B__PS CYREG_GPIO_PRT5_PS
#define EN_B__SHIFT 4u

/* EN_C */
#define EN_C__0__DR CYREG_GPIO_PRT5_DR
#define EN_C__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define EN_C__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define EN_C__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define EN_C__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define EN_C__0__HSIOM_MASK 0x000000F0u
#define EN_C__0__HSIOM_SHIFT 4u
#define EN_C__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define EN_C__0__INTR CYREG_GPIO_PRT5_INTR
#define EN_C__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define EN_C__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define EN_C__0__MASK 0x02u
#define EN_C__0__PC CYREG_GPIO_PRT5_PC
#define EN_C__0__PC2 CYREG_GPIO_PRT5_PC2
#define EN_C__0__PORT 5u
#define EN_C__0__PS CYREG_GPIO_PRT5_PS
#define EN_C__0__SHIFT 1u
#define EN_C__DR CYREG_GPIO_PRT5_DR
#define EN_C__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define EN_C__DR_INV CYREG_GPIO_PRT5_DR_INV
#define EN_C__DR_SET CYREG_GPIO_PRT5_DR_SET
#define EN_C__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define EN_C__INTR CYREG_GPIO_PRT5_INTR
#define EN_C__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define EN_C__INTSTAT CYREG_GPIO_PRT5_INTR
#define EN_C__MASK 0x02u
#define EN_C__PC CYREG_GPIO_PRT5_PC
#define EN_C__PC2 CYREG_GPIO_PRT5_PC2
#define EN_C__PORT 5u
#define EN_C__PS CYREG_GPIO_PRT5_PS
#define EN_C__SHIFT 1u

/* EZI2C */
#define EZI2C_SCB__CTRL CYREG_SCB1_CTRL
#define EZI2C_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define EZI2C_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define EZI2C_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define EZI2C_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define EZI2C_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define EZI2C_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define EZI2C_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define EZI2C_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define EZI2C_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define EZI2C_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define EZI2C_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define EZI2C_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define EZI2C_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define EZI2C_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define EZI2C_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define EZI2C_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define EZI2C_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define EZI2C_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define EZI2C_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define EZI2C_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define EZI2C_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define EZI2C_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define EZI2C_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define EZI2C_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define EZI2C_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define EZI2C_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define EZI2C_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define EZI2C_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define EZI2C_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define EZI2C_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define EZI2C_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define EZI2C_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define EZI2C_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define EZI2C_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define EZI2C_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define EZI2C_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define EZI2C_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define EZI2C_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define EZI2C_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define EZI2C_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define EZI2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define EZI2C_SCB__INTR_M CYREG_SCB1_INTR_M
#define EZI2C_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define EZI2C_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define EZI2C_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define EZI2C_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define EZI2C_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define EZI2C_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define EZI2C_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define EZI2C_SCB__INTR_S CYREG_SCB1_INTR_S
#define EZI2C_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define EZI2C_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define EZI2C_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define EZI2C_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define EZI2C_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define EZI2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define EZI2C_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define EZI2C_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define EZI2C_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define EZI2C_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define EZI2C_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define EZI2C_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define EZI2C_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define EZI2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define EZI2C_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define EZI2C_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define EZI2C_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define EZI2C_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define EZI2C_SCB__SS0_POSISTION 0u
#define EZI2C_SCB__SS1_POSISTION 1u
#define EZI2C_SCB__SS2_POSISTION 2u
#define EZI2C_SCB__SS3_POSISTION 3u
#define EZI2C_SCB__STATUS CYREG_SCB1_STATUS
#define EZI2C_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define EZI2C_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define EZI2C_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define EZI2C_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define EZI2C_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define EZI2C_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define EZI2C_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define EZI2C_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define EZI2C_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define EZI2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EZI2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EZI2C_SCB_IRQ__INTC_MASK 0x200u
#define EZI2C_SCB_IRQ__INTC_NUMBER 9u
#define EZI2C_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define EZI2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define EZI2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define EZI2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define EZI2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define EZI2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define EZI2C_SCBCLK__DIV_ID 0x00000042u
#define EZI2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define EZI2C_SCBCLK__PA_DIV_ID 0x000000FFu
#define EZI2C_scl__0__DR CYREG_GPIO_PRT3_DR
#define EZI2C_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define EZI2C_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define EZI2C_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define EZI2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define EZI2C_scl__0__HSIOM_GPIO 0u
#define EZI2C_scl__0__HSIOM_I2C 14u
#define EZI2C_scl__0__HSIOM_I2C_SCL 14u
#define EZI2C_scl__0__HSIOM_MASK 0x0000000Fu
#define EZI2C_scl__0__HSIOM_SHIFT 0u
#define EZI2C_scl__0__HSIOM_SPI 15u
#define EZI2C_scl__0__HSIOM_SPI_MOSI 15u
#define EZI2C_scl__0__HSIOM_UART 9u
#define EZI2C_scl__0__HSIOM_UART_RX 9u
#define EZI2C_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define EZI2C_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define EZI2C_scl__0__MASK 0x01u
#define EZI2C_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_scl__0__PC CYREG_GPIO_PRT3_PC
#define EZI2C_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define EZI2C_scl__0__PORT 3u
#define EZI2C_scl__0__PS CYREG_GPIO_PRT3_PS
#define EZI2C_scl__0__SHIFT 0u
#define EZI2C_scl__DR CYREG_GPIO_PRT3_DR
#define EZI2C_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define EZI2C_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define EZI2C_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define EZI2C_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_scl__INTR CYREG_GPIO_PRT3_INTR
#define EZI2C_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define EZI2C_scl__MASK 0x01u
#define EZI2C_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_scl__PC CYREG_GPIO_PRT3_PC
#define EZI2C_scl__PC2 CYREG_GPIO_PRT3_PC2
#define EZI2C_scl__PORT 3u
#define EZI2C_scl__PS CYREG_GPIO_PRT3_PS
#define EZI2C_scl__SHIFT 0u
#define EZI2C_sda__0__DR CYREG_GPIO_PRT3_DR
#define EZI2C_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define EZI2C_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define EZI2C_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define EZI2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define EZI2C_sda__0__HSIOM_GPIO 0u
#define EZI2C_sda__0__HSIOM_I2C 14u
#define EZI2C_sda__0__HSIOM_I2C_SDA 14u
#define EZI2C_sda__0__HSIOM_MASK 0x000000F0u
#define EZI2C_sda__0__HSIOM_SHIFT 4u
#define EZI2C_sda__0__HSIOM_SPI 15u
#define EZI2C_sda__0__HSIOM_SPI_MISO 15u
#define EZI2C_sda__0__HSIOM_UART 9u
#define EZI2C_sda__0__HSIOM_UART_TX 9u
#define EZI2C_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define EZI2C_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define EZI2C_sda__0__MASK 0x02u
#define EZI2C_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_sda__0__PC CYREG_GPIO_PRT3_PC
#define EZI2C_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define EZI2C_sda__0__PORT 3u
#define EZI2C_sda__0__PS CYREG_GPIO_PRT3_PS
#define EZI2C_sda__0__SHIFT 1u
#define EZI2C_sda__DR CYREG_GPIO_PRT3_DR
#define EZI2C_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define EZI2C_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define EZI2C_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define EZI2C_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_sda__INTR CYREG_GPIO_PRT3_INTR
#define EZI2C_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define EZI2C_sda__MASK 0x02u
#define EZI2C_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_sda__PC CYREG_GPIO_PRT3_PC
#define EZI2C_sda__PC2 CYREG_GPIO_PRT3_PC2
#define EZI2C_sda__PORT 3u
#define EZI2C_sda__PS CYREG_GPIO_PRT3_PS
#define EZI2C_sda__SHIFT 1u

/* MAX_I */
#define MAX_I__0__DR CYREG_GPIO_PRT1_DR
#define MAX_I__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MAX_I__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MAX_I__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MAX_I__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MAX_I__0__HSIOM_MASK 0x000F0000u
#define MAX_I__0__HSIOM_SHIFT 16u
#define MAX_I__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MAX_I__0__INTR CYREG_GPIO_PRT1_INTR
#define MAX_I__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MAX_I__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define MAX_I__0__MASK 0x10u
#define MAX_I__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MAX_I__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MAX_I__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MAX_I__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MAX_I__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MAX_I__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MAX_I__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MAX_I__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MAX_I__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MAX_I__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MAX_I__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MAX_I__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MAX_I__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MAX_I__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MAX_I__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MAX_I__0__PC CYREG_GPIO_PRT1_PC
#define MAX_I__0__PC2 CYREG_GPIO_PRT1_PC2
#define MAX_I__0__PORT 1u
#define MAX_I__0__PS CYREG_GPIO_PRT1_PS
#define MAX_I__0__SHIFT 4u
#define MAX_I__DR CYREG_GPIO_PRT1_DR
#define MAX_I__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MAX_I__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MAX_I__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MAX_I__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MAX_I__INTR CYREG_GPIO_PRT1_INTR
#define MAX_I__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MAX_I__INTSTAT CYREG_GPIO_PRT1_INTR
#define MAX_I__MASK 0x10u
#define MAX_I__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MAX_I__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MAX_I__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MAX_I__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MAX_I__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MAX_I__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MAX_I__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MAX_I__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MAX_I__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MAX_I__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MAX_I__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MAX_I__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MAX_I__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MAX_I__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MAX_I__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MAX_I__PC CYREG_GPIO_PRT1_PC
#define MAX_I__PC2 CYREG_GPIO_PRT1_PC2
#define MAX_I__PORT 1u
#define MAX_I__PS CYREG_GPIO_PRT1_PS
#define MAX_I__SHIFT 4u

/* Pin_1 */
#define Pin_1__0__DR CYREG_GPIO_PRT1_DR
#define Pin_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_1__0__HSIOM_MASK 0xF0000000u
#define Pin_1__0__HSIOM_SHIFT 28u
#define Pin_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_1__0__MASK 0x80u
#define Pin_1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_1__0__OUT_SEL_SHIFT 14u
#define Pin_1__0__OUT_SEL_VAL 3u
#define Pin_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_1__0__PC CYREG_GPIO_PRT1_PC
#define Pin_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_1__0__PORT 1u
#define Pin_1__0__PS CYREG_GPIO_PRT1_PS
#define Pin_1__0__SHIFT 7u
#define Pin_1__DR CYREG_GPIO_PRT1_DR
#define Pin_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_1__INTR CYREG_GPIO_PRT1_INTR
#define Pin_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_1__MASK 0x80u
#define Pin_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_1__PC CYREG_GPIO_PRT1_PC
#define Pin_1__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_1__PORT 1u
#define Pin_1__PS CYREG_GPIO_PRT1_PS
#define Pin_1__SHIFT 7u

/* TIMER */
#define TIMER_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define TIMER_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define TIMER_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define TIMER_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define TIMER_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define TIMER_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define TIMER_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define TIMER_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define TIMER_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define TIMER_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define TIMER_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define TIMER_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define TIMER_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Comp_1 */
#define Comp_1_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define Comp_1_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define Comp_1_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define Comp_1_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define Comp_1_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define Comp_1_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define Comp_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define Comp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define Comp_1_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define Comp_1_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define Comp_1_cy_psoc4_abuf__INTR_SHIFT 1u
#define Comp_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA1_COMP_TRIM
#define Comp_1_cy_psoc4_abuf__OA_NUMBER 1u
#define Comp_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA1_OFFSET_TRIM
#define Comp_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES1_CTRL
#define Comp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM
#define Comp_1_cy_psoc4_abuf__OA_SW CYREG_CTBM0_OA1_SW
#define Comp_1_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM0_OA1_SW_CLEAR

/* IDAC_1 */
#define IDAC_1_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define IDAC_1_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define IDAC_1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define IDAC_1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define IDAC_1_cy_psoc4_idac__IDAC_NUMBER 1u
#define IDAC_1_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define IDAC_1_cy_psoc4_idac__POLARITY_SHIFT 16u

/* IDAC_2 */
#define IDAC_2_cy_psoc4_idac__CONTROL CYREG_CSD1_CONFIG
#define IDAC_2_cy_psoc4_idac__CSD_IDAC CYREG_CSD1_IDAC
#define IDAC_2_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define IDAC_2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD1_TRIM1
#define IDAC_2_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define IDAC_2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD1_TRIM2
#define IDAC_2_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define IDAC_2_cy_psoc4_idac__IDAC_NUMBER 3u
#define IDAC_2_cy_psoc4_idac__POLARITY CYREG_CSD1_CONFIG
#define IDAC_2_cy_psoc4_idac__POLARITY_SHIFT 16u

/* RESIST */
#define RESIST__0__DR CYREG_GPIO_PRT4_DR
#define RESIST__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RESIST__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RESIST__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RESIST__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define RESIST__0__HSIOM_MASK 0xF0000000u
#define RESIST__0__HSIOM_SHIFT 28u
#define RESIST__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RESIST__0__INTR CYREG_GPIO_PRT4_INTR
#define RESIST__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RESIST__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define RESIST__0__MASK 0x80u
#define RESIST__0__PC CYREG_GPIO_PRT4_PC
#define RESIST__0__PC2 CYREG_GPIO_PRT4_PC2
#define RESIST__0__PORT 4u
#define RESIST__0__PS CYREG_GPIO_PRT4_PS
#define RESIST__0__SHIFT 7u
#define RESIST__DR CYREG_GPIO_PRT4_DR
#define RESIST__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RESIST__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RESIST__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RESIST__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RESIST__INTR CYREG_GPIO_PRT4_INTR
#define RESIST__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RESIST__INTSTAT CYREG_GPIO_PRT4_INTR
#define RESIST__MASK 0x80u
#define RESIST__PC CYREG_GPIO_PRT4_PC
#define RESIST__PC2 CYREG_GPIO_PRT4_PC2
#define RESIST__PORT 4u
#define RESIST__PS CYREG_GPIO_PRT4_PS
#define RESIST__SHIFT 7u

/* VREF_A */
#define VREF_A__0__DR CYREG_GPIO_PRT1_DR
#define VREF_A__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VREF_A__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VREF_A__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VREF_A__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define VREF_A__0__HSIOM_MASK 0x00000F00u
#define VREF_A__0__HSIOM_SHIFT 8u
#define VREF_A__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VREF_A__0__INTR CYREG_GPIO_PRT1_INTR
#define VREF_A__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VREF_A__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define VREF_A__0__MASK 0x04u
#define VREF_A__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define VREF_A__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define VREF_A__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define VREF_A__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define VREF_A__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define VREF_A__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define VREF_A__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define VREF_A__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define VREF_A__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define VREF_A__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define VREF_A__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define VREF_A__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define VREF_A__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define VREF_A__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define VREF_A__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define VREF_A__0__PC CYREG_GPIO_PRT1_PC
#define VREF_A__0__PC2 CYREG_GPIO_PRT1_PC2
#define VREF_A__0__PORT 1u
#define VREF_A__0__PS CYREG_GPIO_PRT1_PS
#define VREF_A__0__SHIFT 2u
#define VREF_A__DR CYREG_GPIO_PRT1_DR
#define VREF_A__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VREF_A__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VREF_A__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VREF_A__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VREF_A__INTR CYREG_GPIO_PRT1_INTR
#define VREF_A__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VREF_A__INTSTAT CYREG_GPIO_PRT1_INTR
#define VREF_A__MASK 0x04u
#define VREF_A__PA__CFG0 CYREG_UDB_PA1_CFG0
#define VREF_A__PA__CFG1 CYREG_UDB_PA1_CFG1
#define VREF_A__PA__CFG10 CYREG_UDB_PA1_CFG10
#define VREF_A__PA__CFG11 CYREG_UDB_PA1_CFG11
#define VREF_A__PA__CFG12 CYREG_UDB_PA1_CFG12
#define VREF_A__PA__CFG13 CYREG_UDB_PA1_CFG13
#define VREF_A__PA__CFG14 CYREG_UDB_PA1_CFG14
#define VREF_A__PA__CFG2 CYREG_UDB_PA1_CFG2
#define VREF_A__PA__CFG3 CYREG_UDB_PA1_CFG3
#define VREF_A__PA__CFG4 CYREG_UDB_PA1_CFG4
#define VREF_A__PA__CFG5 CYREG_UDB_PA1_CFG5
#define VREF_A__PA__CFG6 CYREG_UDB_PA1_CFG6
#define VREF_A__PA__CFG7 CYREG_UDB_PA1_CFG7
#define VREF_A__PA__CFG8 CYREG_UDB_PA1_CFG8
#define VREF_A__PA__CFG9 CYREG_UDB_PA1_CFG9
#define VREF_A__PC CYREG_GPIO_PRT1_PC
#define VREF_A__PC2 CYREG_GPIO_PRT1_PC2
#define VREF_A__PORT 1u
#define VREF_A__PS CYREG_GPIO_PRT1_PS
#define VREF_A__SHIFT 2u

/* VREF_B */
#define VREF_B__0__DR CYREG_GPIO_PRT5_DR
#define VREF_B__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define VREF_B__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define VREF_B__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define VREF_B__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define VREF_B__0__HSIOM_MASK 0x0000F000u
#define VREF_B__0__HSIOM_SHIFT 12u
#define VREF_B__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define VREF_B__0__INTR CYREG_GPIO_PRT5_INTR
#define VREF_B__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define VREF_B__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define VREF_B__0__MASK 0x08u
#define VREF_B__0__PC CYREG_GPIO_PRT5_PC
#define VREF_B__0__PC2 CYREG_GPIO_PRT5_PC2
#define VREF_B__0__PORT 5u
#define VREF_B__0__PS CYREG_GPIO_PRT5_PS
#define VREF_B__0__SHIFT 3u
#define VREF_B__DR CYREG_GPIO_PRT5_DR
#define VREF_B__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define VREF_B__DR_INV CYREG_GPIO_PRT5_DR_INV
#define VREF_B__DR_SET CYREG_GPIO_PRT5_DR_SET
#define VREF_B__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define VREF_B__INTR CYREG_GPIO_PRT5_INTR
#define VREF_B__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define VREF_B__INTSTAT CYREG_GPIO_PRT5_INTR
#define VREF_B__MASK 0x08u
#define VREF_B__PC CYREG_GPIO_PRT5_PC
#define VREF_B__PC2 CYREG_GPIO_PRT5_PC2
#define VREF_B__PORT 5u
#define VREF_B__PS CYREG_GPIO_PRT5_PS
#define VREF_B__SHIFT 3u

/* VREF_C */
#define VREF_C__0__DR CYREG_GPIO_PRT5_DR
#define VREF_C__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define VREF_C__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define VREF_C__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define VREF_C__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define VREF_C__0__HSIOM_MASK 0x00000F00u
#define VREF_C__0__HSIOM_SHIFT 8u
#define VREF_C__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define VREF_C__0__INTR CYREG_GPIO_PRT5_INTR
#define VREF_C__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define VREF_C__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define VREF_C__0__MASK 0x04u
#define VREF_C__0__PC CYREG_GPIO_PRT5_PC
#define VREF_C__0__PC2 CYREG_GPIO_PRT5_PC2
#define VREF_C__0__PORT 5u
#define VREF_C__0__PS CYREG_GPIO_PRT5_PS
#define VREF_C__0__SHIFT 2u
#define VREF_C__DR CYREG_GPIO_PRT5_DR
#define VREF_C__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define VREF_C__DR_INV CYREG_GPIO_PRT5_DR_INV
#define VREF_C__DR_SET CYREG_GPIO_PRT5_DR_SET
#define VREF_C__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define VREF_C__INTR CYREG_GPIO_PRT5_INTR
#define VREF_C__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define VREF_C__INTSTAT CYREG_GPIO_PRT5_INTR
#define VREF_C__MASK 0x04u
#define VREF_C__PC CYREG_GPIO_PRT5_PC
#define VREF_C__PC2 CYREG_GPIO_PRT5_PC2
#define VREF_C__PORT 5u
#define VREF_C__PS CYREG_GPIO_PRT5_PS
#define VREF_C__SHIFT 2u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define Clock_2__DIV_ID 0x00000041u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Opamp_1 */
#define Opamp_1_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define Opamp_1_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define Opamp_1_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__INTR_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA0_COMP_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA0_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES0_CTRL
#define Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_SW CYREG_CTBM0_OA0_SW
#define Opamp_1_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM0_OA0_SW_CLEAR

/* Opamp_2 */
#define Opamp_2_cy_psoc4_abuf__COMP_STAT CYREG_CTBM1_COMP_STAT
#define Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM1_CTB_CTRL
#define Opamp_2_cy_psoc4_abuf__INTR CYREG_CTBM1_INTR
#define Opamp_2_cy_psoc4_abuf__INTR_MASK CYREG_CTBM1_INTR_MASK
#define Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define Opamp_2_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM1_INTR_MASKED
#define Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define Opamp_2_cy_psoc4_abuf__INTR_SET CYREG_CTBM1_INTR_SET
#define Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define Opamp_2_cy_psoc4_abuf__INTR_SHIFT 1u
#define Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM1_OA1_COMP_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_NUMBER 1u
#define Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM1_OA1_OFFSET_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM1_OA_RES1_CTRL
#define Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_SW CYREG_CTBM1_OA1_SW
#define Opamp_2_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM1_OA1_SW_CLEAR

/* TRIG_FACE */
#define TRIG_FACE__0__DR CYREG_GPIO_PRT2_DR
#define TRIG_FACE__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TRIG_FACE__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TRIG_FACE__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TRIG_FACE__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define TRIG_FACE__0__HSIOM_MASK 0x00000F00u
#define TRIG_FACE__0__HSIOM_SHIFT 8u
#define TRIG_FACE__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_FACE__0__INTR CYREG_GPIO_PRT2_INTR
#define TRIG_FACE__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_FACE__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define TRIG_FACE__0__MASK 0x04u
#define TRIG_FACE__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TRIG_FACE__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TRIG_FACE__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TRIG_FACE__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TRIG_FACE__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TRIG_FACE__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TRIG_FACE__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TRIG_FACE__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TRIG_FACE__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TRIG_FACE__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TRIG_FACE__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TRIG_FACE__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TRIG_FACE__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TRIG_FACE__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TRIG_FACE__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TRIG_FACE__0__PC CYREG_GPIO_PRT2_PC
#define TRIG_FACE__0__PC2 CYREG_GPIO_PRT2_PC2
#define TRIG_FACE__0__PORT 2u
#define TRIG_FACE__0__PS CYREG_GPIO_PRT2_PS
#define TRIG_FACE__0__SHIFT 2u
#define TRIG_FACE__DR CYREG_GPIO_PRT2_DR
#define TRIG_FACE__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TRIG_FACE__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TRIG_FACE__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TRIG_FACE__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_FACE__INTR CYREG_GPIO_PRT2_INTR
#define TRIG_FACE__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_FACE__INTSTAT CYREG_GPIO_PRT2_INTR
#define TRIG_FACE__MASK 0x04u
#define TRIG_FACE__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TRIG_FACE__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TRIG_FACE__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TRIG_FACE__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TRIG_FACE__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TRIG_FACE__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TRIG_FACE__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TRIG_FACE__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TRIG_FACE__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TRIG_FACE__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TRIG_FACE__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TRIG_FACE__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TRIG_FACE__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TRIG_FACE__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TRIG_FACE__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TRIG_FACE__PC CYREG_GPIO_PRT2_PC
#define TRIG_FACE__PC2 CYREG_GPIO_PRT2_PC2
#define TRIG_FACE__PORT 2u
#define TRIG_FACE__PS CYREG_GPIO_PRT2_PS
#define TRIG_FACE__SHIFT 2u

/* TRIG_LEFT */
#define TRIG_LEFT__0__DR CYREG_GPIO_PRT2_DR
#define TRIG_LEFT__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TRIG_LEFT__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TRIG_LEFT__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TRIG_LEFT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define TRIG_LEFT__0__HSIOM_MASK 0x0000000Fu
#define TRIG_LEFT__0__HSIOM_SHIFT 0u
#define TRIG_LEFT__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_LEFT__0__INTR CYREG_GPIO_PRT2_INTR
#define TRIG_LEFT__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_LEFT__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define TRIG_LEFT__0__MASK 0x01u
#define TRIG_LEFT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TRIG_LEFT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TRIG_LEFT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TRIG_LEFT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TRIG_LEFT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TRIG_LEFT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TRIG_LEFT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TRIG_LEFT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TRIG_LEFT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TRIG_LEFT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TRIG_LEFT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TRIG_LEFT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TRIG_LEFT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TRIG_LEFT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TRIG_LEFT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TRIG_LEFT__0__PC CYREG_GPIO_PRT2_PC
#define TRIG_LEFT__0__PC2 CYREG_GPIO_PRT2_PC2
#define TRIG_LEFT__0__PORT 2u
#define TRIG_LEFT__0__PS CYREG_GPIO_PRT2_PS
#define TRIG_LEFT__0__SHIFT 0u
#define TRIG_LEFT__DR CYREG_GPIO_PRT2_DR
#define TRIG_LEFT__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TRIG_LEFT__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TRIG_LEFT__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TRIG_LEFT__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_LEFT__INTR CYREG_GPIO_PRT2_INTR
#define TRIG_LEFT__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_LEFT__INTSTAT CYREG_GPIO_PRT2_INTR
#define TRIG_LEFT__MASK 0x01u
#define TRIG_LEFT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TRIG_LEFT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TRIG_LEFT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TRIG_LEFT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TRIG_LEFT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TRIG_LEFT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TRIG_LEFT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TRIG_LEFT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TRIG_LEFT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TRIG_LEFT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TRIG_LEFT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TRIG_LEFT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TRIG_LEFT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TRIG_LEFT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TRIG_LEFT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TRIG_LEFT__PC CYREG_GPIO_PRT2_PC
#define TRIG_LEFT__PC2 CYREG_GPIO_PRT2_PC2
#define TRIG_LEFT__PORT 2u
#define TRIG_LEFT__PS CYREG_GPIO_PRT2_PS
#define TRIG_LEFT__SHIFT 0u

/* isr_TIMER */
#define isr_TIMER__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_TIMER__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_TIMER__INTC_MASK 0x100000u
#define isr_TIMER__INTC_NUMBER 20u
#define isr_TIMER__INTC_PRIOR_MASK 0xC0u
#define isr_TIMER__INTC_PRIOR_NUM 2u
#define isr_TIMER__INTC_PRIOR_REG CYREG_CM0_IPR5
#define isr_TIMER__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_TIMER__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_bbi2c */
#define isr_bbi2c__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_bbi2c__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_bbi2c__INTC_MASK 0x01u
#define isr_bbi2c__INTC_NUMBER 0u
#define isr_bbi2c__INTC_PRIOR_MASK 0xC0u
#define isr_bbi2c__INTC_PRIOR_NUM 0u
#define isr_bbi2c__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_bbi2c__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_bbi2c__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Opamp_FACE */
#define Opamp_FACE_cy_psoc4_abuf__COMP_STAT CYREG_CTBM1_COMP_STAT
#define Opamp_FACE_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define Opamp_FACE_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM1_CTB_CTRL
#define Opamp_FACE_cy_psoc4_abuf__INTR CYREG_CTBM1_INTR
#define Opamp_FACE_cy_psoc4_abuf__INTR_MASK CYREG_CTBM1_INTR_MASK
#define Opamp_FACE_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define Opamp_FACE_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM1_INTR_MASKED
#define Opamp_FACE_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define Opamp_FACE_cy_psoc4_abuf__INTR_SET CYREG_CTBM1_INTR_SET
#define Opamp_FACE_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define Opamp_FACE_cy_psoc4_abuf__INTR_SHIFT 0u
#define Opamp_FACE_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM1_OA0_COMP_TRIM
#define Opamp_FACE_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_FACE_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM1_OA0_OFFSET_TRIM
#define Opamp_FACE_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM1_OA_RES0_CTRL
#define Opamp_FACE_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM
#define Opamp_FACE_cy_psoc4_abuf__OA_SW CYREG_CTBM1_OA0_SW
#define Opamp_FACE_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM1_OA0_SW_CLEAR

/* TRIG_RIGHT */
#define TRIG_RIGHT__0__DR CYREG_GPIO_PRT2_DR
#define TRIG_RIGHT__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TRIG_RIGHT__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TRIG_RIGHT__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TRIG_RIGHT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define TRIG_RIGHT__0__HSIOM_MASK 0x000000F0u
#define TRIG_RIGHT__0__HSIOM_SHIFT 4u
#define TRIG_RIGHT__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_RIGHT__0__INTR CYREG_GPIO_PRT2_INTR
#define TRIG_RIGHT__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_RIGHT__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define TRIG_RIGHT__0__MASK 0x02u
#define TRIG_RIGHT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TRIG_RIGHT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TRIG_RIGHT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TRIG_RIGHT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TRIG_RIGHT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TRIG_RIGHT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TRIG_RIGHT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TRIG_RIGHT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TRIG_RIGHT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TRIG_RIGHT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TRIG_RIGHT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TRIG_RIGHT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TRIG_RIGHT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TRIG_RIGHT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TRIG_RIGHT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TRIG_RIGHT__0__PC CYREG_GPIO_PRT2_PC
#define TRIG_RIGHT__0__PC2 CYREG_GPIO_PRT2_PC2
#define TRIG_RIGHT__0__PORT 2u
#define TRIG_RIGHT__0__PS CYREG_GPIO_PRT2_PS
#define TRIG_RIGHT__0__SHIFT 1u
#define TRIG_RIGHT__DR CYREG_GPIO_PRT2_DR
#define TRIG_RIGHT__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TRIG_RIGHT__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TRIG_RIGHT__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TRIG_RIGHT__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_RIGHT__INTR CYREG_GPIO_PRT2_INTR
#define TRIG_RIGHT__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TRIG_RIGHT__INTSTAT CYREG_GPIO_PRT2_INTR
#define TRIG_RIGHT__MASK 0x02u
#define TRIG_RIGHT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TRIG_RIGHT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TRIG_RIGHT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TRIG_RIGHT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TRIG_RIGHT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TRIG_RIGHT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TRIG_RIGHT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TRIG_RIGHT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TRIG_RIGHT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TRIG_RIGHT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TRIG_RIGHT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TRIG_RIGHT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TRIG_RIGHT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TRIG_RIGHT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TRIG_RIGHT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TRIG_RIGHT__PC CYREG_GPIO_PRT2_PC
#define TRIG_RIGHT__PC2 CYREG_GPIO_PRT2_PC2
#define TRIG_RIGHT__PORT 2u
#define TRIG_RIGHT__PS CYREG_GPIO_PRT2_PS
#define TRIG_RIGHT__SHIFT 1u

/* Control_Trig */
#define Control_Trig_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Trig_Sync_ctrl_reg__0__POS 0
#define Control_Trig_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Trig_Sync_ctrl_reg__1__POS 1
#define Control_Trig_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Trig_Sync_ctrl_reg__2__POS 2
#define Control_Trig_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Control_Trig_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL3
#define Control_Trig_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Control_Trig_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL3
#define Control_Trig_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Control_Trig_Sync_ctrl_reg__MASK 0x07u
#define Control_Trig_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Control_Trig_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Control_Trig_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK3

/* Miscellaneous */
#define CY_PROJECT_NAME "camera"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112B11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
