

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_twi.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="at91__twi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a922de3d09565e0cf748e072c393c6e1c">TWI_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI Control Register.  <a href="#a922de3d09565e0cf748e072c393c6e1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02b3d1b1a042abb22c9de7bb29298911"></a><!-- doxytag: member="at91_twi.h::TWI_CR" ref="a02b3d1b1a042abb22c9de7bb29298911" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a02b3d1b1a042abb22c9de7bb29298911">TWI_CR</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_CR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b12a0369906d5264bd6e7ea596f6d29"></a><!-- doxytag: member="at91_twi.h::TWI_START" ref="a3b12a0369906d5264bd6e7ea596f6d29" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a3b12a0369906d5264bd6e7ea596f6d29">TWI_START</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Send start condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc6fae092860c77838a2a320fbfcc512"></a><!-- doxytag: member="at91_twi.h::TWI_STOP" ref="abc6fae092860c77838a2a320fbfcc512" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#abc6fae092860c77838a2a320fbfcc512">TWI_STOP</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Send stop condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a73bd2a5544a605e918f26a2311dd1f"></a><!-- doxytag: member="at91_twi.h::TWI_MSEN" ref="a9a73bd2a5544a605e918f26a2311dd1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a9a73bd2a5544a605e918f26a2311dd1f">TWI_MSEN</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable master mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3db7623f1a7c47c1a01d6791e6deed4a"></a><!-- doxytag: member="at91_twi.h::TWI_MSDIS" ref="a3db7623f1a7c47c1a01d6791e6deed4a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a3db7623f1a7c47c1a01d6791e6deed4a">TWI_MSDIS</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable master mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a556126f8cc213b3ad4b59da0d680ec2c"></a><!-- doxytag: member="at91_twi.h::TWI_SWRST" ref="a556126f8cc213b3ad4b59da0d680ec2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a556126f8cc213b3ad4b59da0d680ec2c">TWI_SWRST</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#aac2348146926c9c8e5c6c05cac8d89b0">TWI_MMR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI Master Mode Register.  <a href="#aac2348146926c9c8e5c6c05cac8d89b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8d84be2df06ad45ecf3542a47af9ba1"></a><!-- doxytag: member="at91_twi.h::TWI_MMR" ref="ad8d84be2df06ad45ecf3542a47af9ba1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#ad8d84be2df06ad45ecf3542a47af9ba1">TWI_MMR</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_MMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ebfe3cb6f5a39e4f15491f2bda73215"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_SHIFT" ref="a5ebfe3cb6f5a39e4f15491f2bda73215" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a5ebfe3cb6f5a39e4f15491f2bda73215">TWI_IADRSZ_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal device address size shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bc048bf2a7563eb5dcf9da81e2a487a"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ" ref="a1bc048bf2a7563eb5dcf9da81e2a487a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a1bc048bf2a7563eb5dcf9da81e2a487a">TWI_IADRSZ</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal device address size mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75f30c93fb0db0f48418009d75d047ff"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_NONE" ref="a75f30c93fb0db0f48418009d75d047ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a75f30c93fb0db0f48418009d75d047ff">TWI_IADRSZ_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No internal device address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60feaaf374eb7cc377151a84c8adf270"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_1BYTE" ref="a60feaaf374eb7cc377151a84c8adf270" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a60feaaf374eb7cc377151a84c8adf270">TWI_IADRSZ_1BYTE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">One byte internal device address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18cc243cb0bb8e10d0b29b2ca48eb36e"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_2BYTE" ref="a18cc243cb0bb8e10d0b29b2ca48eb36e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a18cc243cb0bb8e10d0b29b2ca48eb36e">TWI_IADRSZ_2BYTE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two byte internal device address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f6307902296fd694c6ac85b6c99b94d"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_3BYTE" ref="a2f6307902296fd694c6ac85b6c99b94d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a2f6307902296fd694c6ac85b6c99b94d">TWI_IADRSZ_3BYTE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Three byte internal device address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6b865a83ebfef45a9876fe79a4133bb"></a><!-- doxytag: member="at91_twi.h::TWI_MREAD" ref="ab6b865a83ebfef45a9876fe79a4133bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#ab6b865a83ebfef45a9876fe79a4133bb">TWI_MREAD</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master read direction. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea6ee8163200a798017f57608404bc6f"></a><!-- doxytag: member="at91_twi.h::TWI_DADR" ref="aea6ee8163200a798017f57608404bc6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#aea6ee8163200a798017f57608404bc6f">TWI_DADR</a>&#160;&#160;&#160;0x007F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Device address mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafd6f5c25290232d0ec92a751502c5f5"></a><!-- doxytag: member="at91_twi.h::TWI_DADR_SHIFT" ref="aafd6f5c25290232d0ec92a751502c5f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#aafd6f5c25290232d0ec92a751502c5f5">TWI_DADR_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Device address LSB. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a31a1eb972dda92da910140e1e41eb94f">TWI_IADR_OFF</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI Internal Address Register.  <a href="#a31a1eb972dda92da910140e1e41eb94f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bead1fd15629dfaa03bcecaed7bd805"></a><!-- doxytag: member="at91_twi.h::TWI_IADR" ref="a8bead1fd15629dfaa03bcecaed7bd805" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a8bead1fd15629dfaa03bcecaed7bd805">TWI_IADR</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_IADR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal address register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa350c91d3a192f85576d385dd6e1b39c"></a><!-- doxytag: member="at91_twi.h::TWI_IADR_MASK" ref="aa350c91d3a192f85576d385dd6e1b39c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#aa350c91d3a192f85576d385dd6e1b39c">TWI_IADR_MASK</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal address mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77e406dd2bd72275f673d36034d17bcb"></a><!-- doxytag: member="at91_twi.h::TWI_IADR_SHIFT" ref="a77e406dd2bd72275f673d36034d17bcb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a77e406dd2bd72275f673d36034d17bcb">TWI_IADR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal address LSB. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#acbacc9a303aa617523cd53cdc5dbc5a9">TWI_CWGR_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI Clock Waveform Generator Register.  <a href="#acbacc9a303aa617523cd53cdc5dbc5a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab596a5d1047574a8e0e6f28af3819bbd"></a><!-- doxytag: member="at91_twi.h::TWI_CWGR" ref="ab596a5d1047574a8e0e6f28af3819bbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#ab596a5d1047574a8e0e6f28af3819bbd">TWI_CWGR</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_CWGR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock waveform generator register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b10effff921177df0e49882754a04f3"></a><!-- doxytag: member="at91_twi.h::TWI_CLDIV" ref="a8b10effff921177df0e49882754a04f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a8b10effff921177df0e49882754a04f3">TWI_CLDIV</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock low divider mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5aa4920447aa098faddbd7b1270b91ce"></a><!-- doxytag: member="at91_twi.h::TWI_CLDIV_SHIFT" ref="a5aa4920447aa098faddbd7b1270b91ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a5aa4920447aa098faddbd7b1270b91ce">TWI_CLDIV_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock low divider LSB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae979bee5c2c5194cd53594e9c63e0fcc"></a><!-- doxytag: member="at91_twi.h::TWI_CHDIV" ref="ae979bee5c2c5194cd53594e9c63e0fcc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#ae979bee5c2c5194cd53594e9c63e0fcc">TWI_CHDIV</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock high divider mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ccc7013344c4f22152767834b71fbbd"></a><!-- doxytag: member="at91_twi.h::TWI_CHDIV_SHIFT" ref="a4ccc7013344c4f22152767834b71fbbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a4ccc7013344c4f22152767834b71fbbd">TWI_CHDIV_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock high divider LSB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebec47f30aa17c741e4adc2355c3385c"></a><!-- doxytag: member="at91_twi.h::TWI_CKDIV" ref="aebec47f30aa17c741e4adc2355c3385c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#aebec47f30aa17c741e4adc2355c3385c">TWI_CKDIV</a>&#160;&#160;&#160;0x00070000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6e00e71c09d6f9a12ec4143eeb7fe4b"></a><!-- doxytag: member="at91_twi.h::TWI_CKDIV_SHIFT" ref="ab6e00e71c09d6f9a12ec4143eeb7fe4b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#ab6e00e71c09d6f9a12ec4143eeb7fe4b">TWI_CKDIV_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider LSB. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a53347b4c5ac3a5dbd98729c941fb8e98">TWI_SR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI Status and Interrupt Registers.  <a href="#a53347b4c5ac3a5dbd98729c941fb8e98"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace05219303a4d04f60d0667e05cc203a"></a><!-- doxytag: member="at91_twi.h::TWI_SR" ref="ace05219303a4d04f60d0667e05cc203a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#ace05219303a4d04f60d0667e05cc203a">TWI_SR</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_SR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae480da62fec6380d989242804b867a3f"></a><!-- doxytag: member="at91_twi.h::TWI_IER_OFF" ref="ae480da62fec6380d989242804b867a3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#ae480da62fec6380d989242804b867a3f">TWI_IER_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd0b43819e666d118cc878ded56bb806"></a><!-- doxytag: member="at91_twi.h::TWI_IER" ref="acd0b43819e666d118cc878ded56bb806" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#acd0b43819e666d118cc878ded56bb806">TWI_IER</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a421a5537af5f865a55da8f712647979d"></a><!-- doxytag: member="at91_twi.h::TWI_IDR_OFF" ref="a421a5537af5f865a55da8f712647979d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a421a5537af5f865a55da8f712647979d">TWI_IDR_OFF</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b24e0af67309bddaf69254fc506d5b3"></a><!-- doxytag: member="at91_twi.h::TWI_IDR" ref="a3b24e0af67309bddaf69254fc506d5b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a3b24e0af67309bddaf69254fc506d5b3">TWI_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40f0e5a92c2bc9c72c8716357265dc3e"></a><!-- doxytag: member="at91_twi.h::TWI_IMR_OFF" ref="a40f0e5a92c2bc9c72c8716357265dc3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a40f0e5a92c2bc9c72c8716357265dc3e">TWI_IMR_OFF</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a628dad2c0cd19a9ead7e62d30d5f0468"></a><!-- doxytag: member="at91_twi.h::TWI_IMR" ref="a628dad2c0cd19a9ead7e62d30d5f0468" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a628dad2c0cd19a9ead7e62d30d5f0468">TWI_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4539af6e9b4506eb9eca59e1d40a920"></a><!-- doxytag: member="at91_twi.h::TWI_TXCOMP" ref="af4539af6e9b4506eb9eca59e1d40a920" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#af4539af6e9b4506eb9eca59e1d40a920">TWI_TXCOMP</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission completed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32a53045ac658af41a2fdf6ca77e27e2"></a><!-- doxytag: member="at91_twi.h::TWI_RXRDY" ref="a32a53045ac658af41a2fdf6ca77e27e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a32a53045ac658af41a2fdf6ca77e27e2">TWI_RXRDY</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive holding register ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c62400ce2a0f304fb62cb13f708913b"></a><!-- doxytag: member="at91_twi.h::TWI_TXRDY" ref="a0c62400ce2a0f304fb62cb13f708913b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a0c62400ce2a0f304fb62cb13f708913b">TWI_TXRDY</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit holding register ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf28e960d6d1c0553791faf52ebd8ef6"></a><!-- doxytag: member="at91_twi.h::TWI_NACK" ref="aaf28e960d6d1c0553791faf52ebd8ef6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#aaf28e960d6d1c0553791faf52ebd8ef6">TWI_NACK</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Not acknowledged. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#afa8a2fea32dfa50e784c7e982c59a1e9">TWI_RHR_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI Receive Holding Register.  <a href="#afa8a2fea32dfa50e784c7e982c59a1e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10ec126222ab67b1b0d4d45a12bfce86"></a><!-- doxytag: member="at91_twi.h::TWI_RHR" ref="a10ec126222ab67b1b0d4d45a12bfce86" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a10ec126222ab67b1b0d4d45a12bfce86">TWI_RHR</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_RHR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive holding register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#ad3d9a9d239fa02ee5a1ad319a7b06d29">TWI_THR_OFF</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI Transmit Holding Register.  <a href="#ad3d9a9d239fa02ee5a1ad319a7b06d29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b03a7b68ca09ea527c41c27eb79b885"></a><!-- doxytag: member="at91_twi.h::TWI_THR" ref="a4b03a7b68ca09ea527c41c27eb79b885" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a4b03a7b68ca09ea527c41c27eb79b885">TWI_THR</a>&#160;&#160;&#160;(*((reg32_t *)(TWI_BASE + TWI_THR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit holding register address. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Francesco Sacchi &lt;<a href="mailto:batt@develer.com">batt@develer.com</a>&gt;</dd></dl>
<p>AT91SAM7 Two wire interface. This file is based on NUT/OS implementation. See license below. </p>

<p>Definition in file <a class="el" href="at91__twi_8h_source.html">at91_twi.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a922de3d09565e0cf748e072c393c6e1c"></a><!-- doxytag: member="at91_twi.h::TWI_CR_OFF" ref="a922de3d09565e0cf748e072c393c6e1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI Control Register. </p>
<p>Control register offset. </p>

<p>Definition at line <a class="el" href="at91__twi_8h_source.html#l00080">80</a> of file <a class="el" href="at91__twi_8h_source.html">at91_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="acbacc9a303aa617523cd53cdc5dbc5a9"></a><!-- doxytag: member="at91_twi.h::TWI_CWGR_OFF" ref="acbacc9a303aa617523cd53cdc5dbc5a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CWGR_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI Clock Waveform Generator Register. </p>
<p>Clock waveform generator register offset. </p>

<p>Definition at line <a class="el" href="at91__twi_8h_source.html#l00124">124</a> of file <a class="el" href="at91__twi_8h_source.html">at91_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31a1eb972dda92da910140e1e41eb94f"></a><!-- doxytag: member="at91_twi.h::TWI_IADR_OFF" ref="a31a1eb972dda92da910140e1e41eb94f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADR_OFF&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI Internal Address Register. </p>
<p>Internal address register offset. </p>

<p>Definition at line <a class="el" href="at91__twi_8h_source.html#l00114">114</a> of file <a class="el" href="at91__twi_8h_source.html">at91_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac2348146926c9c8e5c6c05cac8d89b0"></a><!-- doxytag: member="at91_twi.h::TWI_MMR_OFF" ref="aac2348146926c9c8e5c6c05cac8d89b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_MMR_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI Master Mode Register. </p>
<p>Master mode register offset. </p>

<p>Definition at line <a class="el" href="at91__twi_8h_source.html#l00097">97</a> of file <a class="el" href="at91__twi_8h_source.html">at91_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa8a2fea32dfa50e784c7e982c59a1e9"></a><!-- doxytag: member="at91_twi.h::TWI_RHR_OFF" ref="afa8a2fea32dfa50e784c7e982c59a1e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RHR_OFF&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI Receive Holding Register. </p>
<p>Receive holding register offset. </p>

<p>Definition at line <a class="el" href="at91__twi_8h_source.html#l00177">177</a> of file <a class="el" href="at91__twi_8h_source.html">at91_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a53347b4c5ac3a5dbd98729c941fb8e98"></a><!-- doxytag: member="at91_twi.h::TWI_SR_OFF" ref="a53347b4c5ac3a5dbd98729c941fb8e98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SR_OFF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI Status and Interrupt Registers. </p>
<p>Status register offset. </p>

<p>Definition at line <a class="el" href="at91__twi_8h_source.html#l00138">138</a> of file <a class="el" href="at91__twi_8h_source.html">at91_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3d9a9d239fa02ee5a1ad319a7b06d29"></a><!-- doxytag: member="at91_twi.h::TWI_THR_OFF" ref="ad3d9a9d239fa02ee5a1ad319a7b06d29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_THR_OFF&#160;&#160;&#160;0x00000034</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI Transmit Holding Register. </p>
<p>Transmit holding register offset. </p>

<p>Definition at line <a class="el" href="at91__twi_8h_source.html#l00185">185</a> of file <a class="el" href="at91__twi_8h_source.html">at91_twi.h</a>.</p>

</div>
</div>
</div>


