// Seed: 3495182952
module module_0 (
    output tri1 id_0,
    input wor id_1
    , id_6,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4
);
  wire id_7;
  wire id_8 = id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5
);
  nor primCall (id_3, id_7, id_2, id_1);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5
  );
  wire id_8;
  wire id_9;
  always @*;
  always @(1'b0) id_7 = id_7;
  wire id_10, id_11;
  assign id_7 = 1;
endmodule
