

================================================================
== Vivado HLS Report for 'kernel_seidel_2d_my_version'
================================================================
* Date:           Wed Aug  8 16:47:34 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.135|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+------------+-----------+------------+---------+
    |         Latency        |        Interval        | Pipeline|
    |    min    |     max    |    min    |     max    |   Type  |
    +-----------+------------+-----------+------------+---------+
    |  936283721|  1235084921|  936283721|  1235084921|   none  |
    +-----------+------------+-----------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_int_57_div9_fu_202  |int_57_div9  |   14|   14|   14|   14|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----------+------------+---------------------+-----------+-----------+------+----------+
        |                 |         Latency        |      Iteration      |  Initiation Interval  | Trip |          |
        |    Loop Name    |    min    |     max    |       Latency       |  achieved |   target  | Count| Pipelined|
        +-----------------+-----------+------------+---------------------+-----------+-----------+------+----------+
        |- Loop 1         |  936283720|  1235084920| 46814186 ~ 61754246 |          -|          -|    20|    no    |
        | + Loop 1.1      |   46814184|    61754244|    46908 ~ 61878    |          -|          -|   998|    no    |
        |  ++ Loop 1.1.1  |      46906|       61876|       47 ~ 62       |          -|          -|   998|    no    |
        +-----------------+-----------+------------+---------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|    1078|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      3|     577|    4270|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     366|
|Register         |        -|      -|     733|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      6|    1310|    5714|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |       5|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------+----------------------+---------+-------+-----+------+
    |grp_int_57_div9_fu_202    |int_57_div9           |        0|      0|  132|  3489|
    |kernel_seidel_2d_cud_U16  |kernel_seidel_2d_cud  |        0|      3|  445|   781|
    +--------------------------+----------------------+---------+-------+-----+------+
    |Total                     |                      |        0|      3|  577|  4270|
    +--------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |kernel_seidel_2d_dEe_U17  |kernel_seidel_2d_dEe  |  i0 * i1  |
    |kernel_seidel_2d_dEe_U18  |kernel_seidel_2d_dEe  |  i0 * i1  |
    |kernel_seidel_2d_dEe_U19  |kernel_seidel_2d_dEe  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |i_1_fu_255_p2                  |     +    |      0|  0|   17|          10|           1|
    |j_1_fu_305_p2                  |     +    |      0|  0|   17|           1|          10|
    |shift_V_1_fu_494_p2            |     +    |      0|  0|   18|           2|          11|
    |t_1_fu_229_p2                  |     +    |      0|  0|   15|           5|           1|
    |tmp_15_fu_295_p2               |     +    |      0|  0|   27|          20|          20|
    |tmp_16_fu_338_p2               |     +    |      0|  0|   27|          20|          20|
    |tmp_17_fu_347_p2               |     +    |      0|  0|   27|          20|          20|
    |tmp_18_fu_315_p2               |     +    |      0|  0|   27|          20|          20|
    |tmp_19_fu_351_p2               |     +    |      0|  0|   27|          20|          20|
    |tmp_20_fu_355_p2               |     +    |      0|  0|   27|          20|          20|
    |tmp_5_fu_281_p2                |     +    |      0|  0|   27|          20|          20|
    |tmp_6_fu_271_p2                |     +    |      0|  0|   17|           2|          10|
    |tmp_7_fu_325_p2                |     +    |      0|  0|   27|          20|          20|
    |tmp_8_fu_334_p2                |     +    |      0|  0|   27|          20|          20|
    |tmp_fu_241_p2                  |     +    |      0|  0|   17|          10|           2|
    |xf_V_4_fu_604_p2               |     +    |      0|  0|   64|           3|          57|
    |new_exp_V_1_fu_437_p2          |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_489_p2              |     -    |      0|  0|   18|           1|          11|
    |sel_tmp4_i_fu_511_p2           |    and   |      0|  0|    6|           1|           1|
    |sel_tmp8_i_fu_539_p2           |    and   |      0|  0|    6|           1|           1|
    |exitcond1_fu_235_p2            |   icmp   |      0|  0|   13|          10|           6|
    |exitcond2_fu_223_p2            |   icmp   |      0|  0|   11|           5|           5|
    |exitcond_fu_265_p2             |   icmp   |      0|  0|   13|          10|           6|
    |icmp3_fu_483_p2                |   icmp   |      0|  0|   13|          10|           1|
    |icmp_fu_411_p2                 |   icmp   |      0|  0|    9|           3|           1|
    |tmp_1_i_fu_427_p2              |   icmp   |      0|  0|   13|          11|           2|
    |tmp_2_i_fu_432_p2              |   icmp   |      0|  0|   13|          11|          11|
    |tmp_4_i_fu_464_p2              |   icmp   |      0|  0|   13|          11|           1|
    |tmp_5_i_fu_469_p2              |   icmp   |      0|  0|   13|          11|          11|
    |r_V_fu_580_p2                  |   lshr   |      0|  0|  160|          53|          53|
    |sel_tmp3_demorgan_i_fu_499_p2  |    or    |      0|  0|    6|           1|           1|
    |tmp_14_fu_450_p2               |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_1_fu_456_p3            |  select  |      0|  0|   11|           1|          11|
    |p_new_exp_V_1_i_fu_442_p3      |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_517_p3            |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_525_p3            |  select  |      0|  0|   11|           1|           1|
    |shift_V_4_fu_545_p3            |  select  |      0|  0|   11|           1|          11|
    |shift_V_i_cast_cast_fu_420_p3  |  select  |      0|  0|    3|           1|           3|
    |xf_V_3_fu_596_p3               |  select  |      0|  0|   57|           1|          57|
    |xf_V_fu_560_p3                 |  select  |      0|  0|   53|           1|          53|
    |r_V_1_fu_590_p2                |    shl   |      0|  0|  168|          57|          57|
    |sel_tmp3_i_fu_505_p2           |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp7_i_fu_533_p2           |    xor   |      0|  0|    6|           1|           2|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0| 1078|         431|         605|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |A_address0         |   33|          6|   20|        120|
    |A_address1         |   33|          6|   20|        120|
    |ap_NS_fsm          |  225|         52|    1|         52|
    |grp_fu_207_p0      |   15|          3|   64|        192|
    |grp_fu_207_p1      |   15|          3|   64|        192|
    |i_reg_170          |    9|          2|   10|         20|
    |j_reg_181          |    9|          2|   10|         20|
    |p_Repl2_s_reg_193  |    9|          2|   52|        104|
    |reg_211            |    9|          2|   64|        128|
    |t_reg_159          |    9|          2|    5|         10|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  366|         80|  310|        958|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |A_addr_4_reg_739                     |  20|   0|   20|          0|
    |A_load_1_reg_708                     |  64|   0|   64|          0|
    |ap_CS_fsm                            |  51|   0|   51|          0|
    |grp_int_57_div9_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_671                          |  10|   0|   10|          0|
    |i_reg_170                            |  10|   0|   10|          0|
    |icmp_reg_808                         |   1|   0|    1|          0|
    |j_1_reg_713                          |  10|   0|   10|          0|
    |j_reg_181                            |  10|   0|   10|          0|
    |new_exp_V_reg_790                    |  11|   0|   11|          0|
    |new_mant_V_reg_801                   |  52|   0|   52|          0|
    |p_Repl2_1_reg_816                    |  11|   0|   11|          0|
    |p_Repl2_2_reg_785                    |   1|   0|    1|          0|
    |p_Repl2_s_reg_193                    |  52|   0|   52|          0|
    |p_Val2_s_reg_780                     |  64|   0|   64|          0|
    |reg_211                              |  64|   0|   64|          0|
    |reg_218                              |  64|   0|   64|          0|
    |t_1_reg_649                          |   5|   0|    5|          0|
    |t_reg_159                            |   5|   0|    5|          0|
    |tmp_17_reg_745                       |  20|   0|   20|          0|
    |tmp_19_reg_750                       |  20|   0|   20|          0|
    |tmp_1_cast_reg_718                   |  10|   0|   20|         10|
    |tmp_1_reg_664                        |  20|   0|   20|          0|
    |tmp_20_reg_755                       |  20|   0|   20|          0|
    |tmp_4_reg_676                        |  20|   0|   20|          0|
    |tmp_7_cast_reg_686                   |  10|   0|   20|         10|
    |tmp_8_cast_reg_697                   |  10|   0|   20|         10|
    |tmp_8_reg_734                        |  20|   0|   20|          0|
    |tmp_s_reg_657                        |  20|   0|   20|          0|
    |xf_V_4_reg_821                       |  57|   0|   57|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 733|   0|  763|         30|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | kernel_seidel_2d_my_version | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | kernel_seidel_2d_my_version | return value |
|ap_start    |  in |    1| ap_ctrl_hs | kernel_seidel_2d_my_version | return value |
|ap_done     | out |    1| ap_ctrl_hs | kernel_seidel_2d_my_version | return value |
|ap_idle     | out |    1| ap_ctrl_hs | kernel_seidel_2d_my_version | return value |
|ap_ready    | out |    1| ap_ctrl_hs | kernel_seidel_2d_my_version | return value |
|tsteps      |  in |   32|   ap_none  |            tsteps           |    scalar    |
|n           |  in |   32|   ap_none  |              n              |    scalar    |
|A_address0  | out |   20|  ap_memory |              A              |     array    |
|A_ce0       | out |    1|  ap_memory |              A              |     array    |
|A_q0        |  in |   64|  ap_memory |              A              |     array    |
|A_address1  | out |   20|  ap_memory |              A              |     array    |
|A_ce1       | out |    1|  ap_memory |              A              |     array    |
|A_we1       | out |    1|  ap_memory |              A              |     array    |
|A_d1        | out |   64|  ap_memory |              A              |     array    |
|A_q1        |  in |   64|  ap_memory |              A              |     array    |
+------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / (!tmp_1_i)
	50  / (tmp_1_i)
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tsteps) nounwind, !map !199"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !205"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %A) nounwind, !map !209"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([28 x i8]* @kernel_seidel_2d_my_s) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.06ns)   --->   "br label %.loopexit" [seidel-2d.cpp:1424]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%t = phi i5 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 57 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.11ns)   --->   "%exitcond2 = icmp eq i5 %t, -12" [seidel-2d.cpp:1424]   --->   Operation 58 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.33ns)   --->   "%t_1 = add i5 %t, 1" [seidel-2d.cpp:1424]   --->   Operation 60 'add' 't_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [seidel-2d.cpp:1424]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.06ns)   --->   "br label %.preheader3" [seidel-2d.cpp:1425]   --->   Operation 62 'br' <Predicate = (!exitcond2)> <Delay = 1.06>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [seidel-2d.cpp:1432]   --->   Operation 63 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.20>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_1, %.preheader3.loopexit ], [ 1, %.preheader3.preheader ]"   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.29ns)   --->   "%exitcond1 = icmp eq i10 %i, -25" [seidel-2d.cpp:1425]   --->   Operation 65 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [seidel-2d.cpp:1425]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.41ns)   --->   "%tmp = add i10 %i, -1" [seidel-2d.cpp:1427]   --->   Operation 68 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %tmp to i20" [seidel-2d.cpp:1427]   --->   Operation 69 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (5.79ns)   --->   "%tmp_s = mul i20 %tmp_cast, 1000" [seidel-2d.cpp:1427]   --->   Operation 70 'mul' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %i to i20" [seidel-2d.cpp:1427]   --->   Operation 71 'zext' 'tmp_4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (5.79ns)   --->   "%tmp_1 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:1427]   --->   Operation 72 'mul' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (1.41ns)   --->   "%i_1 = add i10 %i, 1" [seidel-2d.cpp:1427]   --->   Operation 73 'add' 'i_1' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %i_1 to i20" [seidel-2d.cpp:1427]   --->   Operation 74 'zext' 'tmp_5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (5.79ns)   --->   "%tmp_4 = mul i20 %tmp_5_cast, 1000" [seidel-2d.cpp:1427]   --->   Operation 75 'mul' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (1.06ns)   --->   "br label %.preheader" [seidel-2d.cpp:1426]   --->   Operation 76 'br' <Predicate = (!exitcond1)> <Delay = 1.06>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 77 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.64>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %operator_double_div9.exit ], [ 1, %.preheader.preheader ]"   --->   Operation 78 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %j, -25" [seidel-2d.cpp:1426]   --->   Operation 79 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 80 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [seidel-2d.cpp:1426]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.41ns)   --->   "%tmp_6 = add i10 -1, %j" [seidel-2d.cpp:1427]   --->   Operation 82 'add' 'tmp_6' <Predicate = (!exitcond)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %tmp_6 to i20" [seidel-2d.cpp:1427]   --->   Operation 83 'zext' 'tmp_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.56ns)   --->   "%tmp_5 = add i20 %tmp_7_cast, %tmp_s" [seidel-2d.cpp:1427]   --->   Operation 84 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i20 %tmp_5 to i64" [seidel-2d.cpp:1427]   --->   Operation 85 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_18_cast" [seidel-2d.cpp:1427]   --->   Operation 86 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 87 [4/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:1427]   --->   Operation 87 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i10 %j to i20" [seidel-2d.cpp:1427]   --->   Operation 88 'zext' 'tmp_8_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.56ns)   --->   "%tmp_15 = add i20 %tmp_8_cast, %tmp_s" [seidel-2d.cpp:1427]   --->   Operation 89 'add' 'tmp_15' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i20 %tmp_15 to i64" [seidel-2d.cpp:1427]   --->   Operation 90 'zext' 'tmp_21_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_21_cast" [seidel-2d.cpp:1427]   --->   Operation 91 'getelementptr' 'A_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 92 [4/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:1427]   --->   Operation 92 'load' 'A_load_1' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 93 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 94 [3/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:1427]   --->   Operation 94 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_5 : Operation 95 [3/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:1427]   --->   Operation 95 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 96 [2/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:1427]   --->   Operation 96 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_6 : Operation 97 [2/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:1427]   --->   Operation 97 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 98 [1/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:1427]   --->   Operation 98 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_7 : Operation 99 [1/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:1427]   --->   Operation 99 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 100 [5/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 100 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 101 [4/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 101 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (1.41ns)   --->   "%j_1 = add i10 1, %j" [seidel-2d.cpp:1427]   --->   Operation 102 'add' 'j_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i10 %j_1 to i20" [seidel-2d.cpp:1427]   --->   Operation 103 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.56ns)   --->   "%tmp_18 = add i20 %tmp_1_cast, %tmp_s" [seidel-2d.cpp:1427]   --->   Operation 104 'add' 'tmp_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i20 %tmp_18 to i64" [seidel-2d.cpp:1427]   --->   Operation 105 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_24_cast" [seidel-2d.cpp:1427]   --->   Operation 106 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [4/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:1427]   --->   Operation 107 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 108 [3/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 108 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [3/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:1427]   --->   Operation 109 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 110 [2/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 110 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [2/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:1427]   --->   Operation 111 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 112 [1/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 112 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:1427]   --->   Operation 113 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 114 [5/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 114 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 115 [1/1] (1.56ns)   --->   "%tmp_7 = add i20 %tmp_7_cast, %tmp_1" [seidel-2d.cpp:1427]   --->   Operation 115 'add' 'tmp_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i20 %tmp_7 to i64" [seidel-2d.cpp:1427]   --->   Operation 116 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_19_cast" [seidel-2d.cpp:1427]   --->   Operation 117 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [4/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 118 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [4/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:1427]   --->   Operation 119 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 120 [3/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 120 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [3/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:1427]   --->   Operation 121 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 122 [2/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 122 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [2/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:1427]   --->   Operation 123 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 124 [1/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 124 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:1427]   --->   Operation 125 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 126 [5/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 126 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 127 [1/1] (1.56ns)   --->   "%tmp_8 = add i20 %tmp_7_cast, %tmp_4" [seidel-2d.cpp:1427]   --->   Operation 127 'add' 'tmp_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (1.56ns)   --->   "%tmp_16 = add i20 %tmp_8_cast, %tmp_1" [seidel-2d.cpp:1427]   --->   Operation 128 'add' 'tmp_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i20 %tmp_16 to i64" [seidel-2d.cpp:1427]   --->   Operation 129 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_22_cast" [seidel-2d.cpp:1427]   --->   Operation 130 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (1.56ns)   --->   "%tmp_17 = add i20 %tmp_8_cast, %tmp_4" [seidel-2d.cpp:1427]   --->   Operation 131 'add' 'tmp_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (1.56ns)   --->   "%tmp_19 = add i20 %tmp_1_cast, %tmp_1" [seidel-2d.cpp:1427]   --->   Operation 132 'add' 'tmp_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (1.56ns)   --->   "%tmp_20 = add i20 %tmp_1_cast, %tmp_4" [seidel-2d.cpp:1427]   --->   Operation 133 'add' 'tmp_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [4/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 134 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [4/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 135 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 136 [3/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 136 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [3/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 137 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 138 [2/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 138 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [2/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 139 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 140 [1/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 140 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 141 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 142 [5/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 142 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i20 %tmp_19 to i64" [seidel-2d.cpp:1427]   --->   Operation 143 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_25_cast" [seidel-2d.cpp:1427]   --->   Operation 144 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [4/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 145 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 146 [4/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:1427]   --->   Operation 146 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 147 [3/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 147 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [3/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:1427]   --->   Operation 148 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 149 [2/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 149 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 150 [2/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:1427]   --->   Operation 150 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 151 [1/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 151 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [1/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:1427]   --->   Operation 152 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 153 [5/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 153 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i20 %tmp_8 to i64" [seidel-2d.cpp:1427]   --->   Operation 154 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_20_cast" [seidel-2d.cpp:1427]   --->   Operation 155 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 156 [4/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 156 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 157 [4/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:1427]   --->   Operation 157 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 158 [3/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 158 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 159 [3/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:1427]   --->   Operation 159 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 160 [2/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 160 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 161 [2/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:1427]   --->   Operation 161 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 162 [1/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 162 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 163 [1/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:1427]   --->   Operation 163 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 164 [5/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 164 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i20 %tmp_17 to i64" [seidel-2d.cpp:1427]   --->   Operation 165 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 166 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_23_cast" [seidel-2d.cpp:1427]   --->   Operation 166 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 167 [4/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 167 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 168 [4/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:1427]   --->   Operation 168 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 35 <SV = 34> <Delay = 6.91>
ST_35 : Operation 169 [3/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 169 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 170 [3/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:1427]   --->   Operation 170 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 171 [2/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 171 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 172 [2/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:1427]   --->   Operation 172 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 173 [1/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 173 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 174 [1/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:1427]   --->   Operation 174 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 175 [5/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 175 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i20 %tmp_20 to i64" [seidel-2d.cpp:1427]   --->   Operation 176 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 177 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_26_cast" [seidel-2d.cpp:1427]   --->   Operation 177 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 178 [4/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 178 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 179 [4/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:1427]   --->   Operation 179 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 180 [3/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 180 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 181 [3/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:1427]   --->   Operation 181 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 182 [2/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 182 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 183 [2/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:1427]   --->   Operation 183 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 184 [1/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 184 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 185 [1/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:1427]   --->   Operation 185 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 186 [5/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 186 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.91>
ST_44 : Operation 187 [4/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 187 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 188 [3/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 188 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 189 [2/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 189 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.78>
ST_47 : Operation 190 [1/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 190 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 191 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_assign to i64" [seidel-2d.cpp:54->seidel-2d.cpp:1343->seidel-2d.cpp:1427]   --->   Operation 191 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 192 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [seidel-2d.cpp:55->seidel-2d.cpp:1343->seidel-2d.cpp:1427]   --->   Operation 192 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 193 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [seidel-2d.cpp:56->seidel-2d.cpp:1343->seidel-2d.cpp:1427]   --->   Operation 193 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 194 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [seidel-2d.cpp:57->seidel-2d.cpp:1343->seidel-2d.cpp:1427]   --->   Operation 194 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_23 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %p_Val2_s, i32 49, i32 51)" [seidel-2d.cpp:1349->seidel-2d.cpp:1427]   --->   Operation 195 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 196 [1/1] (0.86ns)   --->   "%icmp = icmp eq i3 %tmp_23, 0" [seidel-2d.cpp:1349->seidel-2d.cpp:1427]   --->   Operation 196 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.13>
ST_48 : Operation 197 [1/1] (0.00ns)   --->   "%xf_V_5_i_cast = zext i52 %new_mant_V to i53" [seidel-2d.cpp:1348->seidel-2d.cpp:1427]   --->   Operation 197 'zext' 'xf_V_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 198 [1/1] (0.66ns)   --->   "%shift_V_i_cast_cast = select i1 %icmp, i11 4, i11 3" [seidel-2d.cpp:1349->seidel-2d.cpp:1427]   --->   Operation 198 'select' 'shift_V_i_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 199 [1/1] (1.32ns)   --->   "%tmp_1_i = icmp eq i11 %new_exp_V, -1" [seidel-2d.cpp:1351->seidel-2d.cpp:1427]   --->   Operation 199 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 200 [1/1] (1.32ns)   --->   "%tmp_2_i = icmp ugt i11 %shift_V_i_cast_cast, %new_exp_V" [seidel-2d.cpp:1352->seidel-2d.cpp:1427]   --->   Operation 200 'icmp' 'tmp_2_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 201 [1/1] (1.42ns)   --->   "%new_exp_V_1 = sub i11 %new_exp_V, %shift_V_i_cast_cast" [seidel-2d.cpp:1355->seidel-2d.cpp:1427]   --->   Operation 201 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1_i = select i1 %tmp_1_i, i11 -1, i11 0" [seidel-2d.cpp:1325->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 202 'select' 'p_new_exp_V_1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_14 = or i1 %tmp_1_i, %tmp_2_i" [seidel-2d.cpp:1325->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 203 'or' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 204 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_14, i11 %p_new_exp_V_1_i, i11 %new_exp_V_1" [seidel-2d.cpp:1325->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 204 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 205 [1/1] (1.06ns)   --->   "br i1 %tmp_1_i, label %operator_double_div9.exit, label %_ifconv1.i" [seidel-2d.cpp:1356->seidel-2d.cpp:1427]   --->   Operation 205 'br' <Predicate = true> <Delay = 1.06>
ST_48 : Operation 206 [1/1] (1.32ns)   --->   "%tmp_4_i = icmp eq i11 %new_exp_V, 0" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 206 'icmp' 'tmp_4_i' <Predicate = (!tmp_1_i)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 207 [1/1] (1.32ns)   --->   "%tmp_5_i = icmp ult i11 %shift_V_i_cast_cast, %new_exp_V" [seidel-2d.cpp:1360->seidel-2d.cpp:1427]   --->   Operation 207 'icmp' 'tmp_5_i' <Predicate = (!tmp_1_i)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_24 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [seidel-2d.cpp:1361->seidel-2d.cpp:1427]   --->   Operation 208 'partselect' 'tmp_24' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 209 [1/1] (1.29ns)   --->   "%icmp3 = icmp eq i10 %tmp_24, 0" [seidel-2d.cpp:1361->seidel-2d.cpp:1427]   --->   Operation 209 'icmp' 'icmp3' <Predicate = (!tmp_1_i)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 210 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V" [seidel-2d.cpp:1362->seidel-2d.cpp:1427]   --->   Operation 210 'sub' 'shift_V' <Predicate = (!tmp_1_i)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 211 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V" [seidel-2d.cpp:1364->seidel-2d.cpp:1427]   --->   Operation 211 'add' 'shift_V_1' <Predicate = (!tmp_1_i)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan_i = or i1 %tmp_4_i, %tmp_5_i" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 212 'or' 'sel_tmp3_demorgan_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_i = xor i1 %sel_tmp3_demorgan_i, true" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 213 'xor' 'sel_tmp3_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4_i = and i1 %icmp3, %sel_tmp3_i" [seidel-2d.cpp:1361->seidel-2d.cpp:1427]   --->   Operation 214 'and' 'sel_tmp4_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4_i, i11 %shift_V, i11 %shift_V_1" [seidel-2d.cpp:1361->seidel-2d.cpp:1427]   --->   Operation 215 'select' 'shift_V_2' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 216 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_4_i, i11 0, i11 %shift_V_2" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 216 'select' 'shift_V_3' <Predicate = (!tmp_1_i)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7_i = xor i1 %tmp_4_i, true" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 217 'xor' 'sel_tmp7_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8_i = and i1 %tmp_5_i, %sel_tmp7_i" [seidel-2d.cpp:1360->seidel-2d.cpp:1427]   --->   Operation 218 'and' 'sel_tmp8_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 219 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8_i, i11 %shift_V_i_cast_cast, i11 %shift_V_3" [seidel-2d.cpp:1360->seidel-2d.cpp:1427]   --->   Operation 219 'select' 'shift_V_4' <Predicate = (!tmp_1_i)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_3_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V) nounwind" [seidel-2d.cpp:1368->seidel-2d.cpp:1427]   --->   Operation 220 'bitconcatenate' 'tmp_3_i' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 221 [1/1] (0.70ns)   --->   "%xf_V = select i1 %tmp_4_i, i53 %xf_V_5_i_cast, i53 %tmp_3_i" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 221 'select' 'xf_V' <Predicate = (!tmp_1_i)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_i_cast = zext i53 %xf_V to i57" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 222 'zext' 'p_i_cast' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%tmp_i = zext i11 %shift_V_4 to i57" [seidel-2d.cpp:1370->seidel-2d.cpp:1427]   --->   Operation 223 'zext' 'tmp_i' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%tmp_i_cast = zext i11 %shift_V_4 to i53" [seidel-2d.cpp:1370->seidel-2d.cpp:1427]   --->   Operation 224 'zext' 'tmp_i_cast' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%r_V = lshr i53 %xf_V, %tmp_i_cast" [seidel-2d.cpp:1370->seidel-2d.cpp:1427]   --->   Operation 225 'lshr' 'r_V' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%r_V_i_cast = zext i53 %r_V to i57" [seidel-2d.cpp:1370->seidel-2d.cpp:1427]   --->   Operation 226 'zext' 'r_V_i_cast' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%r_V_1 = shl i57 %p_i_cast, %tmp_i" [seidel-2d.cpp:1372->seidel-2d.cpp:1427]   --->   Operation 227 'shl' 'r_V_1' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_3 = select i1 %icmp3, i57 %r_V_i_cast, i57 %r_V_1" [seidel-2d.cpp:1369->seidel-2d.cpp:1427]   --->   Operation 228 'select' 'xf_V_3' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 229 [1/1] (2.92ns) (out node of the LUT)   --->   "%xf_V_4 = add i57 4, %xf_V_3" [seidel-2d.cpp:1373->seidel-2d.cpp:1427]   --->   Operation 229 'add' 'xf_V_4' <Predicate = (!tmp_1_i)> <Delay = 2.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 230 [2/2] (1.95ns)   --->   "%agg_result_V_i_i = call fastcc i57 @int_57_div9(i57 %xf_V_4) nounwind" [seidel-2d.cpp:1306->seidel-2d.cpp:1374->seidel-2d.cpp:1427]   --->   Operation 230 'call' 'agg_result_V_i_i' <Predicate = (!tmp_1_i)> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 6.00>
ST_49 : Operation 231 [1/2] (6.00ns)   --->   "%agg_result_V_i_i = call fastcc i57 @int_57_div9(i57 %xf_V_4) nounwind" [seidel-2d.cpp:1306->seidel-2d.cpp:1374->seidel-2d.cpp:1427]   --->   Operation 231 'call' 'agg_result_V_i_i' <Predicate = true> <Delay = 6.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 232 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i57 %agg_result_V_i_i to i52" [seidel-2d.cpp:1374->seidel-2d.cpp:1427]   --->   Operation 232 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 233 [1/1] (1.06ns)   --->   "br label %operator_double_div9.exit" [seidel-2d.cpp:1375->seidel-2d.cpp:1427]   --->   Operation 233 'br' <Predicate = true> <Delay = 1.06>

State 50 <SV = 49> <Delay = 2.66>
ST_50 : Operation 234 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i52 [ %new_mant_V_1, %_ifconv1.i ], [ %new_mant_V, %1 ]"   --->   Operation 234 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [seidel-2d.cpp:1326->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 235 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 236 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [seidel-2d.cpp:1327->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 236 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 237 [2/2] (2.66ns)   --->   "store double %out, double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 237 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 51 <SV = 50> <Delay = 2.66>
ST_51 : Operation 238 [1/2] (2.66ns)   --->   "store double %out, double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_51 : Operation 239 [1/1] (0.00ns)   --->   "br label %.preheader" [seidel-2d.cpp:1426]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tsteps]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_52         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_53         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_54         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_55         (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_56         (br               ) [ 0111111111111111111111111111111111111111111111111111]
t                   (phi              ) [ 0010000000000000000000000000000000000000000000000000]
exitcond2           (icmp             ) [ 0011111111111111111111111111111111111111111111111111]
empty               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
t_1                 (add              ) [ 0111111111111111111111111111111111111111111111111111]
StgValue_61         (br               ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_62         (br               ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_63         (ret              ) [ 0000000000000000000000000000000000000000000000000000]
i                   (phi              ) [ 0001000000000000000000000000000000000000000000000000]
exitcond1           (icmp             ) [ 0011111111111111111111111111111111111111111111111111]
empty_10            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
StgValue_67         (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp                 (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_s               (mul              ) [ 0000111111111111111111111111111111111111111111111111]
tmp_4_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_1               (mul              ) [ 0000111111111111111111111111111111111111111111111111]
i_1                 (add              ) [ 0011111111111111111111111111111111111111111111111111]
tmp_5_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_4               (mul              ) [ 0000111111111111111111111111111111111111111111111111]
StgValue_76         (br               ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_77         (br               ) [ 0111111111111111111111111111111111111111111111111111]
j                   (phi              ) [ 0000111111000000000000000000000000000000000000000000]
exitcond            (icmp             ) [ 0011111111111111111111111111111111111111111111111111]
empty_11            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
StgValue_81         (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_6               (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_7_cast          (zext             ) [ 0000011111111111111100000000000000000000000000000000]
tmp_5               (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_18_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
A_addr              (getelementptr    ) [ 0000011100000000000000000000000000000000000000000000]
tmp_8_cast          (zext             ) [ 0000011111111111111100000000000000000000000000000000]
tmp_15              (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_21_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
A_addr_1            (getelementptr    ) [ 0000011100000000000000000000000000000000000000000000]
StgValue_93         (br               ) [ 0011111111111111111111111111111111111111111111111111]
A_load              (load             ) [ 0000000011111000000000000000000000000000000000000000]
A_load_1            (load             ) [ 0000000011111000000000000000000000000000000000000000]
j_1                 (add              ) [ 0011100000111111111111111111111111111111111111111111]
tmp_1_cast          (zext             ) [ 0000000000111111111100000000000000000000000000000000]
tmp_18              (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_24_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
A_addr_2            (getelementptr    ) [ 0000000000111000000000000000000000000000000000000000]
tmp_9               (dadd             ) [ 0000000000000111110000000000000000000000000000000000]
A_load_2            (load             ) [ 0000000000000111110000000000000000000000000000000000]
tmp_7               (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_19_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
A_addr_3            (getelementptr    ) [ 0000000000000001110000000000000000000000000000000000]
tmp_2               (dadd             ) [ 0000000000000000001111100000000000000000000000000000]
A_load_3            (load             ) [ 0000000000000000001111100000000000000000000000000000]
tmp_8               (add              ) [ 0000000000000000000011111111110000000000000000000000]
tmp_16              (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_22_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
A_addr_4            (getelementptr    ) [ 0000000000000000000011111111111111111111111111111111]
tmp_17              (add              ) [ 0000000000000000000011111111111111100000000000000000]
tmp_19              (add              ) [ 0000000000000000000011111000000000000000000000000000]
tmp_20              (add              ) [ 0000000000000000000011111111111111111111000000000000]
tmp_3               (dadd             ) [ 0000000000000000000000011111000000000000000000000000]
A_load_4            (load             ) [ 0000000000000000000000011111000000000000000000000000]
tmp_25_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
A_addr_5            (getelementptr    ) [ 0000000000000000000000000111000000000000000000000000]
tmp_10              (dadd             ) [ 0000000000000000000000000000111110000000000000000000]
A_load_5            (load             ) [ 0000000000000000000000000000111110000000000000000000]
tmp_20_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
A_addr_6            (getelementptr    ) [ 0000000000000000000000000000001110000000000000000000]
tmp_11              (dadd             ) [ 0000000000000000000000000000000001111100000000000000]
A_load_6            (load             ) [ 0000000000000000000000000000000001111100000000000000]
tmp_23_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
A_addr_7            (getelementptr    ) [ 0000000000000000000000000000000000011100000000000000]
tmp_12              (dadd             ) [ 0000000000000000000000000000000000000011111000000000]
A_load_7            (load             ) [ 0000000000000000000000000000000000000011111000000000]
tmp_26_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
A_addr_8            (getelementptr    ) [ 0000000000000000000000000000000000000000111000000000]
tmp_13              (dadd             ) [ 0000000000000000000000000000000000000000000111110000]
A_load_8            (load             ) [ 0000000000000000000000000000000000000000000111110000]
in_assign           (dadd             ) [ 0000000000000000000000000000000000000000000000000000]
p_Val2_s            (bitcast          ) [ 0000000000000000000000000000000000000000000000001000]
p_Repl2_2           (bitselect        ) [ 0000000000000000000000000000000000000000000000001110]
new_exp_V           (partselect       ) [ 0000000000000000000000000000000000000000000000001000]
new_mant_V          (trunc            ) [ 0000000000000000000000000000000000000000000000001110]
tmp_23              (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
icmp                (icmp             ) [ 0000000000000000000000000000000000000000000000001000]
xf_V_5_i_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000]
shift_V_i_cast_cast (select           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_1_i             (icmp             ) [ 0011111111111111111111111111111111111111111111111111]
tmp_2_i             (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
new_exp_V_1         (sub              ) [ 0000000000000000000000000000000000000000000000000000]
p_new_exp_V_1_i     (select           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_14              (or               ) [ 0000000000000000000000000000000000000000000000000000]
p_Repl2_1           (select           ) [ 0000000000000000000000000000000000000000000000000110]
StgValue_205        (br               ) [ 0011111111111111111111111111111111111111111111111111]
tmp_4_i             (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_5_i             (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_24              (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
icmp3               (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
shift_V             (sub              ) [ 0000000000000000000000000000000000000000000000000000]
shift_V_1           (add              ) [ 0000000000000000000000000000000000000000000000000000]
sel_tmp3_demorgan_i (or               ) [ 0000000000000000000000000000000000000000000000000000]
sel_tmp3_i          (xor              ) [ 0000000000000000000000000000000000000000000000000000]
sel_tmp4_i          (and              ) [ 0000000000000000000000000000000000000000000000000000]
shift_V_2           (select           ) [ 0000000000000000000000000000000000000000000000000000]
shift_V_3           (select           ) [ 0000000000000000000000000000000000000000000000000000]
sel_tmp7_i          (xor              ) [ 0000000000000000000000000000000000000000000000000000]
sel_tmp8_i          (and              ) [ 0000000000000000000000000000000000000000000000000000]
shift_V_4           (select           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_3_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
xf_V                (select           ) [ 0000000000000000000000000000000000000000000000000000]
p_i_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_i               (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_i_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
r_V                 (lshr             ) [ 0000000000000000000000000000000000000000000000000000]
r_V_i_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
r_V_1               (shl              ) [ 0000000000000000000000000000000000000000000000000000]
xf_V_3              (select           ) [ 0000000000000000000000000000000000000000000000000000]
xf_V_4              (add              ) [ 0000000000000000000000000000000000000000000000000100]
agg_result_V_i_i    (call             ) [ 0000000000000000000000000000000000000000000000000000]
new_mant_V_1        (trunc            ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_233        (br               ) [ 0011111111111111111111111111111111111111111111111111]
p_Repl2_s           (phi              ) [ 0000000000000000000000000000000000000000000000000010]
p_Result_s          (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
out                 (bitcast          ) [ 0000000000000000000000000000000000000000000000000001]
StgValue_238        (store            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_239        (br               ) [ 0011111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tsteps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsteps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_seidel_2d_my_s"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_57_div9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="A_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="20" slack="0"/>
<pin id="82" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="20" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="20" slack="0"/>
<pin id="99" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="64" slack="1"/>
<pin id="101" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/4 A_load_1/4 A_load_2/9 A_load_3/14 A_load_4/19 A_load_5/24 A_load_6/29 A_load_7/34 A_load_8/39 StgValue_237/50 "/>
</bind>
</comp>

<comp id="91" class="1004" name="A_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="20" slack="0"/>
<pin id="95" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="20" slack="0"/>
<pin id="107" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="A_addr_3_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="20" slack="0"/>
<pin id="115" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/14 "/>
</bind>
</comp>

<comp id="119" class="1004" name="A_addr_4_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="20" slack="0"/>
<pin id="123" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/19 "/>
</bind>
</comp>

<comp id="127" class="1004" name="A_addr_5_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="20" slack="0"/>
<pin id="131" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/24 "/>
</bind>
</comp>

<comp id="135" class="1004" name="A_addr_6_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="20" slack="0"/>
<pin id="139" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/29 "/>
</bind>
</comp>

<comp id="143" class="1004" name="A_addr_7_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="20" slack="0"/>
<pin id="147" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/34 "/>
</bind>
</comp>

<comp id="151" class="1004" name="A_addr_8_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="20" slack="0"/>
<pin id="155" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/39 "/>
</bind>
</comp>

<comp id="159" class="1005" name="t_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="1"/>
<pin id="161" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="t_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="1"/>
<pin id="172" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="j_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="1"/>
<pin id="183" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="p_Repl2_s_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="52" slack="2147483647"/>
<pin id="195" dir="1" index="1" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Repl2_s_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="52" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="52" slack="3"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/50 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_int_57_div9_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="57" slack="0"/>
<pin id="204" dir="0" index="1" bw="57" slack="0"/>
<pin id="205" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V_i_i/48 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="0" index="1" bw="64" slack="1"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_9/8 tmp_2/13 tmp_3/18 tmp_10/23 tmp_11/28 tmp_12/33 tmp_13/38 in_assign/43 "/>
</bind>
</comp>

<comp id="211" class="1005" name="reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load A_load_2 A_load_3 A_load_4 A_load_5 A_load_6 A_load_7 A_load_8 "/>
</bind>
</comp>

<comp id="218" class="1005" name="reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_2 tmp_3 tmp_10 tmp_11 tmp_12 tmp_13 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="t_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exitcond1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_4_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_5_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="exitcond_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="10" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_7_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_5_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="20" slack="1"/>
<pin id="284" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_18_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="20" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_8_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_15_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="20" slack="1"/>
<pin id="298" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_21_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="20" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="j_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="10" slack="5"/>
<pin id="308" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_1_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="0"/>
<pin id="313" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_18_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="20" slack="6"/>
<pin id="318" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_24_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="20" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="10"/>
<pin id="327" dir="0" index="1" bw="20" slack="11"/>
<pin id="328" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_19_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="20" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/14 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_8_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="15"/>
<pin id="336" dir="0" index="1" bw="20" slack="16"/>
<pin id="337" dir="1" index="2" bw="20" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/19 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_16_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="15"/>
<pin id="340" dir="0" index="1" bw="20" slack="16"/>
<pin id="341" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/19 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_22_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="20" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/19 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_17_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="15"/>
<pin id="349" dir="0" index="1" bw="20" slack="16"/>
<pin id="350" dir="1" index="2" bw="20" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/19 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_19_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="10"/>
<pin id="353" dir="0" index="1" bw="20" slack="16"/>
<pin id="354" dir="1" index="2" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_20_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="10"/>
<pin id="357" dir="0" index="1" bw="20" slack="16"/>
<pin id="358" dir="1" index="2" bw="20" slack="20"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/19 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_25_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="20" slack="5"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/24 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_20_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="20" slack="10"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/29 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_23_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="20" slack="15"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/34 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_26_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="20" slack="20"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/39 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_Val2_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/47 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_Repl2_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="0" index="2" bw="7" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/47 "/>
</bind>
</comp>

<comp id="387" class="1004" name="new_exp_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/47 "/>
</bind>
</comp>

<comp id="397" class="1004" name="new_mant_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/47 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_23_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/47 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/47 "/>
</bind>
</comp>

<comp id="417" class="1004" name="xf_V_5_i_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="52" slack="1"/>
<pin id="419" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_5_i_cast/48 "/>
</bind>
</comp>

<comp id="420" class="1004" name="shift_V_i_cast_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="11" slack="0"/>
<pin id="423" dir="0" index="2" bw="11" slack="0"/>
<pin id="424" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_i_cast_cast/48 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_1_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="1"/>
<pin id="429" dir="0" index="1" bw="11" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/48 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_2_i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="0" index="1" bw="11" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/48 "/>
</bind>
</comp>

<comp id="437" class="1004" name="new_exp_V_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="1"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/48 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_new_exp_V_1_i_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="0" index="2" bw="11" slack="0"/>
<pin id="446" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1_i/48 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_14_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/48 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_Repl2_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="11" slack="0"/>
<pin id="459" dir="0" index="2" bw="11" slack="0"/>
<pin id="460" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/48 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_4_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="1"/>
<pin id="466" dir="0" index="1" bw="11" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/48 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_5_i_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="1"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/48 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_24_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="1"/>
<pin id="477" dir="0" index="2" bw="7" slack="0"/>
<pin id="478" dir="0" index="3" bw="7" slack="0"/>
<pin id="479" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/48 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="0" index="1" bw="10" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/48 "/>
</bind>
</comp>

<comp id="489" class="1004" name="shift_V_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="11" slack="1"/>
<pin id="492" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/48 "/>
</bind>
</comp>

<comp id="494" class="1004" name="shift_V_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="11" slack="1"/>
<pin id="497" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/48 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sel_tmp3_demorgan_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan_i/48 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sel_tmp3_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3_i/48 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sel_tmp4_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4_i/48 "/>
</bind>
</comp>

<comp id="517" class="1004" name="shift_V_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="0" index="2" bw="11" slack="0"/>
<pin id="521" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/48 "/>
</bind>
</comp>

<comp id="525" class="1004" name="shift_V_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="11" slack="0"/>
<pin id="528" dir="0" index="2" bw="11" slack="0"/>
<pin id="529" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/48 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sel_tmp7_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7_i/48 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sel_tmp8_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i/48 "/>
</bind>
</comp>

<comp id="545" class="1004" name="shift_V_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="11" slack="0"/>
<pin id="548" dir="0" index="2" bw="11" slack="0"/>
<pin id="549" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/48 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_3_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="53" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="52" slack="1"/>
<pin id="557" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i/48 "/>
</bind>
</comp>

<comp id="560" class="1004" name="xf_V_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="53" slack="0"/>
<pin id="563" dir="0" index="2" bw="53" slack="0"/>
<pin id="564" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/48 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_i_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="53" slack="0"/>
<pin id="570" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_i_cast/48 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/48 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_i_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="0"/>
<pin id="578" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/48 "/>
</bind>
</comp>

<comp id="580" class="1004" name="r_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="53" slack="0"/>
<pin id="582" dir="0" index="1" bw="11" slack="0"/>
<pin id="583" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/48 "/>
</bind>
</comp>

<comp id="586" class="1004" name="r_V_i_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="53" slack="0"/>
<pin id="588" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_i_cast/48 "/>
</bind>
</comp>

<comp id="590" class="1004" name="r_V_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="53" slack="0"/>
<pin id="592" dir="0" index="1" bw="11" slack="0"/>
<pin id="593" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/48 "/>
</bind>
</comp>

<comp id="596" class="1004" name="xf_V_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="57" slack="0"/>
<pin id="599" dir="0" index="2" bw="57" slack="0"/>
<pin id="600" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_3/48 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xf_V_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="57" slack="0"/>
<pin id="607" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_4/48 "/>
</bind>
</comp>

<comp id="611" class="1004" name="new_mant_V_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="57" slack="0"/>
<pin id="613" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/49 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_Result_s_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="3"/>
<pin id="618" dir="0" index="2" bw="11" slack="2"/>
<pin id="619" dir="0" index="3" bw="52" slack="0"/>
<pin id="620" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/50 "/>
</bind>
</comp>

<comp id="623" class="1004" name="out_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/50 "/>
</bind>
</comp>

<comp id="628" class="1007" name="tmp_s_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="0"/>
<pin id="630" dir="0" index="1" bw="20" slack="0"/>
<pin id="631" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="634" class="1007" name="tmp_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="20" slack="0"/>
<pin id="637" dir="1" index="2" bw="20" slack="11"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="640" class="1007" name="tmp_4_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="0" index="1" bw="20" slack="0"/>
<pin id="643" dir="1" index="2" bw="20" slack="16"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="t_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_s_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="20" slack="1"/>
<pin id="659" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="20" slack="11"/>
<pin id="666" dir="1" index="1" bw="20" slack="11"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="i_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="0"/>
<pin id="673" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_4_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="20" slack="16"/>
<pin id="678" dir="1" index="1" bw="20" slack="16"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_7_cast_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="20" slack="10"/>
<pin id="688" dir="1" index="1" bw="20" slack="10"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="692" class="1005" name="A_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="20" slack="1"/>
<pin id="694" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_8_cast_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="20" slack="15"/>
<pin id="699" dir="1" index="1" bw="20" slack="15"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="703" class="1005" name="A_addr_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="20" slack="1"/>
<pin id="705" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="A_load_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="j_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="1"/>
<pin id="715" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_1_cast_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="20" slack="10"/>
<pin id="720" dir="1" index="1" bw="20" slack="10"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="724" class="1005" name="A_addr_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="20" slack="1"/>
<pin id="726" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="A_addr_3_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="20" slack="1"/>
<pin id="731" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_8_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="20" slack="10"/>
<pin id="736" dir="1" index="1" bw="20" slack="10"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="739" class="1005" name="A_addr_4_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="20" slack="1"/>
<pin id="741" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_17_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="20" slack="15"/>
<pin id="747" dir="1" index="1" bw="20" slack="15"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_19_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="20" slack="5"/>
<pin id="752" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_20_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="20" slack="20"/>
<pin id="757" dir="1" index="1" bw="20" slack="20"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="760" class="1005" name="A_addr_5_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="20" slack="1"/>
<pin id="762" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="765" class="1005" name="A_addr_6_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="20" slack="1"/>
<pin id="767" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="770" class="1005" name="A_addr_7_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="20" slack="1"/>
<pin id="772" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="775" class="1005" name="A_addr_8_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="20" slack="1"/>
<pin id="777" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="780" class="1005" name="p_Val2_s_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="1"/>
<pin id="782" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="785" class="1005" name="p_Repl2_2_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="3"/>
<pin id="787" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="790" class="1005" name="new_exp_V_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="11" slack="1"/>
<pin id="792" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="801" class="1005" name="new_mant_V_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="52" slack="1"/>
<pin id="803" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="808" class="1005" name="icmp_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="816" class="1005" name="p_Repl2_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="11" slack="2"/>
<pin id="818" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="xf_V_4_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="57" slack="1"/>
<pin id="823" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_4 "/>
</bind>
</comp>

<comp id="826" class="1005" name="new_mant_V_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="52" slack="1"/>
<pin id="828" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="out_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="64" slack="1"/>
<pin id="833" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="206"><net_src comp="74" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="85" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="85" pin="7"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="207" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="227"><net_src comp="163" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="163" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="174" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="174" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="174" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="174" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="185" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="185" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="294"><net_src comp="185" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="181" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="332"><net_src comp="325" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="345"><net_src comp="338" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="378"><net_src comp="207" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="375" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="40" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="400"><net_src comp="375" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="375" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="415"><net_src comp="401" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="425"><net_src comp="52" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="56" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="420" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="420" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="427" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="56" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="427" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="432" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="442" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="437" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="58" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="420" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="480"><net_src comp="60" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="62" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="482"><net_src comp="42" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="487"><net_src comp="474" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="64" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="56" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="464" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="469" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="68" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="483" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="489" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="494" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="464" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="517" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="464" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="68" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="469" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="420" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="525" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="70" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="68" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="565"><net_src comp="464" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="417" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="553" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="545" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="545" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="560" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="568" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="572" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="483" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="586" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="590" pin="2"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="72" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="596" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="604" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="614"><net_src comp="202" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="76" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="196" pin="4"/><net_sink comp="615" pin=3"/></net>

<net id="626"><net_src comp="615" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="85" pin=4"/></net>

<net id="632"><net_src comp="247" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="30" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="251" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="30" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="261" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="30" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="652"><net_src comp="229" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="660"><net_src comp="628" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="667"><net_src comp="634" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="674"><net_src comp="255" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="679"><net_src comp="640" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="689"><net_src comp="277" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="695"><net_src comp="78" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="700"><net_src comp="291" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="706"><net_src comp="91" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="711"><net_src comp="85" pin="7"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="716"><net_src comp="305" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="721"><net_src comp="311" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="727"><net_src comp="103" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="732"><net_src comp="111" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="737"><net_src comp="334" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="742"><net_src comp="119" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="748"><net_src comp="347" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="753"><net_src comp="351" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="758"><net_src comp="355" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="763"><net_src comp="127" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="768"><net_src comp="135" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="773"><net_src comp="143" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="778"><net_src comp="151" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="783"><net_src comp="375" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="788"><net_src comp="379" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="793"><net_src comp="387" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="799"><net_src comp="790" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="800"><net_src comp="790" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="804"><net_src comp="397" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="811"><net_src comp="411" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="819"><net_src comp="456" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="824"><net_src comp="604" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="829"><net_src comp="611" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="834"><net_src comp="623" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="85" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {50 51 }
 - Input state : 
	Port: kernel_seidel_2d_my_version : A | {4 5 6 7 9 10 11 12 14 15 16 17 19 20 21 22 24 25 26 27 29 30 31 32 34 35 36 37 39 40 41 42 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		t_1 : 1
		StgValue_61 : 2
	State 3
		exitcond1 : 1
		StgValue_67 : 2
		tmp : 1
		tmp_cast : 2
		tmp_s : 3
		tmp_4_cast : 1
		tmp_1 : 2
		i_1 : 1
		tmp_5_cast : 2
		tmp_4 : 3
	State 4
		exitcond : 1
		StgValue_81 : 2
		tmp_6 : 1
		tmp_7_cast : 2
		tmp_5 : 3
		tmp_18_cast : 4
		A_addr : 5
		A_load : 6
		tmp_8_cast : 1
		tmp_15 : 2
		tmp_21_cast : 3
		A_addr_1 : 4
		A_load_1 : 5
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_1_cast : 1
		tmp_18 : 2
		tmp_24_cast : 3
		A_addr_2 : 4
		A_load_2 : 5
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_19_cast : 1
		A_addr_3 : 2
		A_load_3 : 3
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_22_cast : 1
		A_addr_4 : 2
		A_load_4 : 3
	State 20
	State 21
	State 22
	State 23
	State 24
		A_addr_5 : 1
		A_load_5 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
		A_addr_6 : 1
		A_load_6 : 2
	State 30
	State 31
	State 32
	State 33
	State 34
		A_addr_7 : 1
		A_load_7 : 2
	State 35
	State 36
	State 37
	State 38
	State 39
		A_addr_8 : 1
		A_load_8 : 2
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		p_Val2_s : 1
		p_Repl2_2 : 2
		new_exp_V : 2
		new_mant_V : 2
		tmp_23 : 2
		icmp : 3
	State 48
		tmp_2_i : 1
		new_exp_V_1 : 1
		p_new_exp_V_1_i : 1
		tmp_14 : 2
		p_Repl2_1 : 2
		StgValue_205 : 1
		tmp_5_i : 1
		icmp3 : 1
		sel_tmp3_demorgan_i : 2
		sel_tmp3_i : 2
		sel_tmp4_i : 2
		shift_V_2 : 2
		shift_V_3 : 3
		sel_tmp7_i : 1
		sel_tmp8_i : 1
		shift_V_4 : 4
		xf_V : 1
		p_i_cast : 2
		tmp_i : 5
		tmp_i_cast : 5
		r_V : 6
		r_V_i_cast : 7
		r_V_1 : 6
		xf_V_3 : 8
		xf_V_4 : 9
		agg_result_V_i_i : 10
	State 49
		new_mant_V_1 : 1
	State 50
		p_Result_s : 1
		out : 2
		StgValue_237 : 3
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |   grp_int_57_div9_fu_202   |    0    |  4.2415 |   117   |   3412  |
|----------|----------------------------|---------|---------|---------|---------|
|   dadd   |         grp_fu_207         |    3    |    0    |   445   |   781   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         t_1_fu_229         |    0    |    0    |    0    |    15   |
|          |         tmp_fu_241         |    0    |    0    |    0    |    17   |
|          |         i_1_fu_255         |    0    |    0    |    0    |    17   |
|          |        tmp_6_fu_271        |    0    |    0    |    0    |    17   |
|          |        tmp_5_fu_281        |    0    |    0    |    0    |    27   |
|          |        tmp_15_fu_295       |    0    |    0    |    0    |    27   |
|          |         j_1_fu_305         |    0    |    0    |    0    |    17   |
|    add   |        tmp_18_fu_315       |    0    |    0    |    0    |    27   |
|          |        tmp_7_fu_325        |    0    |    0    |    0    |    27   |
|          |        tmp_8_fu_334        |    0    |    0    |    0    |    27   |
|          |        tmp_16_fu_338       |    0    |    0    |    0    |    27   |
|          |        tmp_17_fu_347       |    0    |    0    |    0    |    27   |
|          |        tmp_19_fu_351       |    0    |    0    |    0    |    27   |
|          |        tmp_20_fu_355       |    0    |    0    |    0    |    27   |
|          |      shift_V_1_fu_494      |    0    |    0    |    0    |    18   |
|          |        xf_V_4_fu_604       |    0    |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|---------|
|          | shift_V_i_cast_cast_fu_420 |    0    |    0    |    0    |    11   |
|          |   p_new_exp_V_1_i_fu_442   |    0    |    0    |    0    |    11   |
|          |      p_Repl2_1_fu_456      |    0    |    0    |    0    |    11   |
|  select  |      shift_V_2_fu_517      |    0    |    0    |    0    |    11   |
|          |      shift_V_3_fu_525      |    0    |    0    |    0    |    11   |
|          |      shift_V_4_fu_545      |    0    |    0    |    0    |    11   |
|          |         xf_V_fu_560        |    0    |    0    |    0    |    53   |
|          |        xf_V_3_fu_596       |    0    |    0    |    0    |    57   |
|----------|----------------------------|---------|---------|---------|---------|
|   lshr   |         r_V_fu_580         |    0    |    0    |    0    |   160   |
|----------|----------------------------|---------|---------|---------|---------|
|    shl   |        r_V_1_fu_590        |    0    |    0    |    0    |   160   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      exitcond2_fu_223      |    0    |    0    |    0    |    11   |
|          |      exitcond1_fu_235      |    0    |    0    |    0    |    13   |
|          |       exitcond_fu_265      |    0    |    0    |    0    |    13   |
|          |         icmp_fu_411        |    0    |    0    |    0    |    9    |
|   icmp   |       tmp_1_i_fu_427       |    0    |    0    |    0    |    13   |
|          |       tmp_2_i_fu_432       |    0    |    0    |    0    |    13   |
|          |       tmp_4_i_fu_464       |    0    |    0    |    0    |    13   |
|          |       tmp_5_i_fu_469       |    0    |    0    |    0    |    13   |
|          |        icmp3_fu_483        |    0    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|---------|
|    sub   |     new_exp_V_1_fu_437     |    0    |    0    |    0    |    18   |
|          |       shift_V_fu_489       |    0    |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|---------|
|    or    |        tmp_14_fu_450       |    0    |    0    |    0    |    6    |
|          | sel_tmp3_demorgan_i_fu_499 |    0    |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|---------|
|    xor   |      sel_tmp3_i_fu_505     |    0    |    0    |    0    |    6    |
|          |      sel_tmp7_i_fu_533     |    0    |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|---------|
|    and   |      sel_tmp4_i_fu_511     |    0    |    0    |    0    |    6    |
|          |      sel_tmp8_i_fu_539     |    0    |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        tmp_s_fu_628        |    1    |    0    |    0    |    0    |
|    mul   |        tmp_1_fu_634        |    1    |    0    |    0    |    0    |
|          |        tmp_4_fu_640        |    1    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       tmp_cast_fu_247      |    0    |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_251     |    0    |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_261     |    0    |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_277     |    0    |    0    |    0    |    0    |
|          |     tmp_18_cast_fu_286     |    0    |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_291     |    0    |    0    |    0    |    0    |
|          |     tmp_21_cast_fu_300     |    0    |    0    |    0    |    0    |
|          |      tmp_1_cast_fu_311     |    0    |    0    |    0    |    0    |
|          |     tmp_24_cast_fu_320     |    0    |    0    |    0    |    0    |
|   zext   |     tmp_19_cast_fu_329     |    0    |    0    |    0    |    0    |
|          |     tmp_22_cast_fu_342     |    0    |    0    |    0    |    0    |
|          |     tmp_25_cast_fu_359     |    0    |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_363     |    0    |    0    |    0    |    0    |
|          |     tmp_23_cast_fu_367     |    0    |    0    |    0    |    0    |
|          |     tmp_26_cast_fu_371     |    0    |    0    |    0    |    0    |
|          |    xf_V_5_i_cast_fu_417    |    0    |    0    |    0    |    0    |
|          |       p_i_cast_fu_568      |    0    |    0    |    0    |    0    |
|          |        tmp_i_fu_572        |    0    |    0    |    0    |    0    |
|          |      tmp_i_cast_fu_576     |    0    |    0    |    0    |    0    |
|          |      r_V_i_cast_fu_586     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_379      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      new_exp_V_fu_387      |    0    |    0    |    0    |    0    |
|partselect|        tmp_23_fu_401       |    0    |    0    |    0    |    0    |
|          |        tmp_24_fu_474       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |      new_mant_V_fu_397     |    0    |    0    |    0    |    0    |
|          |     new_mant_V_1_fu_611    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate|       tmp_3_i_fu_553       |    0    |    0    |    0    |    0    |
|          |      p_Result_s_fu_615     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    6    |  4.2415 |   562   |   5280  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_addr_1_reg_703  |   20   |
|  A_addr_2_reg_724  |   20   |
|  A_addr_3_reg_729  |   20   |
|  A_addr_4_reg_739  |   20   |
|  A_addr_5_reg_760  |   20   |
|  A_addr_6_reg_765  |   20   |
|  A_addr_7_reg_770  |   20   |
|  A_addr_8_reg_775  |   20   |
|   A_addr_reg_692   |   20   |
|  A_load_1_reg_708  |   64   |
|     i_1_reg_671    |   10   |
|      i_reg_170     |   10   |
|    icmp_reg_808    |    1   |
|     j_1_reg_713    |   10   |
|      j_reg_181     |   10   |
|  new_exp_V_reg_790 |   11   |
|new_mant_V_1_reg_826|   52   |
| new_mant_V_reg_801 |   52   |
|     out_reg_831    |   64   |
|  p_Repl2_1_reg_816 |   11   |
|  p_Repl2_2_reg_785 |    1   |
|  p_Repl2_s_reg_193 |   52   |
|  p_Val2_s_reg_780  |   64   |
|       reg_211      |   64   |
|       reg_218      |   64   |
|     t_1_reg_649    |    5   |
|      t_reg_159     |    5   |
|   tmp_17_reg_745   |   20   |
|   tmp_19_reg_750   |   20   |
| tmp_1_cast_reg_718 |   20   |
|    tmp_1_reg_664   |   20   |
|   tmp_20_reg_755   |   20   |
|    tmp_4_reg_676   |   20   |
| tmp_7_cast_reg_686 |   20   |
| tmp_8_cast_reg_697 |   20   |
|    tmp_8_reg_734   |   20   |
|    tmp_s_reg_657   |   20   |
|   xf_V_4_reg_821   |   57   |
+--------------------+--------+
|        Total       |   987  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_85    |  p0  |  10  |  20  |   200  ||    47   |
|    grp_access_fu_85    |  p2  |   9  |   0  |    0   ||    44   |
|    grp_access_fu_85    |  p4  |   2  |  20  |   40   ||    9    |
|        j_reg_181       |  p0  |   2  |  10  |   20   ||    9    |
| grp_int_57_div9_fu_202 |  p1  |   2  |  57  |   114  ||    9    |
|       grp_fu_207       |  p0  |   2  |  64  |   128  ||    9    |
|       grp_fu_207       |  p1  |   2  |  64  |   128  ||    9    |
|         reg_211        |  p0  |   2  |  64  |   128  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   758  ||  9.218  ||   145   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    4   |   562  |  5280  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   145  |
|  Register |    -   |    -   |   987  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   13   |  1549  |  5425  |
+-----------+--------+--------+--------+--------+
