// Seed: 3894022168
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output tri1 id_2
);
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0,
    inout supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    output wand id_8,
    output logic id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    output tri1 id_15,
    output wor id_16
);
  wand id_18 = id_1 - 1, id_19;
  always id_9 <= 1'b0;
  module_0(
      id_4, id_10, id_1
  );
endmodule
