///Register `MACL3A20` reader
pub type R = crate::R<MACL3A20rs>;
///Register `MACL3A20` writer
pub type W = crate::W<MACL3A20rs>;
///Field `L3A20` reader - Layer 3 Address 2 Field
pub type L3A20_R = crate::FieldReader<u32>;
///Field `L3A20` writer - Layer 3 Address 2 Field
pub type L3A20_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
impl R {
    ///Bits 0:31 - Layer 3 Address 2 Field
    #[inline(always)]
    pub fn l3a20(&self) -> L3A20_R {
        L3A20_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MACL3A20")
            .field("l3a20", &self.l3a20())
            .finish()
    }
}
impl W {
    ///Bits 0:31 - Layer 3 Address 2 Field
    #[inline(always)]
    pub fn l3a20(&mut self) -> L3A20_W<MACL3A20rs> {
        L3A20_W::new(self, 0)
    }
}
/**Layer3 Address 2 filter 0 register

You can [`read`](crate::Reg::read) this register and get [`macl3a20::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`macl3a20::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32H755_CM4.html#Ethernet_MAC:MACL3A20)*/
pub struct MACL3A20rs;
impl crate::RegisterSpec for MACL3A20rs {
    type Ux = u32;
}
///`read()` method returns [`macl3a20::R`](R) reader structure
impl crate::Readable for MACL3A20rs {}
///`write(|w| ..)` method takes [`macl3a20::W`](W) writer structure
impl crate::Writable for MACL3A20rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets MACL3A20 to value 0
impl crate::Resettable for MACL3A20rs {}
