# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE0_CV_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design {C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/POS_EDGE_DETECTOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:23 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design" C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/POS_EDGE_DETECTOR.sv 
# -- Compiling module POS_EDGE_DETECTOR
# 
# Top level modules:
# 	POS_EDGE_DETECTOR
# End time: 10:05:23 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design {C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/Low_Pass_Filter_4ENC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:23 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design" C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/Low_Pass_Filter_4ENC.sv 
# -- Compiling module Low_Pass_Filter_4ENC
# 
# Top level modules:
# 	Low_Pass_Filter_4ENC
# End time: 10:05:23 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design {C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/ENCODER_PERIOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:23 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design" C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/ENCODER_PERIOD.sv 
# -- Compiling module ENCODER_PERIOD
# 
# Top level modules:
# 	ENCODER_PERIOD
# End time: 10:05:23 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design {C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/DE0_CV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:23 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design" C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/DE0_CV.sv 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 10:05:23 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design {C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:23 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design" C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:05:23 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:05:24 on Mar 29,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.DE0_CV
# Loading work.Low_Pass_Filter_4ENC
# Loading work.POS_EDGE_DETECTOR
# Loading work.ENCODER_PERIOD
# ** Warning: (vsim-3017) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Too few port connections. Expected 39, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/de0_cv1 File: C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/DE0_CV.sv
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'PS2_CLK'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'PS2_CLK2'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'PS2_DAT'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'PS2_DAT2'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'SD_CLK'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'SD_CMD'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'SD_DATA'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'GPIO_0'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(17): [TFMPC] - Missing connection for port 'GPIO_1'.
# ** Warning: (vsim-3015) C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/DE0_CV.sv(105): [PCDPC] - Port size (32) does not match connection size (1) for port 'encoder_count'. The port definition is at: C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/ENCODER_PERIOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/de0_cv1/ep1 File: C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/ENCODER_PERIOD.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv(152)
#    Time: 500020 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/choug/reconfigurable-soc/LAB4/ENCODER_PERIOD/DE0_CV/design/testbench.sv line 152
# End time: 11:09:12 on Mar 29,2023, Elapsed time: 1:03:48
# Errors: 0, Warnings: 27
