==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.648ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.648ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:58:47
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 176.984 ; gain = 83.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 176.984 ; gain = 83.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 217.258 ; gain = 123.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 268.555 ; gain = 174.715
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'axis_out.data.V' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'axis_in.data.V' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:151) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:440) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:447) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:448) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:453) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:458) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:459) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:333) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:340) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:341) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:346) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:230) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:237) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:238) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:243) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:252) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:253) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:259) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:260) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:159) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:167) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:168) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:174) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:180) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4.1' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:181) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 5.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:424) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf.value' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf.grad' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:199) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.value' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.grad' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:200) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H_SOBEL_KERNEL'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_SOBEL_KERNEL'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'GAUSS_KERNEL'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.value' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.grad' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:200) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'H_SOBEL_KERNEL'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'V_SOBEL_KERNEL'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:139) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'GAUSS_KERNEL'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'canny_edge_detection', detected/extracted 8 process function(s): 
	 'hlsimproc::HlsImProc::AXIS2GrayArray<512u, 512u>66'
	 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>'
	 'hlsimproc::HlsImProc::Sobel<512u, 512u>'
	 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>'
	 'hlsimproc::HlsImProc::ZeroPadding<512u, 512u>'
	 'hlsimproc::HlsImProc::HystThreshold<512u, 512u>'
	 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>'
	 'hlsimproc::HlsImProc::GrayArray2AXIS<512u, 512u>'.
WARNING: [XFORM 203-124] Array  'fifo3.value' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3.grad' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:282:17) to (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299:17) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324:48) to (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324:41) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432:48) to (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432:41) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:397:48) to (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:397:41) in function 'hlsimproc::HlsImProc::HystThreshold<512u, 512u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::ZeroPadding<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:475:41)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:7:41)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316:41)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:424:41)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:138:41)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 346.215 ; gain = 252.375
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::ZeroPadding<512u, 512u>' to 'ZeroPadding' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:475:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' to 'Sobel<512u, 512u>' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:7:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' to 'NonMaxSuppression' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' to 'HystThresholdComp' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:424:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::HystThreshold<512u, 512u>' to 'HystThreshold' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:39:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::GrayArray2AXIS<512u, 512u>' to 'GrayArray2AXIS' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:116:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' to 'GaussianBlur' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:138:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::AXIS2GrayArray<512u, 512u>66' to 'AXIS2GrayArray66' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:47:41)
WARNING: [XFORM 203-631] Renaming function 'canny_edge_detection.entry3' to 'canny_edge_detection.1.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 445.941 ; gain = 352.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'canny_edge_detection' ...
WARNING: [SYN 201-103] Legalizing function name 'canny_edge_detection.1.1' to 'canny_edge_detection_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<512u, 512u>' to 'Sobel_512u_512u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canny_edge_detection_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.292 seconds; current allocated memory: 386.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 386.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIS2GrayArray66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.648ns) exceeds the target (target clock period: 10.648ns, clock uncertainty: 1.331ns, effective delay budget: 9.317ns).
WARNING: [SCHED 204-21] The critical path in module 'AXIS2GrayArray66' consists of the following:
	'mul' operation of DSP[64] ('mul_ln544_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39) [63]  (3.36 ns)
	'add' operation of DSP[64] ('add_ln544', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39) [64]  (3.02 ns)
	'add' operation of DSP[66] ('pix_gray', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39) [66]  (3.02 ns)
	'select' operation ('phitmp318_i_i_i', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:105->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39) [69]  (1.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 386.880 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 387.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 387.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 388.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 388.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 389.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaxSuppression' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 389.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 390.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZeroPadding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 390.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 390.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HystThreshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 390.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 390.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HystThresholdComp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 390.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 391.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GrayArray2AXIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 391.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 391.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canny_edge_detection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 391.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 392.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canny_edge_detection_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canny_edge_detection_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 392.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIS2GrayArray66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mul_mul_15ns_8ns_23_1_1' to 'canny_edge_detectbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mac_muladd_17ns_8ns_23ns_25_1_1' to 'canny_edge_detectcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mac_muladd_16ns_8ns_23ns_23_1_1' to 'canny_edge_detectdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIS2GrayArray66'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 393.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'GaussianBlur_line_buf' to 'GaussianBlur_lineeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 394.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Sobel_512u_512u_s_line_buf' to 'Sobel_512u_512u_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_sitofp_32s_32_5_1' to 'canny_edge_detectg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_fsqrt_32ns_32ns_32_12_1' to 'canny_edge_detecthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_sdiv_20s_11s_20_24_1' to 'canny_edge_detectibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mul_mul_11s_11s_22_1_1' to 'canny_edge_detectjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mac_muladd_11s_11s_22s_22_1_1' to 'canny_edge_detectkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detecthbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_512u_512u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 395.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaxSuppression' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'NonMaxSuppression_line_buf_value' to 'NonMaxSuppressionlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NonMaxSuppression_line_buf_grad' to 'NonMaxSuppressionmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaxSuppression'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 396.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZeroPadding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZeroPadding'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 397.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HystThreshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HystThreshold'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 397.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HystThresholdComp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'HystThresholdComp_line_buf' to 'HystThresholdCompncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'HystThresholdComp'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 398.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GrayArray2AXIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'GrayArray2AXIS'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 398.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canny_edge_detection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/hist_hthr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/hist_lthr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'canny_edge_detection' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'hist_hthr' and 'hist_lthr' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_GaussianBlur_U0' to 'start_for_Gaussiaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HystThreshold_U0' to 'start_for_HystThrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Sobel_512u_512u_U0' to 'start_for_Sobel_5qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_NonMaxSuppression_U0' to 'start_for_NonMaxSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ZeroPadding_U0' to 'start_for_ZeroPadsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HystThresholdComp_U0' to 'start_for_HystThrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_GrayArray2AXIS_U0' to 'start_for_GrayArrudo' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'canny_edge_detection/axis_in_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'canny_edge_detection'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 399.691 MB.
INFO: [RTMG 210-278] Implementing memory 'GaussianBlur_lineeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'canny_edge_detectibs_div'
INFO: [RTMG 210-278] Implementing memory 'Sobel_512u_512u_sfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'NonMaxSuppressionmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hist_hthr_c1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hist_lthr_c2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hist_hthr_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hist_lthr_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Gaussiaocq_U(start_for_Gaussiaocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HystThrpcA_U(start_for_HystThrpcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_5qcK_U(start_for_Sobel_5qcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_NonMaxSrcU_U(start_for_NonMaxSrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ZeroPadsc4_U(start_for_ZeroPadsc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HystThrtde_U(start_for_HystThrtde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_GrayArrudo_U(start_for_GrayArrudo)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 481.473 ; gain = 387.633
INFO: [VHDL 208-304] Generating VHDL RTL for canny_edge_detection.
INFO: [VLOG 209-307] Generating Verilog RTL for canny_edge_detection.
INFO: [HLS 200-112] Total elapsed time: 32.305 seconds; peak allocated memory: 399.691 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.648ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
