<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="dw__i2s__hal_8h" kind="file">
    <compoundname>dw_i2s_hal.h</compoundname>
    <includes refid="dw__i2s__hal__cfg_8h" local="yes">dw_i2s_hal_cfg.h</includes>
    <includedby refid="dw__i2s__obj_8c" local="yes">dw_i2s_obj.c</includedby>
    <includedby refid="dw__i2s_8c" local="yes">dw_i2s.c</includedby>
    <incdepgraph>
      <node id="2113">
        <label>dw_i2s_hal_cfg.h</label>
        <link refid="dw__i2s__hal__cfg_8h"/>
      </node>
      <node id="2112">
        <label>dw_i2s_hal.h</label>
        <link refid="dw_i2s_hal.h"/>
        <childnode refid="2113" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="2115">
        <label>dw_i2s_obj.c</label>
        <link refid="dw__i2s__obj_8c_source"/>
      </node>
      <node id="2116">
        <label>dw_i2s.c</label>
        <link refid="dw__i2s_8c"/>
      </node>
      <node id="2114">
        <label>dw_i2s_hal.h</label>
        <link refid="dw_i2s_hal.h"/>
        <childnode refid="2115" relation="include">
        </childnode>
        <childnode refid="2116" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="dw__i2s__hal_8h_1a46c5847929395b89608bd1a50e3d2a50" prot="public" static="no">
        <name>DW_I2S_IER_IEN</name>
        <initializer>1</initializer>
        <briefdescription>
<para>IER (I2S Enable Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="47" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="47" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga26507001d32cf3e103112f7cd8b19b5c" compoundref="dw__i2s_8c" startline="89" endline="92">dw_i2s_rx_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga42c190a80f098936146f1deb315f1b48" compoundref="dw__i2s_8c" startline="94" endline="97">dw_i2s_rx_enable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga0aa713d512475081c77b92f245773ba4" compoundref="dw__i2s_8c" startline="100" endline="103">dw_i2s_tx_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga5677ecdcb260cdcf8f49afffe583abb5" compoundref="dw__i2s_8c" startline="105" endline="108">dw_i2s_tx_enable</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1ad365e30964708bd772a59cc571a7c86a" prot="public" static="no">
        <name>DW_I2S_IRER_RXEN</name>
        <initializer>1</initializer>
        <briefdescription>
<para>IRER (I2S Receiver Block Enable Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="50" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="50" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga5a33da03f5c5864b9504c34ae76f473f" compoundref="dw__i2s_8c" startline="111" endline="114">dw_i2s_rx_block_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga0d8e62d0521faf55b42758250100e6c7" compoundref="dw__i2s_8c" startline="116" endline="119">dw_i2s_rx_block_enable</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1afba00450542c3611f46626f202cda6b0" prot="public" static="no">
        <name>DW_I2S_ITER_TXEN</name>
        <initializer>1</initializer>
        <briefdescription>
<para>ITER (I2S Transmitter Block Enable Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="53" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="53" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga49e2e3cb9d926271de3497eed5954f3e" compoundref="dw__i2s_8c" startline="121" endline="124">dw_i2s_tx_block_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gab2d6194308203e3db8bd5774e0216976" compoundref="dw__i2s_8c" startline="126" endline="129">dw_i2s_tx_block_enable</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1aedf08c30350ccd5f4be92db65715af8f" prot="public" static="no">
        <name>DW_I2S_CER_CLKEN</name>
        <initializer>1</initializer>
        <briefdescription>
<para>CER (I2S Clock Enable Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="56" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="56" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gadceb963f9c9596d62793b7672f8b8cc3" compoundref="dw__i2s_8c" startline="438" endline="441">dw_i2s_tx_clock_enable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga30cb542e5efa9b2e65ad1d1de4c2c554" compoundref="dw__i2s_8c" startline="443" endline="446">dw_i2s_tx_clock_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga0eedfd3889793d542b540d0993e547e2" compoundref="dw__i2s_8c" startline="449" endline="452">dw_i2s_rx_clock_enable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga6e1790c58b29db1eaca63babfbc3630f" compoundref="dw__i2s_8c" startline="454" endline="457">dw_i2s_rx_clock_disable</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1aea07637fe612b82c64bac89b37bbe56e" prot="public" static="no">
        <name>DW_I2S_CCR_WSS</name>
        <param><defname>x</defname></param>
        <initializer>((x &amp; 0x03) &lt;&lt; 3)</initializer>
        <briefdescription>
<para>CCR (Clock Configuration Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="59" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="59" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga82488f6fe90ce9347ae0850e0a2cc36c" compoundref="dw__i2s_8c" startline="460" endline="464">dw_i2s_tx_set_wss</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gaead710ae56669826c874559d81f52dec" compoundref="dw__i2s_8c" startline="467" endline="471">dw_i2s_rx_set_wss</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a8e3779d9ba8040e5f953c0057ef911db" prot="public" static="no">
        <name>DW_I2S_CCR_SCLKG</name>
        <param><defname>x</defname></param>
        <initializer>(x &amp; 0x07)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="60" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1af7cedf58b5095300d7e676e7774301f2" prot="public" static="no">
        <name>DW_I2S_RXFFR_RXFFR</name>
        <initializer>1</initializer>
        <briefdescription>
<para>RXFFR (Receiver Block FIFO Reset Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="63" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="63" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga5db720a7b172bb59b304bbb328eed027" compoundref="dw__i2s_8c" startline="474" endline="477">dw_i2s_rx_flush_fifo</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a1edcec01cab0f77eab9d5f35213fa6c7" prot="public" static="no">
        <name>DW_I2S_TXFFR_TXFFR</name>
        <initializer>1</initializer>
        <briefdescription>
<para>TXFFR (Transmitter Block FIFO Reset Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="66" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="66" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga3b35bdf6ea641b8be99ccb6073df9eb6" compoundref="dw__i2s_8c" startline="479" endline="482">dw_i2s_tx_flush_fifo</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1aaa949ee19256e3ad8e96cbd2dd0f29e4" prot="public" static="no">
        <name>DW_I2S_LRBR0_LRBR0</name>
        <param><defname>x</defname></param>
        <initializer>(x &amp; ((1 &lt;&lt; <ref refid="dw__i2s__hal__cfg_8h_1a489e8fe33e786a11acd6c27c3b678469" kindref="member">I2S_RX_WORDSIZE_0</ref>) - 1))</initializer>
        <briefdescription>
<para>LRBRx (Left Receive Buffer Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="69" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a3fb453ebc675dbbcd77d634ac023d006" prot="public" static="no">
        <name>DW_I2S_LTHR0_LTHR0</name>
        <param><defname>x</defname></param>
        <initializer>(x &amp; ((1 &lt;&lt; <ref refid="dw__i2s__hal__cfg_8h_1a50d260a04331a17aa7b51335bae453e5" kindref="member">I2S_TX_WORDSIZE_0</ref>) - 1))</initializer>
        <briefdescription>
<para>LTHRx (Left Transmit Holding Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="72" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a0dc51487ef3ef71b4a54a51c8b36a6e0" prot="public" static="no">
        <name>DW_I2S_RRBR0_RRBR0</name>
        <param><defname>x</defname></param>
        <initializer>(x &amp; ((1 &lt;&lt; <ref refid="dw__i2s__hal__cfg_8h_1a489e8fe33e786a11acd6c27c3b678469" kindref="member">I2S_RX_WORDSIZE_0</ref>) - 1))</initializer>
        <briefdescription>
<para>RRBRx (Right Receive Buffer Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="75" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="75" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a3fcc3cb640ed3281ded74326917ef18c" prot="public" static="no">
        <name>DW_I2S_RTHR0_RTHR0</name>
        <param><defname>x</defname></param>
        <initializer>(x &amp; ((1 &lt;&lt; <ref refid="dw__i2s__hal__cfg_8h_1a50d260a04331a17aa7b51335bae453e5" kindref="member">I2S_TX_WORDSIZE_0</ref>) - 1))</initializer>
        <briefdescription>
<para>RTHRx (Right Transmit Holding Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="78" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1ab41ad418c501d47972a667b94e24a73e" prot="public" static="no">
        <name>DW_I2S_RERX_RXCHENX</name>
        <initializer>1</initializer>
        <briefdescription>
<para>RERx (Receive Enable Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="81" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="81" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gaea32166a6d2d5581a5d9f5e9a648f896" compoundref="dw__i2s_8c" startline="132" endline="151">dw_i2s_rx_channel_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gac72696308e708da2b4538c4a109df000" compoundref="dw__i2s_8c" startline="153" endline="172">dw_i2s_rx_channel_enable</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a74c972722aa6e6c19c35fae61b0ae56d" prot="public" static="no">
        <name>DW_I2S_TERX_TXCHENX</name>
        <initializer>1</initializer>
        <briefdescription>
<para>TERx (Transmit Enable Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="84" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="84" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gac6f9f1c97f754c7a1b067c0614bbb5e5" compoundref="dw__i2s_8c" startline="174" endline="193">dw_i2s_tx_channel_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga90a04dc76f497b242746339c75291219" compoundref="dw__i2s_8c" startline="195" endline="215">dw_i2s_tx_channel_enable</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a12624e0ae5fa2a574a9082642026d73d" prot="public" static="no">
        <name>DW_I2S_RCRX_WLEN</name>
        <param><defname>x</defname></param>
        <initializer>(x &amp; 0x07)</initializer>
        <briefdescription>
<para>RCRx (Receive Configuration Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="87" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1af23214ccf06d47d26c41efdab297b69a" prot="public" static="no">
        <name>DW_I2S_TCRX_WLEN</name>
        <param><defname>x</defname></param>
        <initializer>(x &amp; 0x07)</initializer>
        <briefdescription>
<para>TCRx (Transmit Configuration Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="90" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a10acf686c3af45f79fe3d20c54d91106" prot="public" static="no">
        <name>DW_I2S_ISRX_TXFO</name>
        <initializer>(1 &lt;&lt; 5)</initializer>
        <briefdescription>
<para>ISRx (Interrupt Status Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="93" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="93" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a913f4d07d90f0b944d5116e56b24018d" prot="public" static="no">
        <name>DW_I2S_ISRX_TXFE</name>
        <initializer>(1 &lt;&lt; 4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="94" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="94" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1ac6ce4c13a49c6213311571d80e2d7371" prot="public" static="no">
        <name>DW_I2S_ISRX_RXFO</name>
        <initializer>(1 &lt;&lt; 1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="95" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a392e68962a849e595ecb09bf595a2fe6" prot="public" static="no">
        <name>DW_I2S_ISRX_RXDA</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="96" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a5a312e5bc96dabfd35f826d5a6d42a09" prot="public" static="no">
        <name>DW_I2S_IMRX_TXFOM</name>
        <initializer>(1 &lt;&lt; 5)</initializer>
        <briefdescription>
<para>IMRx (Interrupt Mask Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="99" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a659c6d011739c51b889beac11276d2e4" prot="public" static="no">
        <name>DW_I2S_IMRX_TXFEM</name>
        <initializer>(1 &lt;&lt; 4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="100" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1ac31cac3c2f8313b1b38e38b7ba30be7a" prot="public" static="no">
        <name>DW_I2S_IMRX_RXFOM</name>
        <initializer>(1 &lt;&lt; 1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="101" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1aa8d246c5a0aeb80373478ac89575772f" prot="public" static="no">
        <name>DW_I2S_IMRX_RXDAM</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="102" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a9b6b2bc4dc6c43f8616cacf207c3115e" prot="public" static="no">
        <name>DW_I2S_RORX_RXCHO</name>
        <initializer>1</initializer>
        <briefdescription>
<para>RORx (Receive Overrun Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="105" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1ac2f5f338750fd5f29d84fd655eb6ac14" prot="public" static="no">
        <name>DW_I2S_TORX_TXCHO</name>
        <initializer>1</initializer>
        <briefdescription>
<para>TORx (Transmit Overrun Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="108" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1ac6571784ac84d86b4baa8e3820ab062e" prot="public" static="no">
        <name>DW_I2S_RFCRX_RXCHDT</name>
        <param><defname>x</defname></param>
        <initializer>(x &amp; 0x0f)</initializer>
        <briefdescription>
<para>RFCRx (Receive FIFO Configuration Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="111" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1abb35cd18a73f250efaef16bc482849cb" prot="public" static="no">
        <name>DW_I2S_TFCRX_TXCHET</name>
        <param><defname>x</defname></param>
        <initializer>(x &amp; 0x0f)</initializer>
        <briefdescription>
<para>TFCRx (Transmit FIFO Configuration Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="114" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="114" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a0a81d9f98344a298230d99c43cba2173" prot="public" static="no">
        <name>DW_I2S_RFFX_RXCHFR</name>
        <initializer>1</initializer>
        <briefdescription>
<para>RFFx (Receive FIFO Flush Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="117" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a8f877d6ff2fdf44742e344677442da01" prot="public" static="no">
        <name>DW_I2S_TFFX_TXCHFR</name>
        <initializer>1</initializer>
        <briefdescription>
<para>TFFx (Transmit FIFO Flush Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="120" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1aa1fbde54c22548e5d798c5df9df44c94" prot="public" static="no">
        <name>DW_I2S_RXDMA_RXDMA</name>
        <initializer>(x &amp; ((1 &lt;&lt; <ref refid="dw__i2s__hal__cfg_8h_1ab5f1fb0809f619c0a614700c475a6e4d" kindref="member">APB_DATA_BUS_WIDTH</ref>) - 1))</initializer>
        <briefdescription>
<para>RXDMA (Receiver Block DMA Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="123" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a3c261a33f95aa2730ea82a81f45abba3" prot="public" static="no">
        <name>DW_I2S_RRXDMA_RRXDMA</name>
        <initializer>1</initializer>
        <briefdescription>
<para>RRXDMA (Reset Receiver Block DMA Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="126" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1ab7804236c5a24472914e1609872875b3" prot="public" static="no">
        <name>DW_I2S_TXDMA_TXDMA</name>
        <initializer>(x &amp; ((1 &lt;&lt; <ref refid="dw__i2s__hal__cfg_8h_1ab5f1fb0809f619c0a614700c475a6e4d" kindref="member">APB_DATA_BUS_WIDTH</ref>) - 1))</initializer>
        <briefdescription>
<para>TXDMA (Transmitter Block DMA Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="129" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal_8h_1a7bf2c8b1895779a6f99c9dc6aa952383" prot="public" static="no">
        <name>DW_I2S_RTXDMA_RTXDMA</name>
        <initializer>1</initializer>
        <briefdescription>
<para>RTXDMA (Reset Transmitter Block DMA Register) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" line="132" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h" bodystart="132" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>DesignWare I2S driver hardware description related header file. </para>    </briefdescription>
    <detaileddescription>
<para>detailed hardware related definitions of DesignWare I2S driver </para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment"><sp/>*<sp/>\version<sp/>2017.03</highlight></codeline>
<codeline lineno="30"><highlight class="comment"><sp/>*<sp/>\date<sp/>2017-10-10</highlight></codeline>
<codeline lineno="31"><highlight class="comment"><sp/>*<sp/>\author<sp/>Qiang<sp/>Gu(Qiang.Gu@synopsys.com)</highlight></codeline>
<codeline lineno="32"><highlight class="comment">---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="preprocessor">#ifndef<sp/>_DEVICE_DW_I2S_HAL_H_</highlight></codeline>
<codeline lineno="42"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_DEVICE_DW_I2S_HAL_H_</highlight></codeline>
<codeline lineno="43"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="dw__i2s__hal__cfg_8h" kindref="compound">dw_i2s_hal_cfg.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight></codeline>
<codeline lineno="47" refid="dw__i2s__hal_8h_1a46c5847929395b89608bd1a50e3d2a50" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_IER_IEN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="48"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="50" refid="dw__i2s__hal_8h_1ad365e30964708bd772a59cc571a7c86a" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_IRER_RXEN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="51"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="53" refid="dw__i2s__hal_8h_1afba00450542c3611f46626f202cda6b0" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_ITER_TXEN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="54"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="56" refid="dw__i2s__hal_8h_1aedf08c30350ccd5f4be92db65715af8f" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_CER_CLKEN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="57"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="59" refid="dw__i2s__hal_8h_1aea07637fe612b82c64bac89b37bbe56e" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_CCR_WSS(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((x<sp/>&amp;<sp/>0x03)<sp/>&lt;&lt;<sp/>3)</highlight></codeline>
<codeline lineno="60"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_I2S_CCR_SCLKG(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>0x07)</highlight></codeline>
<codeline lineno="61"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="63" refid="dw__i2s__hal_8h_1af7cedf58b5095300d7e676e7774301f2" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RXFFR_RXFFR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="64"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="66" refid="dw__i2s__hal_8h_1a1edcec01cab0f77eab9d5f35213fa6c7" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_TXFFR_TXFFR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="67"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="69" refid="dw__i2s__hal_8h_1aaa949ee19256e3ad8e96cbd2dd0f29e4" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_LRBR0_LRBR0(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>((1<sp/>&lt;&lt;<sp/>I2S_RX_WORDSIZE_0)<sp/>-<sp/>1))</highlight></codeline>
<codeline lineno="70"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="72" refid="dw__i2s__hal_8h_1a3fb453ebc675dbbcd77d634ac023d006" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_LTHR0_LTHR0(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>((1<sp/>&lt;&lt;<sp/>I2S_TX_WORDSIZE_0)<sp/>-<sp/>1))</highlight></codeline>
<codeline lineno="73"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="75" refid="dw__i2s__hal_8h_1a0dc51487ef3ef71b4a54a51c8b36a6e0" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RRBR0_RRBR0(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>((1<sp/>&lt;&lt;<sp/>I2S_RX_WORDSIZE_0)<sp/>-<sp/>1))</highlight></codeline>
<codeline lineno="76"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="78" refid="dw__i2s__hal_8h_1a3fcc3cb640ed3281ded74326917ef18c" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RTHR0_RTHR0(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>((1<sp/>&lt;&lt;<sp/>I2S_TX_WORDSIZE_0)<sp/>-<sp/>1))</highlight></codeline>
<codeline lineno="79"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="81" refid="dw__i2s__hal_8h_1ab41ad418c501d47972a667b94e24a73e" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RERX_RXCHENX<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="82"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="84" refid="dw__i2s__hal_8h_1a74c972722aa6e6c19c35fae61b0ae56d" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_TERX_TXCHENX<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="85"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="87" refid="dw__i2s__hal_8h_1a12624e0ae5fa2a574a9082642026d73d" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RCRX_WLEN(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>0x07)</highlight></codeline>
<codeline lineno="88"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="90" refid="dw__i2s__hal_8h_1af23214ccf06d47d26c41efdab297b69a" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_TCRX_WLEN(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>0x07)</highlight></codeline>
<codeline lineno="91"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="93" refid="dw__i2s__hal_8h_1a10acf686c3af45f79fe3d20c54d91106" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_ISRX_TXFO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>5)</highlight></codeline>
<codeline lineno="94"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_I2S_ISRX_TXFE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>4)</highlight></codeline>
<codeline lineno="95"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_I2S_ISRX_RXFO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>1)</highlight></codeline>
<codeline lineno="96"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_I2S_ISRX_RXDA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="97"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="99" refid="dw__i2s__hal_8h_1a5a312e5bc96dabfd35f826d5a6d42a09" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_IMRX_TXFOM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>5)</highlight></codeline>
<codeline lineno="100"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_I2S_IMRX_TXFEM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>4)</highlight></codeline>
<codeline lineno="101"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_I2S_IMRX_RXFOM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>1)</highlight></codeline>
<codeline lineno="102"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_I2S_IMRX_RXDAM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="103"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="105" refid="dw__i2s__hal_8h_1a9b6b2bc4dc6c43f8616cacf207c3115e" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RORX_RXCHO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="106"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="108" refid="dw__i2s__hal_8h_1ac2f5f338750fd5f29d84fd655eb6ac14" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_TORX_TXCHO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="109"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="111" refid="dw__i2s__hal_8h_1ac6571784ac84d86b4baa8e3820ab062e" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RFCRX_RXCHDT(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>0x0f)</highlight></codeline>
<codeline lineno="112"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="114" refid="dw__i2s__hal_8h_1abb35cd18a73f250efaef16bc482849cb" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_TFCRX_TXCHET(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>0x0f)</highlight></codeline>
<codeline lineno="115"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="117" refid="dw__i2s__hal_8h_1a0a81d9f98344a298230d99c43cba2173" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RFFX_RXCHFR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="118"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="120" refid="dw__i2s__hal_8h_1a8f877d6ff2fdf44742e344677442da01" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_TFFX_TXCHFR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="121"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="123" refid="dw__i2s__hal_8h_1aa1fbde54c22548e5d798c5df9df44c94" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RXDMA_RXDMA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>((1<sp/>&lt;&lt;<sp/>APB_DATA_BUS_WIDTH)<sp/>-<sp/>1))</highlight></codeline>
<codeline lineno="124"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="126" refid="dw__i2s__hal_8h_1a3c261a33f95aa2730ea82a81f45abba3" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RRXDMA_RRXDMA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="127"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="129" refid="dw__i2s__hal_8h_1ab7804236c5a24472914e1609872875b3" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_TXDMA_TXDMA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>&amp;<sp/>((1<sp/>&lt;&lt;<sp/>APB_DATA_BUS_WIDTH)<sp/>-<sp/>1))</highlight></codeline>
<codeline lineno="130"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="132" refid="dw__i2s__hal_8h_1a7bf2c8b1895779a6f99c9dc6aa952383" refkind="member"><highlight class="preprocessor">#define<sp/>DW_I2S_RTXDMA_RTXDMA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="133"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="136"><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_DEVICE_DW_I2S_HAL_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s_hal.h"/>
  </compounddef>
</doxygen>
