# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add {C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/PFA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:33 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add" C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/PFA.v 
# -- Compiling module PFA
# 
# Top level modules:
# 	PFA
# End time: 18:19:33 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add {C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:33 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add" C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_32.v 
# -- Compiling module CLA_32
# 
# Top level modules:
# 	CLA_32
# End time: 18:19:33 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add {C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:33 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add" C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_16.v 
# -- Compiling module CLA_16
# 
# Top level modules:
# 	CLA_16
# End time: 18:19:33 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add {C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:34 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add" C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_4.v 
# -- Compiling module CLA_4
# 
# Top level modules:
# 	CLA_4
# End time: 18:19:34 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src {C:/QueensU/ELEC374/ELEC374-CPU/src/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:34 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src" C:/QueensU/ELEC374/ELEC374-CPU/src/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:19:34 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/registers {C:/QueensU/ELEC374/ELEC374-CPU/src/registers/Register_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:34 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/registers" C:/QueensU/ELEC374/ELEC374-CPU/src/registers/Register_32.v 
# -- Compiling module Register_32
# 
# Top level modules:
# 	Register_32
# End time: 18:19:34 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/bus {C:/QueensU/ELEC374/ELEC374-CPU/src/bus/MDR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:34 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/bus" C:/QueensU/ELEC374/ELEC374-CPU/src/bus/MDR.v 
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# End time: 18:19:34 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/bus {C:/QueensU/ELEC374/ELEC374-CPU/src/bus/Bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:34 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/bus" C:/QueensU/ELEC374/ELEC374-CPU/src/bus/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 18:19:34 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/mul {C:/QueensU/ELEC374/ELEC374-CPU/src/alu/mul/Booth_Multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:34 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/mul" C:/QueensU/ELEC374/ELEC374-CPU/src/alu/mul/Booth_Multiplier.v 
# -- Compiling module Booth_Multiplier
# 
# Top level modules:
# 	Booth_Multiplier
# End time: 18:19:34 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/div {C:/QueensU/ELEC374/ELEC374-CPU/src/alu/div/NR_Division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:34 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu/div" C:/QueensU/ELEC374/ELEC374-CPU/src/alu/div/NR_Division.v 
# -- Compiling module NR_Division
# 
# Top level modules:
# 	NR_Division
# End time: 18:19:34 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu {C:/QueensU/ELEC374/ELEC374-CPU/src/alu/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:34 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/alu" C:/QueensU/ELEC374/ELEC374-CPU/src/alu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:19:34 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/testbenches {C:/QueensU/ELEC374/ELEC374-CPU/src/testbenches/ALU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:34 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QueensU/ELEC374/ELEC374-CPU/src/testbenches" C:/QueensU/ELEC374/ELEC374-CPU/src/testbenches/ALU_tb.v 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 18:19:35 on Feb 08,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 18:19:36 on Feb 08,2026
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.CLA_32
# Loading work.CLA_16
# Loading work.CLA_4
# Loading work.PFA
# Loading work.Booth_Multiplier
# Loading work.NR_Division
# ** Warning: (vsim-3017) C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_32.v(11): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/alu_tb/adder/low_16 File: C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_16.v
# ** Warning: (vsim-3722) C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_32.v(11): [TFMPC] - Missing connection for port 'GG16'.
# ** Warning: (vsim-3722) C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_32.v(11): [TFMPC] - Missing connection for port 'PG16'.
# ** Warning: (vsim-3017) C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_32.v(20): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/alu_tb/adder/high_16 File: C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_16.v
# ** Warning: (vsim-3722) C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_32.v(20): [TFMPC] - Missing connection for port 'GG16'.
# ** Warning: (vsim-3722) C:/QueensU/ELEC374/ELEC374-CPU/src/alu/add/CLA_32.v(20): [TFMPC] - Missing connection for port 'PG16'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting ALU Tests:
# PASS: ADD 10 + 20 = 30
# PASS: SUB 50 - 20 = 30
# PASS: NEG -25 Correct
# PASS: AND Correct
# PASS: OR Correct
# PASS: NOT Correct
# PASS: MUL 100 * 100 = 10000
# PASS: DIV 100 / 4 = 25 r0
# PASS: SHL 1 << 4 = 16
# PASS: SHR 16 >> 2 = 4
# PASS: ROL Correct
# PASS: ROR Correct
# ALU Logic, Arithmetic & Shift Tests Complete.
# ** Note: $stop    : C:/QueensU/ELEC374/ELEC374-CPU/src/testbenches/ALU_tb.v(125)
#    Time: 300 ns  Iteration: 0  Instance: /ALU_tb
# Break in Module ALU_tb at C:/QueensU/ELEC374/ELEC374-CPU/src/testbenches/ALU_tb.v line 125
# End time: 18:19:50 on Feb 08,2026, Elapsed time: 0:00:14
# Errors: 0, Warnings: 6
