
*** Running vivado
    with args -log system_axi_ahblite_bridge_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_ahblite_bridge_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_axi_ahblite_bridge_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/cycle_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/sevenseg_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_axi_ahblite_bridge_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 763.820 ; gain = 176.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_ahblite_bridge_0_0' [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_0_0/synth/system_axi_ahblite_bridge_0_0.vhd:112]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: system_axi_ahblite_bridge_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_ahblite_bridge' declared at 'e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:3634' bound to instance 'U0' of component 'axi_ahblite_bridge' [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_0_0/synth/system_axi_ahblite_bridge_0_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_ahblite_bridge' [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:3729]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: system_axi_ahblite_bridge_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb_skid_buf' [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:535]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:566]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:570]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:571]
INFO: [Synth 8-256] done synthesizing module 'ahb_skid_buf' (1#1) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:535]
INFO: [Synth 8-638] synthesizing module 'axi_slv_if' [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:1178]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_wlast_reg was removed.  [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:1780]
INFO: [Synth 8-4471] merging register 'ahb_wr_request_reg' into 'AWREADY_i_reg' [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2051]
INFO: [Synth 8-4471] merging register 'ahb_rd_request_reg' into 'ARREADY_i_reg' [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2050]
WARNING: [Synth 8-6014] Unused sequential element ahb_rd_request_reg was removed.  [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2050]
WARNING: [Synth 8-6014] Unused sequential element ahb_wr_request_reg was removed.  [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2051]
INFO: [Synth 8-256] done synthesizing module 'axi_slv_if' (2#1) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'ahb_mstr_if' [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2220]
	Parameter C_M_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahb_mstr_if' (3#1) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2220]
INFO: [Synth 8-638] synthesizing module 'time_out' [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:314]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'time_out' (4#1) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'axi_ahblite_bridge' (5#1) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:3729]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ahblite_bridge_0_0' (6#1) [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_0_0/synth/system_axi_ahblite_bridge_0_0.vhd:112]
WARNING: [Synth 8-3331] design time_out has unconnected port S_AXI_ACLK
WARNING: [Synth 8-3331] design time_out has unconnected port S_AXI_ARESETN
WARNING: [Synth 8-3331] design time_out has unconnected port M_AHB_HREADY
WARNING: [Synth 8-3331] design time_out has unconnected port load_cntr
WARNING: [Synth 8-3331] design time_out has unconnected port cntr_enable
WARNING: [Synth 8-3331] design ahb_mstr_if has unconnected port axi_prot[1]
WARNING: [Synth 8-3331] design ahb_mstr_if has unconnected port axi_cache[1]
WARNING: [Synth 8-3331] design axi_slv_if has unconnected port timeout_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 831.781 ; gain = 244.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 831.781 ; gain = 244.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 831.781 ; gain = 244.180
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_0_0/system_axi_ahblite_bridge_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_0_0/system_axi_ahblite_bridge_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/vivado_projects/project_final/project_final.runs/system_axi_ahblite_bridge_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado_projects/project_final/project_final.runs/system_axi_ahblite_bridge_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 958.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 969.730 ; gain = 11.176
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 969.730 ; gain = 382.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 969.730 ; gain = 382.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/vivado_projects/project_final/project_final.runs/system_axi_ahblite_bridge_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 969.730 ; gain = 382.129
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_write_cs_reg' in module 'axi_slv_if'
INFO: [Synth 8-802] inferred FSM for state register 'axi_read_cs_reg' in module 'axi_slv_if'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/vivado_projects/project_final/project_final.srcs/sources_1/bd/system/ipshared/c8f4/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2823]
INFO: [Synth 8-802] inferred FSM for state register 'ahb_wr_rd_cs_reg' in module 'ahb_mstr_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             axi_rd_idle |                              000 |                              000
           axi_read_last |                              001 |                              001
             axi_reading |                              010 |                              010
                 rd_resp |                              011 |                              100
         axi_wait_rready |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_read_cs_reg' using encoding 'sequential' in module 'axi_slv_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             axi_wr_idle |                              000 |                              000
        axi_wvalids_wait |                              001 |                              010
             axi_writing |                              010 |                              001
        axi_wr_resp_wait |                              011 |                              101
          axi_write_last |                              100 |                              100
             axi_wr_resp |                              101 |                              110
         axi_wvalid_wait |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_write_cs_reg' using encoding 'sequential' in module 'axi_slv_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ahb_idle |                             0000 |                             0000
             ahb_wr_addr |                             0001 |                             0110
           ahb_wr_single |                             0010 |                             0111
             ahb_wr_incr |                             0011 |                             1001
           ahb_last_wait |                             0100 |                             1101
          ahb_onekb_last |                             0101 |                             1100
                ahb_last |                             0110 |                             1110
           ahb_last_addr |                             0111 |                             1011
             ahb_wr_wait |                             1000 |                             1000
           ahb_incr_addr |                             1001 |                             1010
           ahb_rd_single |                             1010 |                             0010
             ahb_rd_addr |                             1011 |                             0001
             ahb_rd_last |                             1100 |                             0100
        ahb_rd_data_incr |                             1101 |                             0011
             ahb_rd_wait |                             1110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ahb_wr_rd_cs_reg' using encoding 'sequential' in module 'ahb_mstr_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 969.730 ; gain = 382.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  15 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  27 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 45    
	   5 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ahb_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_slv_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 7     
Module ahb_mstr_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	  15 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_slv_if has unconnected port timeout_i
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\VALID_READY_SKID/sig_stop_request_reg )
INFO: [Synth 8-3886] merging instance 'U0/VALID_READY_SKID/sig_user_skid_reg_reg[0]' (FDRE) to 'U0/VALID_READY_SKID/sig_resp_skid_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\VALID_READY_SKID/sig_resp_skid_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_MSTR_IF_MODULE/HPROT_i_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 969.730 ; gain = 382.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 969.730 ; gain = 382.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 969.730 ; gain = 382.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 974.246 ; gain = 386.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 979.043 ; gain = 391.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 979.043 ; gain = 391.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 979.043 ; gain = 391.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 979.043 ; gain = 391.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 979.043 ; gain = 391.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 979.043 ; gain = 391.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT1   |     2|
|3     |LUT2   |    38|
|4     |LUT3   |   112|
|5     |LUT4   |    30|
|6     |LUT5   |    41|
|7     |LUT6   |   132|
|8     |FDRE   |   371|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |   741|
|2     |  U0                   |axi_ahblite_bridge |   741|
|3     |    AHB_MSTR_IF_MODULE |ahb_mstr_if        |   213|
|4     |    AXI_SLV_IF_MODULE  |axi_slv_if         |   380|
|5     |    VALID_READY_SKID   |ahb_skid_buf       |   148|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 979.043 ; gain = 391.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 979.043 ; gain = 253.492
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 979.043 ; gain = 391.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 995.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 995.113 ; gain = 679.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 995.113 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_projects/project_final/project_final.runs/system_axi_ahblite_bridge_0_0_synth_1/system_axi_ahblite_bridge_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_ahblite_bridge_0_0, cache-ID = 14787bd5b0c21694
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 995.113 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_projects/project_final/project_final.runs/system_axi_ahblite_bridge_0_0_synth_1/system_axi_ahblite_bridge_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_ahblite_bridge_0_0_utilization_synth.rpt -pb system_axi_ahblite_bridge_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 00:04:35 2021...
