(S (NP (NP (ADJP (JJ Timing-abstract) (CC and) (JJ transaction-level)) (NN design)) (VP (VBG using) (NP (NNP TL-Verilog)))) (VP (VBP have) (VP (VBN shown) (NP (NP (JJ significant) (NN productivity) (NNS gains)) (PP (IN for) (NP (JJ logic) (NN design)))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBD explored) (NP (NP (DT the) (JJ natural) (NN extension)) (PP (IN of) (NP (JJ transaction-level) (NN design) (NN methodology))) (PP (IN into) (NP (JJ formal) (NN verification))))) (. .))
(S (NP (NNP WARP-V)) (VP (VBZ is) (NP (NP (DT a) (NNP CPU) (NN core) (NN generator)) (VP (VBN written) (PP (IN in) (NP (NNP TL-Verilog)))))) (. .))
(S (NP (NP (PRP$ Our) (JJ primary) (NN verification) (NN vehicle)) (PP (IN for) (NP (NNP WARP-V)))) (VP (VBD was) (NP (NP (DT a) (JJ formal) (NN verification) (NN framework)) (PP (IN for) (NP (NNP RISC-V))) (, ,) (VP (VBD called) (S (NP (NN riscv-formal)))))) (. .))
(S (NP (NP (DT The) (ADJP (JJ timing-abstract) (CC and) (JJ transaction-level)) (NN logic) (VBG modeling) (NNS techniques)) (PP (IN of) (NP (NNP TL-Verilog)))) (VP (ADVP (RB greatly)) (VBD simplified) (NP (NP (DT the) (NN task)) (PP (IN of) (S (VP (VBG creating) (NP (NP (DT a) (NN harness)) (VP (VBG connecting) (NP (DT the) (JJ WARP-V) (NN model)) (PP (TO to) (NP (NP (DT the) (NN verification) (NN interface)) (PP (IN of) (NP (JJ riscv-formal)))))))))))) (. .))
(S (ADVP (RB Furthermore)) (, ,) (NP (DT the) (JJ same) (NN harness)) (VP (NNS works) (PP (IN across) (NP (NP (DT all) (NNP RISC-V) (NNS configurations)) (PP (IN of) (NP (NNP WARP-V)))))) (. .))
