{
  "Top": "GOST_Encrypt_SR",
  "RtlTop": "GOST_Encrypt_SR",
  "RtlPrefix": "",
  "RtlSubPrefix": "GOST_Encrypt_SR_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Data": {
      "index": "0",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Data_i",
          "name": "Data_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "Data_o",
          "name": "Data_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Data_o_ap_vld",
          "name": "Data_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "Size": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Mode": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "Mode",
          "name": "Mode",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Data_out": {
      "index": "3",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Data_out",
          "name": "Data_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Data_out_ap_vld",
          "name": "Data_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top GOST_Encrypt_SR -name GOST_Encrypt_SR"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "GOST_Encrypt_SR"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "GOST_Encrypt_SR",
    "Version": "1.0",
    "DisplayName": "Gost_encrypt_sr",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_GOST_Encrypt_SR_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/magma.cpp"],
    "Vhdl": [
      "impl\/vhdl\/GOST_Encrypt_SR_control_s_axi.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_CTRL_s_axi.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Crypt_Step.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_1.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_7.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_67_2.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_77_3.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_79_1_VITIS_LOOP_81_2.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_91_3.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_92_1.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_100_3.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_106_1.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_106_1_GOST_Key.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_107_4.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_121_4.vhd",
      "impl\/vhdl\/xor_crypt.vhd",
      "impl\/vhdl\/xor_crypt_control_s_axi.vhd",
      "impl\/vhdl\/xor_crypt_CTRL_s_axi.vhd",
      "impl\/vhdl\/GOST_Encrypt_SR.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/GOST_Encrypt_SR_control_s_axi.v",
      "impl\/verilog\/GOST_Encrypt_SR_CTRL_s_axi.v",
      "impl\/verilog\/GOST_Encrypt_SR_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Crypt_Step.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.dat",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_1.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_7.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_67_2.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_77_3.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_79_1_VITIS_LOOP_81_2.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_91_3.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_92_1.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_100_3.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_106_1.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_106_1_GOST_Key.dat",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_106_1_GOST_Key.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_107_4.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3.v",
      "impl\/verilog\/GOST_Encrypt_SR_GOST_Encrypt_SR_Pipeline_VITIS_LOOP_121_4.v",
      "impl\/verilog\/implsyn.bat",
      "impl\/verilog\/xor_crypt.v",
      "impl\/verilog\/xor_crypt_control_s_axi.v",
      "impl\/verilog\/xor_crypt_CTRL_s_axi.v",
      "impl\/verilog\/GOST_Encrypt_SR.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/GOST_Encrypt_SR_v1_0\/data\/GOST_Encrypt_SR.mdd",
      "impl\/misc\/drivers\/GOST_Encrypt_SR_v1_0\/data\/GOST_Encrypt_SR.tcl",
      "impl\/misc\/drivers\/GOST_Encrypt_SR_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/GOST_Encrypt_SR_v1_0\/src\/xgost_encrypt_sr.c",
      "impl\/misc\/drivers\/GOST_Encrypt_SR_v1_0\/src\/xgost_encrypt_sr.h",
      "impl\/misc\/drivers\/GOST_Encrypt_SR_v1_0\/src\/xgost_encrypt_sr_hw.h",
      "impl\/misc\/drivers\/GOST_Encrypt_SR_v1_0\/src\/xgost_encrypt_sr_linux.c",
      "impl\/misc\/drivers\/GOST_Encrypt_SR_v1_0\/src\/xgost_encrypt_sr_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/GOST_Encrypt_SR.protoinst",
      ".debug\/xor_crypt.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "Size",
          "access": "W",
          "description": "Data signal of Size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Size",
              "access": "W",
              "description": "Bit 31 to 0 of Size"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "Size"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "Data_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"Data_i": "DATA"},
      "ports": ["Data_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Data"
        }]
    },
    "Data_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"Data_o": "DATA"},
      "ports": ["Data_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Data"
        }]
    },
    "Mode": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"Mode": "DATA"},
      "ports": ["Mode"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Mode"
        }]
    },
    "Data_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"Data_out": "DATA"},
      "ports": ["Data_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Data_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "Data_i": {
      "dir": "in",
      "width": "8"
    },
    "Data_o": {
      "dir": "out",
      "width": "8"
    },
    "Data_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "Mode": {
      "dir": "in",
      "width": "1"
    },
    "Data_out": {
      "dir": "out",
      "width": "8"
    },
    "Data_out_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "GOST_Encrypt_SR",
      "Instances": [{
          "ModuleName": "GOST_Crypt_Step",
          "InstanceName": "grp_GOST_Crypt_Step_fu_217"
        }]
    },
    "Info": {
      "GOST_Crypt_Step": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GOST_Encrypt_SR": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "GOST_Crypt_Step": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.874"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "164",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "277",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "GOST_Encrypt_SR": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.384"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_186_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "VITIS_LOOP_186_1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_186_1.2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              }
            ]
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "671",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1828",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-07-02 14:37:30 +0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
