// Seed: 1635179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  logic [7:0] id_6 = id_6[1];
  tri1 id_7 = 1;
  wire id_8 = id_2;
  wire id_9;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    input  wire id_2,
    input  wire id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_7 = 0;
endmodule
