

================================================================
== Vitis HLS Report for 'pilot_insertion_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'
================================================================
* Date:           Mon Dec  5 17:16:47 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.650 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_2_VITIS_LOOP_64_3  |        ?|        ?|        13|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 16 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_2 = alloca i32 1"   --->   Operation 18 'alloca' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_3 = alloca i32 1"   --->   Operation 19 'alloca' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 20 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32 1"   --->   Operation 21 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pilot_width_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pilot_width_3_reload"   --->   Operation 36 'read' 'pilot_width_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bound_read = read i38 @_ssdm_op_Read.ap_auto.i38, i38 %bound"   --->   Operation 37 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_Val2_1"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_Val2_s"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_Val2_3"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_Val2_2"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i38 0, i38 %indvar_flatten"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %t"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i38 %indvar_flatten" [../pilot_insertion.cpp:63]   --->   Operation 45 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.08ns)   --->   "%icmp_ln63 = icmp_eq  i38 %indvar_flatten_load, i38 %bound_read" [../pilot_insertion.cpp:63]   --->   Operation 47 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.02ns)   --->   "%add_ln63 = add i38 %indvar_flatten_load, i38 1" [../pilot_insertion.cpp:63]   --->   Operation 48 'add' 'add_ln63' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.split17, void %._crit_edge.loopexit.exitStub" [../pilot_insertion.cpp:63]   --->   Operation 49 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%t_load = load i7 %t" [../pilot_insertion.cpp:64]   --->   Operation 50 'load' 't_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.81ns)   --->   "%icmp_ln64 = icmp_eq  i7 %t_load, i7 64" [../pilot_insertion.cpp:64]   --->   Operation 51 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.36ns)   --->   "%select_ln14 = select i1 %icmp_ln64, i7 0, i7 %t_load" [../pilot_insertion.cpp:14]   --->   Operation 52 'select' 'select_ln14' <Predicate = (!icmp_ln63)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%t_cast = zext i7 %select_ln14" [../pilot_insertion.cpp:14]   --->   Operation 53 'zext' 't_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 54 [12/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 54 'srem' 'srem_ln65' <Predicate = (!icmp_ln63)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.77ns)   --->   "%t_3 = add i7 %select_ln14, i7 1" [../pilot_insertion.cpp:64]   --->   Operation 55 'add' 't_3' <Predicate = (!icmp_ln63)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln63 = store i38 %add_ln63, i38 %indvar_flatten" [../pilot_insertion.cpp:63]   --->   Operation 56 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln64 = store i7 %t_3, i7 %t" [../pilot_insertion.cpp:64]   --->   Operation 57 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 59 [11/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 59 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 60 [10/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 60 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 61 [9/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 61 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 62 [8/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 62 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 63 [7/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 63 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 64 [6/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 64 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 65 [5/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 65 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 66 [4/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 66 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 67 [3/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 67 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.45>
ST_12 : Operation 68 [2/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 68 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.30>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_2_VITIS_LOOP_64_3_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../pilot_insertion.cpp:14]   --->   Operation 71 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/12] (1.45ns)   --->   "%srem_ln65 = srem i32 %t_cast, i32 %pilot_width_3_reload_read" [../pilot_insertion.cpp:65]   --->   Operation 72 'srem' 'srem_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i8 %srem_ln65" [../pilot_insertion.cpp:65]   --->   Operation 73 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.84ns)   --->   "%icmp_ln65 = icmp_eq  i8 %trunc_ln65, i8 0" [../pilot_insertion.cpp:65]   --->   Operation 74 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %_ZNK13ap_fixed_baseILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit76, void" [../pilot_insertion.cpp:65]   --->   Operation 75 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.64>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_2_load = load i32 %p_Val2_2"   --->   Operation 76 'load' 'p_Val2_2_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_3_load = load i32 %p_Val2_3"   --->   Operation 77 'load' 'p_Val2_3_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 78 'read' 'empty' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = extractvalue i84 %empty"   --->   Operation 79 'extractvalue' 'tmp' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp, i32 32, i32 53"   --->   Operation 80 'partselect' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %tmp_s, i15 0"   --->   Operation 81 'bitconcatenate' 't_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i37 %t_1"   --->   Operation 82 'sext' 'sext_ln1201' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (3.45ns)   --->   "%mul_ln1201 = mul i75 %sext_ln1201, i75 173848915852"   --->   Operation 83 'mul' 'mul_ln1201' <Predicate = (!icmp_ln65)> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (1.16ns)   --->   "%sub_ln1201 = sub i75 0, i75 %mul_ln1201"   --->   Operation 84 'sub' 'sub_ln1201' <Predicate = (!icmp_ln65)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp, i32 53"   --->   Operation 85 'bitselect' 'tmp_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i21 @_ssdm_op_PartSelect.i21.i75.i32.i32, i75 %sub_ln1201, i32 54, i32 74"   --->   Operation 86 'partselect' 'tmp_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i21 @_ssdm_op_PartSelect.i21.i75.i32.i32, i75 %mul_ln1201, i32 54, i32 74"   --->   Operation 87 'partselect' 'tmp_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.35ns)   --->   "%select_ln1201 = select i1 %tmp_2, i21 %tmp_3, i21 %tmp_4"   --->   Operation 88 'select' 'select_ln1201' <Predicate = (!icmp_ln65)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1201_1 = sext i21 %select_ln1201"   --->   Operation 89 'sext' 'sext_ln1201_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.90ns)   --->   "%sub_ln1201_1 = sub i22 0, i22 %sext_ln1201_1"   --->   Operation 90 'sub' 'sub_ln1201_1' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (0.34ns)   --->   "%select_ln1201_1 = select i1 %tmp_2, i22 %sub_ln1201_1, i22 %sext_ln1201_1"   --->   Operation 91 'select' 'select_ln1201_1' <Predicate = (!icmp_ln65)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln737 = trunc i64 %tmp"   --->   Operation 92 'trunc' 'trunc_ln737' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %trunc_ln737, i15 0"   --->   Operation 93 'bitconcatenate' 't_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1201_2 = sext i37 %t_2"   --->   Operation 94 'sext' 'sext_ln1201_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (3.45ns)   --->   "%mul_ln1201_1 = mul i75 %sext_ln1201_2, i75 173848915852"   --->   Operation 95 'mul' 'mul_ln1201_1' <Predicate = (!icmp_ln65)> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (1.16ns)   --->   "%sub_ln1201_2 = sub i75 0, i75 %mul_ln1201_1"   --->   Operation 96 'sub' 'sub_ln1201_2' <Predicate = (!icmp_ln65)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp, i32 21"   --->   Operation 97 'bitselect' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i21 @_ssdm_op_PartSelect.i21.i75.i32.i32, i75 %sub_ln1201_2, i32 54, i32 74"   --->   Operation 98 'partselect' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i21 @_ssdm_op_PartSelect.i21.i75.i32.i32, i75 %mul_ln1201_1, i32 54, i32 74"   --->   Operation 99 'partselect' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.35ns)   --->   "%select_ln1201_2 = select i1 %tmp_5, i21 %tmp_6, i21 %tmp_7"   --->   Operation 100 'select' 'select_ln1201_2' <Predicate = (!icmp_ln65)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1201_3 = sext i21 %select_ln1201_2"   --->   Operation 101 'sext' 'sext_ln1201_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.90ns)   --->   "%sub_ln1201_3 = sub i22 0, i22 %sext_ln1201_3"   --->   Operation 102 'sub' 'sub_ln1201_3' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.34ns)   --->   "%select_ln1201_3 = select i1 %tmp_5, i22 %sub_ln1201_3, i22 %sext_ln1201_3"   --->   Operation 103 'select' 'select_ln1201_3' <Predicate = (!icmp_ln65)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_3 = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_3_load, i22 %select_ln1201_1, i32 0, i32 21"   --->   Operation 104 'partset' 'p_Result_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_4 = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_2_load, i22 %select_ln1201_3, i32 0, i32 21"   --->   Operation 105 'partset' 'p_Result_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_3, i32 %p_Result_4"   --->   Operation 106 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_5, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 107 'write' 'write_ln304' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln414 = store i32 %p_Result_3, i32 %p_Val2_3"   --->   Operation 108 'store' 'store_ln414' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_14 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln414 = store i32 %p_Result_4, i32 %p_Val2_2"   --->   Operation 109 'store' 'store_ln414' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 111 'load' 'p_Val2_load' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i32 %p_Val2_1"   --->   Operation 112 'load' 'p_Val2_1_load' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_s = partset i32 @llvm.part.set.i32.i7, i32 %p_Val2_load, i7 1, i32 15, i32 21"   --->   Operation 113 'partset' 'p_Result_s' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i32 @llvm.part.set.i32.i7, i32 %p_Val2_1_load, i7 0, i32 15, i32 21"   --->   Operation 114 'partset' 'p_Result_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_s, i32 %p_Result_1"   --->   Operation 115 'bitconcatenate' 'p_Result_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_2, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 116 'write' 'write_ln304' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln70 = store i32 %p_Result_1, i32 %p_Val2_1" [../pilot_insertion.cpp:70]   --->   Operation 117 'store' 'store_ln70' <Predicate = (icmp_ln65)> <Delay = 0.42>
ST_14 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln70 = store i32 %p_Result_s, i32 %p_Val2_s" [../pilot_insertion.cpp:70]   --->   Operation 118 'store' 'store_ln70' <Predicate = (icmp_ln65)> <Delay = 0.42>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln70 = br void" [../pilot_insertion.cpp:70]   --->   Operation 119 'br' 'br_ln70' <Predicate = (icmp_ln65)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [22]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable '__Val2__' [39]  (0.427 ns)

 <State 2>: 2.63ns
The critical path consists of the following:
	'load' operation ('t_load', ../pilot_insertion.cpp:64) on local variable 't' [53]  (0 ns)
	'icmp' operation ('icmp_ln64', ../pilot_insertion.cpp:64) [55]  (0.817 ns)
	'select' operation ('select_ln14', ../pilot_insertion.cpp:14) [56]  (0.36 ns)
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 4>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 5>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 6>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 7>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 8>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 9>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 10>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 11>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 12>: 1.45ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)

 <State 13>: 2.3ns
The critical path consists of the following:
	'srem' operation ('srem_ln65', ../pilot_insertion.cpp:65) [60]  (1.45 ns)
	'icmp' operation ('icmp_ln65', ../pilot_insertion.cpp:65) [62]  (0.849 ns)

 <State 14>: 6.65ns
The critical path consists of the following:
	axis read operation ('empty') on port 'data_in_V_data_V' [67]  (0 ns)
	'mul' operation ('mul_ln1201') [72]  (3.46 ns)
	'sub' operation ('sub_ln1201') [73]  (1.17 ns)
	'select' operation ('select_ln1201') [77]  (0.352 ns)
	'sub' operation ('sub_ln1201_1') [79]  (0.904 ns)
	'select' operation ('select_ln1201_1') [80]  (0.342 ns)
	'store' operation ('store_ln414') of variable '__Result__' on local variable '__Val2__' [97]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
