--- 
# TinyTapeout project information
project:
  wokwi_id:    0
  source_files:
    - synth.v
  top_module:  "fraserbc_simon"

documentation: 
  author:       "Fraser Price"
  discord:      "frsr#5381"
  title:        "SIMON Cipher"
  description:  "Simon32/64 Encryption"
  how_it_works: ""
  how_to_test:  ""
  external_hw:  ""
  language:     "verilog" 
  doc_link:     ""
  clock_hz:     1000
  picture:      ""
  inputs:               # a description of what the inputs do
    - clock
    - shift
    - data_in[0]
    - data_in[1]
    - data_in[2]
    - data_in[3]
    - none
    - none
  outputs:
    - segment a         # a description of what the outputs do
    - segment b
    - segment c
    - segment d
    - segment e
    - segment f
    - segment g
    - none

