0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v,1683553851,verilog,,,,glbl;mul_n_bit;pipeline_stage;pipeline_stage__parameterized1;pipeline_stage__parameterized11;pipeline_stage__parameterized13;pipeline_stage__parameterized15;pipeline_stage__parameterized17;pipeline_stage__parameterized19;pipeline_stage__parameterized21;pipeline_stage__parameterized23;pipeline_stage__parameterized25;pipeline_stage__parameterized27;pipeline_stage__parameterized3;pipeline_stage__parameterized5;pipeline_stage__parameterized7;pipeline_stage__parameterized9;top,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd,1683553588,vhdl,,,,combinational_design_test,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/combinational_design.vhd,1683291378,vhdl,,,,combinational_design,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/improved_combinational_design.vhd,1683292677,vhdl,,,,improved_combinational_design,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/repetive_addition.vhd,1683310143,vhdl,,,,repetive_addition,,,,,,,,
