/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [4:0] _01_;
  reg [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_5z & in_data[55]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z & celloutsig_0_5z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z & celloutsig_1_1z[5]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z[2] & celloutsig_1_0z);
  assign celloutsig_0_3z = ~((in_data[95] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_2z = celloutsig_1_0z ^ in_data[104];
  assign celloutsig_1_19z = { in_data[156:153], celloutsig_1_4z } + { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 9'h000;
    else _00_ <= { in_data[72:70], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= celloutsig_1_1z[5:1];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_1_1z[7:0], celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[105:96] & { in_data[137:130], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[26:22], 1'h0, celloutsig_0_0z } != { in_data[94:91], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[189:184] != { celloutsig_1_2z, _01_ };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z } | { _00_[6:4], celloutsig_0_9z };
  assign celloutsig_1_7z = in_data[136:132] | { celloutsig_1_1z[6:4], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_9z = { _02_[8:5], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z } | { _01_[3], _01_, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_7z = | in_data[55:50];
  assign celloutsig_0_8z = | { celloutsig_0_6z, celloutsig_0_5z, in_data[55:50], celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[91] & in_data[73]) | (in_data[67] & in_data[26]));
  assign celloutsig_1_13z = ~((celloutsig_1_2z & celloutsig_1_8z) | (celloutsig_1_4z & celloutsig_1_9z[2]));
  assign celloutsig_1_18z = ~((celloutsig_1_6z & celloutsig_1_6z) | (celloutsig_1_9z[0] & celloutsig_1_7z[2]));
  assign celloutsig_0_4z = ~((celloutsig_0_3z & 1'h0) | (celloutsig_0_3z & celloutsig_0_0z));
  assign celloutsig_0_10z = ~((celloutsig_0_0z & celloutsig_0_9z) | (celloutsig_0_5z & celloutsig_0_7z));
  assign celloutsig_0_11z = ~((celloutsig_0_0z & in_data[22]) | (celloutsig_0_10z & celloutsig_0_0z));
  assign celloutsig_0_15z = ~((celloutsig_0_11z & 1'h0) | (celloutsig_0_7z & _00_[1]));
  assign celloutsig_1_0z = ~((in_data[185] & in_data[180]) | (in_data[123] & in_data[117]));
  assign { out_data[128], out_data[100:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
