
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   360125500                       # Number of ticks simulated
final_tick                                  360125500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                    816                       # Simulator instruction rate (inst/s)
host_op_rate                                      889                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 971162                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680428                       # Number of bytes of host memory used
host_seconds                                   370.82                       # Real time elapsed on the host
sim_insts                                      302470                       # Number of instructions simulated
sim_ops                                        329485                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           51648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          590912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             642560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       252736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          252736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             9233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3949                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3949                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          143416670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1640850204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1784266874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     143416670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        143416670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       701799789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            701799789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       701799789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         143416670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1640850204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2486066663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       10041                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8899                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8899                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 286272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  356352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  276928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  642624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               569536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5568                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4540                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              892                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     360110500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10041                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    376.392210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.596150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.529835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          429     28.81%     28.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          327     21.96%     50.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          164     11.01%     61.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          140      9.40%     71.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           85      5.71%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      2.08%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      1.34%     80.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.54%     81.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          270     18.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1489                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.154440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.895174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.652602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               8      3.09%      3.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             43     16.60%     19.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            57     22.01%     41.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            75     28.96%     70.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            54     20.85%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            10      3.86%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             5      1.93%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             2      0.77%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             2      0.77%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             1      0.39%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.655344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.372062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              192     74.13%     74.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      6.18%     80.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12      4.63%     84.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      8.11%     93.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      4.25%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      2.32%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           259                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     89504500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173373250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22365000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20009.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38759.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       794.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       768.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1784.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1581.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3318                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19013.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5683440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3005640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11895240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6086520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42064860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               592320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       117207390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3572160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              218381010                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            606.401255                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            266357500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       234500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      9293000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      81573500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    257064500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5012280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2645115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                20041980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16500420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             58051650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               635520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       103887630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         1283040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              236331075                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            656.245067                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            230624500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       370250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      3337000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     116639500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    227818750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   71584                       # Number of BP lookups
system.cpu.branchPred.condPredicted             55313                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4257                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                39103                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34774                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.929238                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5439                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                561                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1643                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1095                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       360125500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           720252                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              31168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         427566                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       71584                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              41856                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        628904                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8722                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  539                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           296                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          756                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    149459                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   392                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             666024                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.720731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.102604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   424199     63.69%     63.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   103253     15.50%     79.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38945      5.85%     85.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99627     14.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               666024                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.099387                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.593634                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    49748                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                457306                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    118397                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 36863                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3710                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31251                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   675                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 399113                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 14361                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3710                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    84846                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  224969                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          75117                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    118073                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                159309                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 382968                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6051                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 12366                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2319                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  43844                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  83451                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              389808                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1807151                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           445615                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330132                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    59676                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                403                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            401                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    107620                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               134060                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55813                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56970                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            29300                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     376743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 695                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    354091                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1327                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           47952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       135576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             24                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        666024                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.531649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.842530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              436479     65.54%     65.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              131774     19.79%     85.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               73146     10.98%     96.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22475      3.37%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2150      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          666024                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14870     17.81%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  61600     73.78%     91.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7009      8.40%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                169706     47.93%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   49      0.01%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               130634     36.89%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53686     15.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 354091                       # Type of FU issued
system.cpu.iq.rate                           0.491621                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       83486                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.235776                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1458980                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            425417                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       346518                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  39                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 437554                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      23                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45619                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        11889                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4628                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          247                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1224                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3710                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   27921                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 14582                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              377445                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                134060                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                55813                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                392                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    353                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 13995                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1171                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2587                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3758                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                349501                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                128693                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4590                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                       181801                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48440                       # Number of branches executed
system.cpu.iew.exec_stores                      53108                       # Number of stores executed
system.cpu.iew.exec_rate                     0.485248                       # Inst execution rate
system.cpu.iew.wb_sent                         346805                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        346534                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    217736                       # num instructions producing a value
system.cpu.iew.wb_consumers                    323945                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.481129                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.672139                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           42754                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             671                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3606                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       658683                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.500218                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.294691                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       517450     78.56%     78.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        76809     11.66%     90.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14520      2.20%     92.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21264      3.23%     95.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4221      0.64%     96.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15641      2.37%     98.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2165      0.33%     99.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1139      0.17%     99.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5474      0.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       658683                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302470                       # Number of instructions committed
system.cpu.commit.committedOps                 329485                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173356                       # Number of memory references committed
system.cpu.commit.loads                        122171                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45502                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290244                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156125     47.38%     47.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122171     37.08%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51169     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329485                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5474                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1024590                       # The number of ROB reads
system.cpu.rob.rob_writes                      751821                       # The number of ROB writes
system.cpu.timesIdled                             971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           54228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302470                       # Number of Instructions Simulated
system.cpu.committedOps                        329485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.381235                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.381235                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.419950                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.419950                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   362233                       # number of integer regfile reads
system.cpu.int_regfile_writes                  210690                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1423119                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   134073                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  181714                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    605                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              9217                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.974028                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              106713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.557782                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2917000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.974028                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            270185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           270185                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        68638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68638                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        37474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37474                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          302                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          302                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        106112                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           106112                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       106112                       # number of overall hits
system.cpu.dcache.overall_hits::total          106112                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        11537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11537                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        12222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12222                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        23759                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23759                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        23759                       # number of overall misses
system.cpu.dcache.overall_misses::total         23759                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    468197000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    468197000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    547619942                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    547619942                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1015816942                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1015816942                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1015816942                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1015816942                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          302                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          302                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       129871                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       129871                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       129871                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       129871                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.143898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.143898                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.245935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.245935                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.013201                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.013201                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.182943                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.182943                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.182943                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.182943                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40582.213747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40582.213747                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44806.082638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44806.082638                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        43000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        43000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42755.037754                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42755.037754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42755.037754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42755.037754                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        68940                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1065                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.732394                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         9217                       # number of writebacks
system.cpu.dcache.writebacks::total              9217                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4776                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         9750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9750                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        14526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        14526                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14526                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         6761                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6761                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2472                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2472                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9233                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    282946500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    282946500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    116250942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    116250942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    399197442                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    399197442                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    399197442                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    399197442                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.084328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.049742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.071094                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071094                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.071094                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071094                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41849.800325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41849.800325                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47027.080097                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47027.080097                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43235.940864                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43235.940864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43235.940864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43235.940864                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               428                       # number of replacements
system.cpu.icache.tags.tagsinuse           340.906097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              148516                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               807                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            184.034696                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   340.906097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.665832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.665832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            299715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           299715                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       148516                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          148516                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        148516                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           148516                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       148516                       # number of overall hits
system.cpu.icache.overall_hits::total          148516                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          938                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           938                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          938                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            938                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          938                       # number of overall misses
system.cpu.icache.overall_misses::total           938                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     55130991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55130991                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     55130991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55130991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     55130991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55130991                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       149454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       149454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       149454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       149454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       149454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       149454                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006276                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006276                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58775.043710                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58775.043710                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58775.043710                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58775.043710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58775.043710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58775.043710                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12716                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               145                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.696552                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          428                       # number of writebacks
system.cpu.icache.writebacks::total               428                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          130                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          130                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          808                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          808                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          808                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          808                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          808                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          808                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     49659492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49659492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     49659492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49659492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     49659492                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49659492                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005406                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005406                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005406                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005406                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61459.767327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61459.767327                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61459.767327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61459.767327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61459.767327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61459.767327                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         19686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         9648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          746                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    360125500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7521                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3949                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5696                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2519                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2519                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6714                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        27683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        79040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1180800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1259840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10041                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.074594                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.262748                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9292     92.54%     92.54% # Request fanout histogram
system.membus.snoop_fanout::1                     749      7.46%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               10041                       # Request fanout histogram
system.membus.reqLayer0.occupancy            59763500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4285474                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           47370482                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             13.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
