#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 10 10:00:45 2023
# Process ID: 32936
# Current directory: C:/Users/mered/School/final_project_ece385/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27488 C:\Users\mered\School\final_project_ece385\final_project\ece385_final_project.xpr
# Log file: C:/Users/mered/School/final_project_ece385/final_project/vivado.log
# Journal file: C:/Users/mered/School/final_project_ece385/final_project\vivado.jou
# Running On: Meredith-XPS, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 34014 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Users/mered/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Users/mered/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/mered/School/ece385_6.1' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Users/mered/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Users/mered/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Users/mered/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/mered/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/mered/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Users/mered/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/mered/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/mered/School/final_project_ece385/ip_repo/hdmi_text_controller_1_0'; using path 'C:/Users/mered/School/ip_repo/hdmi_text_controller_1_0' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/mered/School/final_project_ece385/hdmi_tx_1.0'; using path 'C:/Users/mered/School/hdmi_tx_1.0' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mered/School/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mered/School/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/mered/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/mered/School/ip_repo/hdmi_text_controller_1_0/hdmi_tx_1.0' will take precedence over the same IP in location c:/Users/mered/School/hdmi_tx_1.0
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2076.668 ; gain = 648.543
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_keycode
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/spi_usb' is ignored
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <mb_block> from block design file <C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/bd/mb_block/mb_block.bd>
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7.COE'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bg_rom
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7.COE} \
  CONFIG.Component_Name {bg_rom} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {172800} \
  CONFIG.Write_Width_A {4} \
] [get_ips bg_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bg_rom' to 'bg_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7.COE'
generate_target {instantiation_template} [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/bg_rom/bg_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bg_rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/bg_rom/bg_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bg_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bg_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bg_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bg_rom'...
generate_target: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 2502.551 ; gain = 8.648
catch { config_ip_cache -export [get_ips -all bg_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bg_rom
export_ip_user_files -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/bg_rom/bg_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/bg_rom/bg_rom.xci]
launch_runs bg_rom_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bg_rom
[Fri Nov 10 11:38:21 2023] Launched bg_rom_synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/bg_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/bg_rom/bg_rom.xci] -directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files -ipstatic_source_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/modelsim} {questa=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/questa} {riviera=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7_palette.sv C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7_example.sv}
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7_rom.sv
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/bd/mb_block/mb_block.bd}
reset_run mb_block_dlmb_v10_0_synth_1
reset_run mb_block_ilmb_v10_0_synth_1
reset_run mb_block_microblaze_0_0_synth_1
reset_run mb_block_clk_wiz_1_0_synth_1
reset_run mb_block_xbar_0_synth_1
reset_run mb_block_mdm_1_0_synth_1
reset_run mb_block_axi_uartlite_0_0_synth_1
reset_run mb_block_ilmb_bram_if_cntlr_0_synth_1
reset_run mb_block_microblaze_0_axi_intc_0_synth_1
reset_run mb_block_rst_clk_wiz_1_100M_0_synth_1
reset_run mb_block_dlmb_bram_if_cntlr_0_synth_1
reset_run mb_block_lmb_bram_0_synth_1
reset_run hdmi_tx_0_synth_1
reset_run clk_wiz_0_synth_1
reset_run mb_block_axi_timer_0_0_synth_1
reset_run mb_block_axi_gpio_1_0_synth_1
reset_run mb_block_axi_quad_spi_0_0_synth_1
reset_run mb_block_axi_gpio_2_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Users\mered\School\final_project_ece385\final_project\ece385_final_project.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
Verilog Output written to : c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_usb_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_usb_int .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_usb_keycode .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_usb_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi_usb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_axi_gpio_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_axi_gpio_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_axi_gpio_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_axi_quad_spi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_axi_timer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_clk_wiz_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_dlmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_ilmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_lmb_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_mdm_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_microblaze_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_axi_gpio_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_axi_gpio_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_ilmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_lmb_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_microblaze_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_mdm_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_axi_gpio_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_axi_quad_spi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_axi_timer_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_clk_wiz_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_dlmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_tx_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Fri Nov 10 11:40:58 2023] Launched mb_block_dlmb_v10_0_synth_1, mb_block_ilmb_v10_0_synth_1, mb_block_microblaze_0_0_synth_1, mb_block_clk_wiz_1_0_synth_1, mb_block_xbar_0_synth_1, mb_block_mdm_1_0_synth_1, mb_block_axi_uartlite_0_0_synth_1, mb_block_ilmb_bram_if_cntlr_0_synth_1, mb_block_microblaze_0_axi_intc_0_synth_1, mb_block_rst_clk_wiz_1_100M_0_synth_1, mb_block_dlmb_bram_if_cntlr_0_synth_1, mb_block_lmb_bram_0_synth_1, hdmi_tx_0_synth_1, clk_wiz_0_synth_1, mb_block_axi_timer_0_0_synth_1, mb_block_axi_gpio_1_0_synth_1, mb_block_axi_quad_spi_0_0_synth_1, mb_block_axi_gpio_2_0_synth_1, mb_block_axi_gpio_0_1_synth_1...
Run output will be captured here:
mb_block_dlmb_v10_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_dlmb_v10_0_synth_1/runme.log
mb_block_ilmb_v10_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_ilmb_v10_0_synth_1/runme.log
mb_block_microblaze_0_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_microblaze_0_0_synth_1/runme.log
mb_block_clk_wiz_1_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_clk_wiz_1_0_synth_1/runme.log
mb_block_xbar_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_xbar_0_synth_1/runme.log
mb_block_mdm_1_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_mdm_1_0_synth_1/runme.log
mb_block_axi_uartlite_0_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_axi_uartlite_0_0_synth_1/runme.log
mb_block_ilmb_bram_if_cntlr_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_ilmb_bram_if_cntlr_0_synth_1/runme.log
mb_block_microblaze_0_axi_intc_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_microblaze_0_axi_intc_0_synth_1/runme.log
mb_block_rst_clk_wiz_1_100M_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_rst_clk_wiz_1_100M_0_synth_1/runme.log
mb_block_dlmb_bram_if_cntlr_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_dlmb_bram_if_cntlr_0_synth_1/runme.log
mb_block_lmb_bram_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_lmb_bram_0_synth_1/runme.log
hdmi_tx_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/hdmi_tx_0_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/clk_wiz_0_synth_1/runme.log
mb_block_axi_timer_0_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_axi_timer_0_0_synth_1/runme.log
mb_block_axi_gpio_1_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_axi_gpio_1_0_synth_1/runme.log
mb_block_axi_quad_spi_0_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_axi_quad_spi_0_0_synth_1/runme.log
mb_block_axi_gpio_2_0_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_axi_gpio_2_0_synth_1/runme.log
mb_block_axi_gpio_0_1_synth_1: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/mb_block_axi_gpio_0_1_synth_1/runme.log
[Fri Nov 10 11:40:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2749.758 ; gain = 247.207
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 11:47:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/final_project_background_7/final_project_background_7_rom.sv] -no_script -reset -force -quiet
remove_files  C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/final_project_background_7/final_project_background_7_rom.sv
reset_run synth_1
launch_runs synth_1 -jobs 10
[Fri Nov 10 11:50:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
import_files -force -norecurse C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7_rom.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Fri Nov 10 13:32:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1

export_ip_user_files -of_objects  [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/final_project_background_7/final_project_background_7_rom.sv] -no_script -reset -force -quiet
remove_files  C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/final_project_background_7/final_project_background_7_rom.sv
export_ip_user_files -of_objects  [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/final_project_background_7/final_project_background_7_example.sv] -no_script -reset -force -quiet
remove_files  C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/final_project_background_7/final_project_background_7_example.sv
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/fpb_1/fpb_1.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/fpb_1/fpb_1.COE'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/fpb_1/fpb_1.COE} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {12288} \
  CONFIG.Write_Width_A {3} \
] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/fpb_1/fpb_1.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/fpb_1/fpb_1.COE'
generate_target {instantiation_template} [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Fri Nov 10 14:08:47 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files -ipstatic_source_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/modelsim} {questa=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/questa} {riviera=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/fpb_1/fpb_1_example.sv C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/fpb_1/fpb_1_palette.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/bg_rom/bg_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset bg_rom c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/bg_rom/bg_rom.xci
INFO: [Project 1-386] Moving file 'c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/bg_rom/bg_rom.xci' from fileset 'bg_rom' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7.COE] -no_script -reset -force -quiet
remove_files  c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/final_project_background_7/final_project_background_7.COE
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs synth_1 -jobs 10
[Fri Nov 10 14:13:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/final_project_background_7/final_project_background_7_palette.sv] -no_script -reset -force -quiet
remove_files  C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/final_project_background_7/final_project_background_7_palette.sv
reset_run synth_1
launch_runs synth_1 -jobs 10
[Fri Nov 10 14:16:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 14:17:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 14:18:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2849.949 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4988.367 ; gain = 2138.418
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'nolabel_line175/fpb_1_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 5112.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 408 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5656.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 5751.137 ; gain = 725.832
close_design
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name tetris_logo
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE} \
  CONFIG.Component_Name {tetris_logo} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {9600} \
  CONFIG.Write_Width_A {4} \
] [get_ips tetris_logo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'tetris_logo' to 'tetris_logo' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE'
generate_target {instantiation_template} [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tetris_logo'...
generate_target all [get_files  c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tetris_logo'...
catch { config_ip_cache -export [get_ips -all tetris_logo] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_logo
export_ip_user_files -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci]
launch_runs tetris_logo_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_logo
[Fri Nov 10 14:32:39 2023] Launched tetris_logo_synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/tetris_logo_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci] -directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files -ipstatic_source_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/modelsim} {questa=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/questa} {riviera=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo_example.sv C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo_palette.sv}
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 14:34:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Fri Nov 10 14:34:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 14:36:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 14:38:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 14:39:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 14:41:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 15:10:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 15:11:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run impl_1
update_compile_order -fileset sources_1
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 15:15:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 15:16:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 15:18:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE} \
  CONFIG.Write_Depth_A {4800} \
] [get_ips tetris_logo]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE'
generate_target all [get_files  c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tetris_logo'...
catch { config_ip_cache -export [get_ips -all tetris_logo] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_logo
export_ip_user_files -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci] -no_script -sync -force -quiet
reset_run tetris_logo_synth_1
launch_runs tetris_logo_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_logo
[Fri Nov 10 15:28:33 2023] Launched tetris_logo_synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/tetris_logo_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci] -directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files -ipstatic_source_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/modelsim} {questa=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/questa} {riviera=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_example.sv] -no_script -reset -force -quiet
remove_files  C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_example.sv
export_ip_user_files -of_objects  [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_palette.sv] -no_script -reset -force -quiet
remove_files  C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_palette.sv
import_files -force -norecurse C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo_palette.sv
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 15:38:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 15:39:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 15:41:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5766.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 15:52:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 15:53:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 15:56:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 15:58:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 15:59:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 16:01:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 16:03:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 16:04:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 16:06:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 16:07:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE} \
  CONFIG.Write_Width_A {3} \
] [get_ips tetris_logo]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE'
generate_target all [get_files  c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tetris_logo'...
catch { config_ip_cache -export [get_ips -all tetris_logo] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_logo
export_ip_user_files -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci] -no_script -sync -force -quiet
reset_run tetris_logo_synth_1
launch_runs tetris_logo_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_logo
[Fri Nov 10 16:22:03 2023] Launched tetris_logo_synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/tetris_logo_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci] -directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files -ipstatic_source_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/modelsim} {questa=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/questa} {riviera=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_palette.sv] -no_script -reset -force -quiet
remove_files  C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_palette.sv
import_files -force -norecurse C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo_palette.sv
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 16:23:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'nolabel_line175/fpb_1_rom_bg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.gen/sources_1/ip/tetris_logo/tetris_logo.dcp' for cell 'nolabel_line175/tetris_logo_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 5802.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 5843.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5847.129 ; gain = 51.707
close_design
close_project
open_project C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mered/School/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mered/School/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/mered/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/mered/School/ip_repo/hdmi_text_controller_1_0/hdmi_tx_1.0' will take precedence over the same IP in location c:/Users/mered/School/hdmi_tx_1.0
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo.COE} \
  CONFIG.Write_Width_A {4} \
] [get_ips tetris_logo]
generate_target all [get_files  C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'tetris_logo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tetris_logo'...
catch { config_ip_cache -export [get_ips -all tetris_logo] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_logo
export_ip_user_files -of_objects [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci] -no_script -sync -force -quiet
reset_run tetris_logo_synth_1
launch_runs tetris_logo_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_logo
[Fri Nov 10 16:26:43 2023] Launched tetris_logo_synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/tetris_logo_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_logo/tetris_logo.xci] -directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files -ipstatic_source_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/modelsim} {questa=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/questa} {riviera=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_palette.sv] -no_script -reset -force -quiet
remove_files  C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_palette.sv
import_files -force -norecurse C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_logo/tetris_logo_palette.sv
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 16:28:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 16:29:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 16:31:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 16:33:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Nov 10 16:35:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 16:37:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 16:40:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 16:41:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 16:44:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5884.562 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 16:52:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -jobs 10
[Fri Nov 10 16:53:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Fri Nov 10 16:53:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 16:56:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Fri Nov 10 16:59:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Nov 10 17:00:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 17:03:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 12:43:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 12:48:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 12:51:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5884.562 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_I/tetris_I.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/tetris_I/tetris_I.COE'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name tetris_I_rom
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_I/tetris_I.COE} \
  CONFIG.Component_Name {tetris_I_rom} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {1024} \
  CONFIG.Write_Width_A {4} \
] [get_ips tetris_I_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'tetris_I_rom' to 'tetris_I_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_I/tetris_I.COE' provided. It will be converted relative to IP Instance files '../../../../../../Image_to_COE-master/Image_to_COE-master/tetris_I/tetris_I.COE'
generate_target {instantiation_template} [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_I_rom/tetris_I_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tetris_I_rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_I_rom/tetris_I_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tetris_I_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tetris_I_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'tetris_I_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tetris_I_rom'...
catch { config_ip_cache -export [get_ips -all tetris_I_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_I_rom
export_ip_user_files -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_I_rom/tetris_I_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_I_rom/tetris_I_rom.xci]
launch_runs tetris_I_rom_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_I_rom
[Sat Nov 11 13:22:23 2023] Launched tetris_I_rom_synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/tetris_I_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_I_rom/tetris_I_rom.xci] -directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files -ipstatic_source_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/modelsim} {questa=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/questa} {riviera=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_hw_manager
import_files -norecurse C:/Users/mered/School/Image_to_COE-master/Image_to_COE-master/tetris_I/tetris_I_palette.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_I.sv w ]
add_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_I.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/fpb_1/fpb_1_example.sv:117]
[Sat Nov 11 13:54:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sat Nov 11 14:02:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 14:03:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 14:05:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5887.547 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_keycode
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <mb_block> from block design file <C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/bd/mb_block/mb_block.bd>
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 5893.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 423 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.909 . Memory (MB): peak = 5944.562 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.911 . Memory (MB): peak = 5944.562 ; gain = 0.000
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 5944.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6015.133 ; gain = 121.984
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/bd/mb_block/mb_block.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: mb_usb_hdmi_top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/mered/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6230.066 ; gain = 56.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_1_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_1_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_2_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_gpio_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_2_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_gpio_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_1' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_1' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1600]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2924]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2924]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2649]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2649]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2649]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1600]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2690]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2836]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2836]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2882]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2882]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2907]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2907]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2907]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:2690]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1531]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1531]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1531]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1540]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1540]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1540]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1540]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1540]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1540]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1569]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1569]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1569]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1569]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1593]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_0' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_0' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
WARNING: [Synth 8-7071] port 'dout' of module 'mb_block_xlconcat_0_0' is unconnected for instance 'xlconcat_0' [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1593]
WARNING: [Synth 8-7023] instance 'xlconcat_0' of module 'mb_block_xlconcat_0_0' has 5 connections declared, but only 4 given [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:1593]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:113]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:113]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/divider.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/divider.sv:22]
INFO: [Synth 8-6157] synthesizing module 'fpb_1_example' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/fpb_1/fpb_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'tetris_logo' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/tetris_logo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tetris_logo' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/tetris_logo_stub.v:5]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (13) of module 'tetris_logo' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/fpb_1/fpb_1_example.sv:84]
INFO: [Synth 8-6157] synthesizing module 'tetris_I_rom' [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/tetris_I_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tetris_I_rom' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/.Xil/Vivado-32936-Meredith-XPS/realtime/tetris_I_rom_stub.v:5]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'tetris_I_rom' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/fpb_1/fpb_1_example.sv:91]
INFO: [Synth 8-6157] synthesizing module 'fpb_1_palette' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/fpb_1/fpb_1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fpb_1_palette' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/fpb_1/fpb_1_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tetris_logo_palette' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tetris_logo_palette' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tetris_I_palette' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_I/tetris_I_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tetris_I_palette' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_I/tetris_I_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fpb_1_example' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/fpb_1/fpb_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tetris_I' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_I.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'tetris_I' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_I.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:24]
WARNING: [Synth 8-3848] Net BlockX in module/entity tetris_I does not have driver. [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_I.sv:26]
WARNING: [Synth 8-7129] Port BlockX[9] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[8] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[7] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[6] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[5] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[4] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[3] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[2] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[1] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[0] in module tetris_I is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[9] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[8] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[7] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[6] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[5] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[4] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[3] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[2] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[1] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockX[0] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[9] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[8] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[7] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[6] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[5] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[4] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[3] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[2] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[1] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BlockY[0] in module fpb_1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 6331.828 ; gain = 158.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 6349.754 ; gain = 176.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 6349.754 ; gain = 176.441
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'nolabel_line180/fpb_1_rom_bg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.gen/sources_1/ip/tetris_logo/tetris_logo.dcp' for cell 'nolabel_line180/tetris_logo_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.gen/sources_1/ip/tetris_I_rom/tetris_I_rom.dcp' for cell 'nolabel_line180/tetris_I_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 6366.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance mb_block_i/clk_wiz_1/inst/clkin1_ibufg. Found overlapping instances within the shape: clk_wiz/inst/clkin1_ibufg and mb_block_i/clk_wiz_1/inst/clkin1_ibufg.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port Clk can not be placed on PACKAGE_PIN N15 because the PACKAGE_PIN is occupied by port Clk [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:7]
Finished Parsing XDC File [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mered/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 6407.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 6426.328 ; gain = 253.016
142 Infos, 140 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 6426.328 ; gain = 253.016
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 14:39:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 14:40:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 14:42:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_01.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_01.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_01.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Users/mered/Xilinx/Vivado/2022.2/data/embeddedsw) loading 2 seconds
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 14:57:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
close_hw_manager
launch_runs impl_1 -jobs 10
[Sat Nov 11 14:59:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 15:01:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_02.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_02.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_02.xsa
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 15:08:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 15:09:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 15:10:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 15:13:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_03.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_03.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_03.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 15:18:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 15:19:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 15:21:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_04.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_04.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_04.xsa
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 15:42:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 15:44:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 15:46:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -jobs 10
[Sat Nov 11 15:47:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Sat Nov 11 15:47:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sat Nov 11 15:47:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 15:49:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 15:51:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_05.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_05.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_05.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 15:58:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 15:59:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 16:00:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_06.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_06.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_06.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 16:06:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 16:08:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 16:09:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_07.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_07.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_07.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 16:21:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 16:22:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 16:24:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_08.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_08.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_08.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 16:40:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 16:41:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 16:43:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_09.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_09.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_09.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 16:50:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 16:51:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Sat Nov 11 16:51:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_10.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_10.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_10.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 17:00:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 17:01:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 17:02:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_11.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_11.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_11.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 17:10:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 17:11:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 17:12:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 6626.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.412 . Memory (MB): peak = 6626.887 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 6626.887 ; gain = 0.000
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/mered/School/final_project_ece385/final_project/ece385_6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 6626.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_12.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_12.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_12.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 17:21:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 17:21:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name tetris_board_ram
set_property -dict [list \
  CONFIG.Assume_Synchronous_Clk {true} \
  CONFIG.Component_Name {tetris_board_ram} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {200} \
  CONFIG.Write_Width_A {1} \
] [get_ips tetris_board_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'tetris_board_ram' to 'tetris_board_ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_board_ram/tetris_board_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tetris_board_ram'...
generate_target all [get_files  c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_board_ram/tetris_board_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tetris_board_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tetris_board_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'tetris_board_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tetris_board_ram'...
catch { config_ip_cache -export [get_ips -all tetris_board_ram] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_board_ram
export_ip_user_files -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_board_ram/tetris_board_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_board_ram/tetris_board_ram.xci]
launch_runs tetris_board_ram_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_board_ram
[Sat Nov 11 17:26:31 2023] Launched tetris_board_ram_synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/tetris_board_ram_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_board_ram/tetris_board_ram.xci] -directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files -ipstatic_source_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/modelsim} {questa=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/questa} {riviera=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 17:32:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 17:33:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
close [ open C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/fsm.sv w ]
add_files C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/fsm.sv
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 17:36:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 17:37:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 17:40:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_13.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_13.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_13.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 17:45:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 17:46:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 17:47:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
open_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_14.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_14.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_14.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 17:57:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 17:58:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 17:59:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_15.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_15.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_15.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 18:02:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 18:03:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 18:05:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_16.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_16.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_16.xsa
close_hw_manager
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Fill_Remaining_Memory_Locations {true} [get_ips tetris_board_ram]
generate_target all [get_files  c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_board_ram/tetris_board_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tetris_board_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tetris_board_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tetris_board_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'tetris_board_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tetris_board_ram'...
catch { config_ip_cache -export [get_ips -all tetris_board_ram] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_board_ram
export_ip_user_files -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_board_ram/tetris_board_ram.xci] -no_script -sync -force -quiet
reset_run tetris_board_ram_synth_1
launch_runs tetris_board_ram_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tetris_board_ram
[Sat Nov 11 18:20:37 2023] Launched tetris_board_ram_synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/tetris_board_ram_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/ip/tetris_board_ram/tetris_board_ram.xci] -directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files -ipstatic_source_dir C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/modelsim} {questa=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/questa} {riviera=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 19:49:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 19:51:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 19:54:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_17.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_17.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_17.xsa
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 19:59:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 20:00:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 20:02:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_18.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_18.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_18.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 20:06:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 20:07:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 20:09:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_19.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_19.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_19.xsa
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/ball.sv:76]
[Sat Nov 11 21:12:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/ball.sv:76]
[Sat Nov 11 21:14:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 21:15:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 21:16:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_20.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_20.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_20.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 21:44:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 21:45:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 21:47:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_21.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_21.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_21.xsa
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 22:04:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 22:05:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 22:06:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_22.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_22.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_22.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 22:11:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 22:12:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 22:13:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_23.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_23.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_23.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 22:46:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 22:47:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 22:49:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 22:50:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 22:51:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Nov 11 22:52:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 22:54:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 10
[Sat Nov 11 22:54:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 22:55:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Sat Nov 11 22:55:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 10
[Sat Nov 11 23:01:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Nov 11 23:01:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Sat Nov 11 23:01:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_24.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_24.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_24.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292301C8A
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
open_project C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mered/School/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mered/School/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/mered/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/mered/School/ip_repo/hdmi_text_controller_1_0/hdmi_tx_1.0' will take precedence over the same IP in location c:/Users/mered/School/hdmi_tx_1.0
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6804.168 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Nov 13 12:44:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Mon Nov 13 12:44:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_25.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_25.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_25.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Nov 13 12:54:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Mon Nov 13 12:54:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_26.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_26.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_26.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Nov 13 12:59:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Mon Nov 13 12:59:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_27.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_27.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_27.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Nov 13 13:09:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Mon Nov 13 13:09:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_28.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_28.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_28.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Nov 13 13:18:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Mon Nov 13 13:18:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_29.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_29.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_29.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Nov 13 13:23:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Mon Nov 13 13:23:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Nov 13 13:23:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Mon Nov 13 13:23:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_30.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_30.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_30.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Nov 13 13:31:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/synth_1/runme.log
[Mon Nov 13 13:31:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_31.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_31.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/mered/School/final_project_ece385/final_project/mb_usb_hdmi_top_final_31.xsa
