<option value="11">1.1 The Advantage of Binary Number Systems</option>
<option value="12">1.2 The Use of Binary in Digital Systems</option>
<option value="13">1.3 Logic Gates, Logic Family Terminology</option>
<option value="21">2.1 Boolean Algebra</option>
<option value="22">2.2 Karnaugh Maps</option>
<option value="23">2.3 Variable Entered Maps</option>
<option value="24">2.4 Realizing Logic Function with Gates</option>
<option value="25">2.5 Combinational Design Examples.</option>
<option value="31">3.1 Combinational Logic with Multiplexers</option>
<option value="32">3.2 Combinational Logic with Decoders</option>
<option value="33">3.3 Standard Logic Functions with MSI Circuits</option>
<option value="34">3.4 Design Problem Using MSI Circuits</option>
<option value="41">4.1 Flip Flops</option>
<option value="42">4.2 Counters</option>
<option value="43">4.3 Registers</option>
<option value="44">4.4 Flip Flops and its Applications</option>
<option value="51">5.1 The Need for State Machines</option>
<option value="52">5.2 The State Machine</option>
<option value="53">5.3 Basic Concepts in State Machine Analysis</option>
<option value="61">6.1 Sequential Counters</option>
<option value="62">6.2 State Changes Referenced to Clock</option>
<option value="63">6.3 Number of State Flip-Flops</option>
<option value="64">6.4 Input Forming Logic Output Forming Logic</option>
<option value="65">6.5 Generation of a State Diagram from a Timing Chart</option>
<option value="66">6.7 Redundant States</option>
<option value="67">6.8 General State Machine Architecture</option>
<option value="71">7.1 The Fundamental-Mode Model</option>
<option value="72">7.2 Problems of Asynchronous Circuits Basic Design Principles</option>
<option value="73">7.3 An Asynchronous Design Example</option>
<option value="81">8.1 Transistor-Transistor Logic(TTL)</option>
<option value="82">8.2 Emitter-Coupled Logic(ECL)</option>
<option value="83">8.3 MOSFET Logic</option>
<option value="84">8.4 TTL Gates</option>
<option value="91">9.1 Introduction to Programmable Logic Devices</option>
<option value="92">9.2 Read-Only Memory</option>
<option value="93">9.3 Programmable Logic Arrays (PLA)</option>
<option value="94">9.4 Programmable Array Logic (PAL)</option>
<option value="95">9.5 Combinational PLD-Based State Machines</option>
<option value="96">9.6 State Machines on a Chip</option>