Warning (10268): Verilog HDL information at time_test.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/time_test.sv Line: 15
