module TestTotal;

	// Inputs
	reg clk;
	reg rst;
	reg load;
	reg [3:0] Data_in;

	// Outputs
	wire [6:0] outDisplay;
	wire [3:0] OUTbinario;
	wire Q1;
	wire Q2;

	// Instantiate the Unit Under Test (UUT)
	ProyectoCOMPL uut (
		.clk(clk), 
		.rst(rst), 
		.load(load), 
		.Data_in(Data_in), 
		.outDisplay(outDisplay), 
		.OUTbinario(OUTbinario), 
		.Q1(Q1), 
		.Q2(Q2)
	);

	initial begin
		// Initialize Inputs
		clk = 0;
		rst = 0;
		load = 0;
		Data_in = 0;

		#20 rst=1;
		#20 rst=0;
		#20 Data_in = 4'b1010;
		#20 load = 1;
		#20 load = 0;
		
	end	
	initial
	
		forever
			#10 clk = ~clk;
    
endmodule
