Analysis & Synthesis report for test
Thu Apr  4 20:25:18 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "control_bcd:bcd|bcd:led_mo"
 14. Port Connectivity Checks: "control_bcd:bcd|bcd:led_d"
 15. Port Connectivity Checks: "control_bcd:bcd|bcd:led_h"
 16. Port Connectivity Checks: "control_bcd:bcd|bcd:led_mi"
 17. Port Connectivity Checks: "control_bcd:bcd|bcd:led_s"
 18. Port Connectivity Checks: "control_bcd:bcd"
 19. Port Connectivity Checks: "control_cnt:cnt|cnt_d:inst_cnt_d"
 20. Port Connectivity Checks: "control_cnt:cnt"
 21. Port Connectivity Checks: "pulse_1s:inst_pulse_1s"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr  4 20:25:18 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; test                                           ;
; Top-level Entity Name              ; control                                        ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 84                                             ;
;     Total combinational functions  ; 84                                             ;
;     Dedicated logic registers      ; 39                                             ;
; Total registers                    ; 39                                             ;
; Total pins                         ; 71                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; control            ; test               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                                                                               ; Library ;
+--------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; version_1.2/pulse_1s.v               ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/pulse_1s.v               ;         ;
; version_1.2/control_display_switch.v ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v ;         ;
; version_1.2/control_display_7seg.v   ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v   ;         ;
; version_1.2/control_cnt.v            ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v            ;         ;
; version_1.2/control_bcd.v            ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v            ;         ;
; version_1.2/control.v                ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v                ;         ;
; version_1.2/cnt_y_thousand_hundred.v ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v ;         ;
; version_1.2/cnt_y_ten_unit.v         ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v         ;         ;
; version_1.2/cnt_s.v                  ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v                  ;         ;
; version_1.2/cnt_mo.v                 ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v                 ;         ;
; version_1.2/cnt_mi.v                 ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v                 ;         ;
; version_1.2/cnt_h.v                  ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v                  ;         ;
; version_1.2/cnt_d.v                  ; yes             ; User Verilog HDL File  ; D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v                  ;         ;
+--------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 84        ;
;                                             ;           ;
; Total combinational functions               ; 84        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 31        ;
;     -- 3 input functions                    ; 2         ;
;     -- <=2 input functions                  ; 51        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 48        ;
;     -- arithmetic mode                      ; 36        ;
;                                             ;           ;
; Total registers                             ; 39        ;
;     -- Dedicated logic registers            ; 39        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 71        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 39        ;
; Total fan-out                               ; 438       ;
; Average fan-out                             ; 1.65      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Entity Name            ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+------------------------+--------------+
; |control                                        ; 84 (0)              ; 39 (0)                    ; 0           ; 0            ; 0       ; 0         ; 71   ; 0            ; |control                                                ; control                ; work         ;
;    |control_cnt:cnt|                            ; 11 (0)              ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|control_cnt:cnt                                ; control_cnt            ; work         ;
;       |cnt_s:inst_cnt_s|                        ; 11 (11)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|control_cnt:cnt|cnt_s:inst_cnt_s               ; cnt_s                  ; work         ;
;    |control_display_7seg:display|               ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|control_display_7seg:display                   ; control_display_7seg   ; work         ;
;       |bin_to_7seg:inst2|                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|control_display_7seg:display|bin_to_7seg:inst2 ; bin_to_7seg            ; work         ;
;       |bin_to_7seg:inst3|                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|control_display_7seg:display|bin_to_7seg:inst3 ; bin_to_7seg            ; work         ;
;    |control_display_switch:inst_display_switch| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|control_display_switch:inst_display_switch     ; control_display_switch ; work         ;
;    |pulse_1s:inst_pulse_1s|                     ; 51 (51)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|pulse_1s:inst_pulse_1s                         ; pulse_1s               ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+-----------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                       ; Reason for Removal ;
+-----------------------------------------------------------------------------------------------------+--------------------+
; control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred|y_thousand_hundred_counter[0..6] ; Lost fanout        ;
; control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit|y_ten_unit_counter[0..6]                         ; Lost fanout        ;
; control_cnt:cnt|cnt_mo:inst_cnt_mo|mo_counter[0..5]                                                 ; Lost fanout        ;
; control_cnt:cnt|cnt_d:inst_cnt_d|day_counter[0..5]                                                  ; Lost fanout        ;
; control_cnt:cnt|cnt_d:inst_cnt_d|day_total_in_mo[0..5]                                              ; Lost fanout        ;
; control_cnt:cnt|cnt_h:inst_cnt_h|hour_counter[0..5]                                                 ; Lost fanout        ;
; control_cnt:cnt|cnt_mi:inst_cnt_mi|minute_counter[0..5]                                             ; Lost fanout        ;
; Total Number of Removed Registers = 44                                                              ;                    ;
+-----------------------------------------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal ; Registers Removed due to This Register                                    ;
+--------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------+
; control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred|y_thousand_hundred_counter[0] ; Lost Fanouts       ; control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit|y_ten_unit_counter[6], ;
;                                                                                                  ;                    ; control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit|y_ten_unit_counter[5], ;
;                                                                                                  ;                    ; control_cnt:cnt|cnt_mo:inst_cnt_mo|mo_counter[3]                          ;
+--------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 39    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pulse_1s:inst_pulse_1s|pulse_1s        ; 6       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |control|control_display_switch:inst_display_switch|FPGA_led_56[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_bcd:bcd|bcd:led_mo"                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; cnt  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "cnt[6..6]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_bcd:bcd|bcd:led_d"                                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; cnt  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "cnt[6..6]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_bcd:bcd|bcd:led_h"                                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; cnt  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "cnt[6..6]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_bcd:bcd|bcd:led_mi"                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; cnt  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "cnt[6..6]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_bcd:bcd|bcd:led_s"                                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; cnt  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "cnt[6..6]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "control_bcd:bcd" ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; enable_s  ; Input ; Info     ; Stuck at VCC ;
; enable_mi ; Input ; Info     ; Stuck at GND ;
; enable_h  ; Input ; Info     ; Stuck at GND ;
; enable_d  ; Input ; Info     ; Stuck at GND ;
; enable_mo ; Input ; Info     ; Stuck at GND ;
; enable_y  ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_cnt:cnt|cnt_d:inst_cnt_d"                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; cnt_mo ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "cnt_mo[6..6]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "control_cnt:cnt"     ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; enable_cnt_s  ; Input ; Info     ; Stuck at VCC ;
; enable_cnt_mi ; Input ; Info     ; Stuck at GND ;
; enable_cnt_h  ; Input ; Info     ; Stuck at GND ;
; enable_cnt_d  ; Input ; Info     ; Stuck at GND ;
; enable_cnt_mo ; Input ; Info     ; Stuck at GND ;
; enable_cnt_y  ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "pulse_1s:inst_pulse_1s" ;
+-----------------+-------+----------+---------------+
; Port            ; Type  ; Severity ; Details       ;
+-----------------+-------+----------+---------------+
; enable_pulse_1s ; Input ; Info     ; Stuck at VCC  ;
+-----------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 39                          ;
;     CLR               ; 33                          ;
;     ENA CLR           ; 6                           ;
; cycloneiii_lcell_comb ; 86                          ;
;     arith             ; 36                          ;
;         2 data inputs ; 36                          ;
;     normal            ; 50                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 31                          ;
;                       ;                             ;
; Max LUT depth         ; 4.20                        ;
; Average LUT depth     ; 3.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Apr  4 20:25:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/pulse_1s.v
    Info (12023): Found entity 1: pulse_1s File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/pulse_1s.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/fsm_state_handler.v
    Info (12023): Found entity 1: fsm_state_handler File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_state_handler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/fsm_mode.v
    Info (12023): Found entity 1: fsm_mode File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/fsm.v
    Info (12023): Found entity 1: fsm File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/control_display_switch.v
    Info (12023): Found entity 1: control_display_switch File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file version_1.2/control_display_7seg.v
    Info (12023): Found entity 1: control_display_7seg File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v Line: 2
    Info (12023): Found entity 2: bin_to_7seg File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/control_cnt.v
    Info (12023): Found entity 1: control_cnt File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file version_1.2/control_bcd.v
    Info (12023): Found entity 1: control_bcd File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v Line: 2
    Info (12023): Found entity 2: bcd File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v Line: 69
Warning (10229): Verilog HDL Expression warning at control.v(24): truncated literal to match 1 bits File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 24
Warning (10229): Verilog HDL Expression warning at control.v(25): truncated literal to match 1 bits File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/control.v
    Info (12023): Found entity 1: control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/cnt_y_thousand_hundred.v
    Info (12023): Found entity 1: cnt_y_thousand_hundred File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/cnt_y_ten_unit.v
    Info (12023): Found entity 1: cnt_y_ten_unit File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/cnt_s.v
    Info (12023): Found entity 1: cnt_s File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/cnt_mo.v
    Info (12023): Found entity 1: cnt_mo File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/cnt_mi.v
    Info (12023): Found entity 1: cnt_mi File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/cnt_h.v
    Info (12023): Found entity 1: cnt_h File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/cnt_d.v
    Info (12023): Found entity 1: cnt_d File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/cnt_button_press.v
    Info (12023): Found entity 1: cnt_button_press File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_button_press.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/century_clock.v
    Info (12023): Found entity 1: century_clock File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/century_clock.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file version_1.2/button_detect.v
    Info (12023): Found entity 1: button_detect File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/button_detect.v Line: 1
Info (12127): Elaborating entity "control" for the top level hierarchy
Info (12128): Elaborating entity "pulse_1s" for hierarchy "pulse_1s:inst_pulse_1s" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 33
Info (12128): Elaborating entity "control_cnt" for hierarchy "control_cnt:cnt" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 64
Info (12128): Elaborating entity "cnt_s" for hierarchy "control_cnt:cnt|cnt_s:inst_cnt_s" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v Line: 27
Warning (10230): Verilog HDL assignment warning at cnt_s.v(16): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v Line: 16
Warning (10230): Verilog HDL assignment warning at cnt_s.v(20): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v Line: 20
Warning (10230): Verilog HDL assignment warning at cnt_s.v(23): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v Line: 23
Info (12128): Elaborating entity "cnt_mi" for hierarchy "control_cnt:cnt|cnt_mi:inst_cnt_mi" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v Line: 38
Warning (10230): Verilog HDL assignment warning at cnt_mi.v(16): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v Line: 16
Warning (10230): Verilog HDL assignment warning at cnt_mi.v(20): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v Line: 20
Warning (10230): Verilog HDL assignment warning at cnt_mi.v(23): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v Line: 23
Info (12128): Elaborating entity "cnt_h" for hierarchy "control_cnt:cnt|cnt_h:inst_cnt_h" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v Line: 49
Warning (10230): Verilog HDL assignment warning at cnt_h.v(18): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v Line: 18
Warning (10230): Verilog HDL assignment warning at cnt_h.v(22): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v Line: 22
Warning (10230): Verilog HDL assignment warning at cnt_h.v(25): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v Line: 25
Info (12128): Elaborating entity "cnt_d" for hierarchy "control_cnt:cnt|cnt_d:inst_cnt_d" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v Line: 62
Warning (10230): Verilog HDL assignment warning at cnt_d.v(37): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v Line: 37
Warning (10230): Verilog HDL assignment warning at cnt_d.v(41): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v Line: 41
Warning (10230): Verilog HDL assignment warning at cnt_d.v(44): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v Line: 44
Info (12128): Elaborating entity "cnt_mo" for hierarchy "control_cnt:cnt|cnt_mo:inst_cnt_mo" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v Line: 73
Warning (10230): Verilog HDL assignment warning at cnt_mo.v(18): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v Line: 18
Warning (10230): Verilog HDL assignment warning at cnt_mo.v(22): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v Line: 22
Warning (10230): Verilog HDL assignment warning at cnt_mo.v(25): truncated value with size 32 to match size of target (6) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v Line: 25
Info (12128): Elaborating entity "cnt_y_ten_unit" for hierarchy "control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v Line: 85
Warning (10230): Verilog HDL assignment warning at cnt_y_ten_unit.v(18): truncated value with size 32 to match size of target (7) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v Line: 18
Warning (10230): Verilog HDL assignment warning at cnt_y_ten_unit.v(23): truncated value with size 32 to match size of target (7) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v Line: 23
Warning (10230): Verilog HDL assignment warning at cnt_y_ten_unit.v(27): truncated value with size 32 to match size of target (7) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v Line: 27
Info (12128): Elaborating entity "cnt_y_thousand_hundred" for hierarchy "control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v Line: 94
Warning (10230): Verilog HDL assignment warning at cnt_y_thousand_hundred.v(16): truncated value with size 32 to match size of target (7) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v Line: 16
Warning (10230): Verilog HDL assignment warning at cnt_y_thousand_hundred.v(19): truncated value with size 32 to match size of target (7) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v Line: 19
Warning (10230): Verilog HDL assignment warning at cnt_y_thousand_hundred.v(22): truncated value with size 32 to match size of target (7) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v Line: 22
Info (12128): Elaborating entity "control_bcd" for hierarchy "control_bcd:bcd" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 94
Info (12128): Elaborating entity "bcd" for hierarchy "control_bcd:bcd|bcd:led_s" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v Line: 21
Warning (10230): Verilog HDL assignment warning at control_bcd.v(80): truncated value with size 32 to match size of target (4) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v Line: 80
Info (12128): Elaborating entity "control_display_switch" for hierarchy "control_display_switch:inst_display_switch" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 110
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(14): variable "led_h" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(15): variable "led_mi" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(16): variable "led_s" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(20): variable "led_d" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(21): variable "led_mo" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(22): variable "led_y_ten_unit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(23): variable "led_y_thousand_hundred" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 23
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(27): variable "led_h" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 27
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(28): variable "led_mi" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at control_display_switch.v(29): variable "led_s" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at control_display_switch.v(10): inferring latch(es) for variable "FPGA_led_78", which holds its previous value in one or more paths through the always construct File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 10
Info (10041): Inferred latch for "FPGA_led_78[0]" at control_display_switch.v(10) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 10
Info (10041): Inferred latch for "FPGA_led_78[1]" at control_display_switch.v(10) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 10
Info (10041): Inferred latch for "FPGA_led_78[2]" at control_display_switch.v(10) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 10
Info (10041): Inferred latch for "FPGA_led_78[3]" at control_display_switch.v(10) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 10
Info (10041): Inferred latch for "FPGA_led_78[4]" at control_display_switch.v(10) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 10
Info (10041): Inferred latch for "FPGA_led_78[5]" at control_display_switch.v(10) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 10
Info (10041): Inferred latch for "FPGA_led_78[6]" at control_display_switch.v(10) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 10
Info (10041): Inferred latch for "FPGA_led_78[7]" at control_display_switch.v(10) File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v Line: 10
Info (12128): Elaborating entity "control_display_7seg" for hierarchy "control_display_7seg:display" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 115
Info (12128): Elaborating entity "bin_to_7seg" for hierarchy "control_display_7seg:display|bin_to_7seg:inst0" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v Line: 6
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/pulse_1s.v Line: 6
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FPGA_led_1[0]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_1[1]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_1[2]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_1[3]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_1[4]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_1[5]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_1[6]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_2[0]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_2[1]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_2[2]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_2[3]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_2[4]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_2[5]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_2[6]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_3[0]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_3[1]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_3[2]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_3[3]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_3[4]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_3[5]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_3[6]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_4[0]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_4[1]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_4[2]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_4[3]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_4[4]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_4[5]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_4[6]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_7[0]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_7[1]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_7[2]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_7[3]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_7[4]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_7[5]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_7[6]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 9
    Warning (13410): Pin "FPGA_led_8[0]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 10
    Warning (13410): Pin "FPGA_led_8[1]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 10
    Warning (13410): Pin "FPGA_led_8[2]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 10
    Warning (13410): Pin "FPGA_led_8[3]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 10
    Warning (13410): Pin "FPGA_led_8[4]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 10
    Warning (13410): Pin "FPGA_led_8[5]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 10
    Warning (13410): Pin "FPGA_led_8[6]" is stuck at VCC File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/output_files/test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "increase_signal[0]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "increase_signal[1]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "increase_signal[2]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "increase_signal[3]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "increase_signal[4]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "increase_signal[5]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "decrease_signal[0]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "decrease_signal[1]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "decrease_signal[2]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "decrease_signal[3]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "decrease_signal[4]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
    Warning (15610): No output dependent on input pin "decrease_signal[5]" File: D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v Line: 6
Info (21057): Implemented 156 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 85 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Thu Apr  4 20:25:18 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/output_files/test.map.smsg.


