Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 22 16:34:02 2024
| Host         : DESKTOP-M601PBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_mp3_timing_summary_routed.rpt -pb top_mp3_timing_summary_routed.pb -rpx top_mp3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_mp3
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  342         
DPIR-1     Warning           Asynchronous driver check    4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (342)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1482)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (342)
--------------------------
 There are 299 register/latch pins with no clock driven by root clock pin: sys_clk_in (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: u_Divider/clkout_0_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1482)
---------------------------------------------------
 There are 1482 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1502          inf        0.000                      0                 1502           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1502 Endpoints
Min Delay          1502 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_BRAM_image_r_i_18/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.653ns  (logic 0.602ns (5.651%)  route 10.051ns (94.349%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDCE                         0.000     0.000 r  u_BRAM_image_r_i_18/C
    SLICE_X43Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_BRAM_image_r_i_18/Q
                         net (fo=30, routed)          1.745     2.201    u_top_vga/u_Pattern/u_BRAM_image_r_i_18
    SLICE_X54Y95         LUT2 (Prop_lut2_I1_O)        0.146     2.347 r  u_top_vga/u_Pattern/u_BRAM_image_r_i_14/O
                         net (fo=33, routed)          8.306    10.653    u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_BRAM_image_r_i_18/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.315ns  (logic 0.602ns (5.836%)  route 9.713ns (94.164%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDCE                         0.000     0.000 r  u_BRAM_image_r_i_18/C
    SLICE_X43Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_BRAM_image_r_i_18/Q
                         net (fo=30, routed)          1.745     2.201    u_top_vga/u_Pattern/u_BRAM_image_r_i_18
    SLICE_X54Y95         LUT2 (Prop_lut2_I1_O)        0.146     2.347 r  u_top_vga/u_Pattern/u_BRAM_image_r_i_14/O
                         net (fo=33, routed)          7.968    10.315    u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y12         RAMB36E1                                     r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_top_vga/u_VGA/hsync_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.250ns  (logic 1.587ns (15.483%)  route 8.663ns (84.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.916     4.379    u_top_btn_ctrl/u3_btn_single_deb/resetn
    SLICE_X52Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.503 f  u_top_btn_ctrl/u3_btn_single_deb/btn_sync_i_1/O
                         net (fo=246, routed)         5.747    10.250    u_top_vga/u_VGA/vsync_reg_0
    SLICE_X50Y96         FDCE                                         f  u_top_vga/u_VGA/hsync_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_top_vga/u_Pattern/image_in_range_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.089ns  (logic 1.587ns (15.730%)  route 8.502ns (84.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.916     4.379    u_top_btn_ctrl/u3_btn_single_deb/resetn
    SLICE_X52Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.503 f  u_top_btn_ctrl/u3_btn_single_deb/btn_sync_i_1/O
                         net (fo=246, routed)         5.586    10.089    u_top_vga/u_Pattern/b_reg[3]_1
    SLICE_X48Y97         FDCE                                         f  u_top_vga/u_Pattern/image_in_range_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_top_vga/u_VGA/x_cnt_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.089ns  (logic 1.587ns (15.730%)  route 8.502ns (84.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.916     4.379    u_top_btn_ctrl/u3_btn_single_deb/resetn
    SLICE_X52Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.503 f  u_top_btn_ctrl/u3_btn_single_deb/btn_sync_i_1/O
                         net (fo=246, routed)         5.586    10.089    u_top_vga/u_VGA/vsync_reg_0
    SLICE_X48Y97         FDCE                                         f  u_top_vga/u_VGA/x_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_top_vga/u_Pattern/play_pause_idx_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 1.587ns (15.874%)  route 8.411ns (84.126%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.916     4.379    u_top_btn_ctrl/u3_btn_single_deb/resetn
    SLICE_X52Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.503 f  u_top_btn_ctrl/u3_btn_single_deb/btn_sync_i_1/O
                         net (fo=246, routed)         5.494     9.998    u_top_vga/u_Pattern/b_reg[3]_1
    SLICE_X42Y98         FDCE                                         f  u_top_vga/u_Pattern/play_pause_idx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_top_vga/u_Pattern/play_pause_idx_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 1.587ns (15.874%)  route 8.411ns (84.126%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.916     4.379    u_top_btn_ctrl/u3_btn_single_deb/resetn
    SLICE_X52Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.503 f  u_top_btn_ctrl/u3_btn_single_deb/btn_sync_i_1/O
                         net (fo=246, routed)         5.494     9.998    u_top_vga/u_Pattern/b_reg[3]_1
    SLICE_X42Y98         FDCE                                         f  u_top_vga/u_Pattern/play_pause_idx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_top_vga/u_Pattern/play_pause_idx_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 1.587ns (15.874%)  route 8.411ns (84.126%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.916     4.379    u_top_btn_ctrl/u3_btn_single_deb/resetn
    SLICE_X52Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.503 f  u_top_btn_ctrl/u3_btn_single_deb/btn_sync_i_1/O
                         net (fo=246, routed)         5.494     9.998    u_top_vga/u_Pattern/b_reg[3]_1
    SLICE_X42Y98         FDCE                                         f  u_top_vga/u_Pattern/play_pause_idx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_top_vga/u_Pattern/play_pause_idx_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 1.587ns (15.874%)  route 8.411ns (84.126%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.916     4.379    u_top_btn_ctrl/u3_btn_single_deb/resetn
    SLICE_X52Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.503 f  u_top_btn_ctrl/u3_btn_single_deb/btn_sync_i_1/O
                         net (fo=246, routed)         5.494     9.998    u_top_vga/u_Pattern/b_reg[3]_1
    SLICE_X42Y98         FDCE                                         f  u_top_vga/u_Pattern/play_pause_idx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_BRAM_image_r_i_18/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.977ns  (logic 0.602ns (6.034%)  route 9.375ns (93.966%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDCE                         0.000     0.000 r  u_BRAM_image_r_i_18/C
    SLICE_X43Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_BRAM_image_r_i_18/Q
                         net (fo=30, routed)          1.745     2.201    u_top_vga/u_Pattern/u_BRAM_image_r_i_18
    SLICE_X54Y95         LUT2 (Prop_lut2_I1_O)        0.146     2.347 r  u_top_vga/u_Pattern/u_BRAM_image_r_i_14/O
                         net (fo=33, routed)          7.630     9.977    u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y13         RAMB36E1                                     r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_Pattern/u_BRAM_image_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.604%)  route 0.143ns (50.396%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE                         0.000     0.000 r  u_top_vga/u_Pattern/u_BRAM_image_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_vga/u_Pattern/u_BRAM_image_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=4, routed)           0.143     0.284    u_top_vga/u_Pattern/u_BRAM_image_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y122        FDRE                                         r  u_top_vga/u_Pattern/u_BRAM_image_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.128ns (44.947%)  route 0.157ns (55.053%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE                         0.000     0.000 r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.157     0.285    u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y113         FDRE                                         r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.352%)  route 0.151ns (51.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE                         0.000     0.000 r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.151     0.292    u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y113         FDRE                                         r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_Pattern/play_pause_idx_reg_rep_rep[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_Pattern/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.008%)  route 0.109ns (36.992%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE                         0.000     0.000 r  u_top_vga/u_Pattern/play_pause_idx_reg_rep_rep[6]/C
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_top_vga/u_Pattern/play_pause_idx_reg_rep_rep[6]/Q
                         net (fo=7, routed)           0.109     0.250    u_top_vga/u_Pattern/play_pause_idx_reg_rep_rep_n_0_[6]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  u_top_vga/u_Pattern/r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    u_top_vga/u_Pattern/r[1]_i_1_n_0
    SLICE_X41Y97         FDCE                                         r  u_top_vga/u_Pattern/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_Pattern/dot_in_range_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_Pattern/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE                         0.000     0.000 r  u_top_vga/u_Pattern/dot_in_range_reg/C
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_top_vga/u_Pattern/dot_in_range_reg/Q
                         net (fo=5, routed)           0.111     0.252    u_top_vga/u_Pattern/dot_in_range
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.297 r  u_top_vga/u_Pattern/b[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    u_top_vga/u_Pattern/b[2]_i_1_n_0
    SLICE_X46Y98         FDCE                                         r  u_top_vga/u_Pattern/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.164ns (52.253%)  route 0.150ns (47.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE                         0.000     0.000 r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=4, routed)           0.150     0.314    u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y113         FDRE                                         r  u_top_vga/u_Pattern/u_BRAM_image_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.164ns (52.190%)  route 0.150ns (47.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE                         0.000     0.000 r  u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.150     0.314    u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X13Y106        FDRE                                         r  u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.164ns (52.190%)  route 0.150ns (47.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE                         0.000     0.000 r  u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=4, routed)           0.150     0.314    u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X13Y106        FDRE                                         r  u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (52.020%)  route 0.151ns (47.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE                         0.000     0.000 r  u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.151     0.315    u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X13Y106        FDRE                                         r  u_top_vga/u_Pattern/u_BRAM_image_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_dac/u_pcm_rom/progress_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_dac/u_pcm_rom/progress_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE                         0.000     0.000 r  u_top_dac/u_pcm_rom/progress_cnt_reg[6]/C
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_dac/u_pcm_rom/progress_cnt_reg[6]/Q
                         net (fo=5, routed)           0.130     0.271    u_top_dac/u_pcm_rom/progress_cnt[6]
    SLICE_X48Y94         LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  u_top_dac/u_pcm_rom/progress_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.316    u_top_dac/u_pcm_rom/progress_cnt[7]_i_1_n_0
    SLICE_X48Y94         FDCE                                         r  u_top_dac/u_pcm_rom/progress_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





