
####################################################################################
# Generated by Vivado 2016.3 built on 'Mon Oct 10 19:07:27 MDT 2016' by 'xbuild'
# Command Used: write_xdc -no_fixed_only -force O:/mars/m_s_r_1_0/outputs/output/wave_gen_impl.xdc
####################################################################################


set_property LOC ILOGIC_X1Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y246 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y290 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y230 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y281 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y295 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y291 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y292 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y286 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y235 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y229 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y232 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y231 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq}]
set_property LOC ILOGIC_X1Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq}]
set_property PACKAGE_PIN B7 [get_ports {qdriip_q[11]}]
set_property PACKAGE_PIN D10 [get_ports {qdriip_q[5]}]
set_property PACKAGE_PIN L2 [get_ports {qdriip_q[0]}]
set_property PACKAGE_PIN G1 [get_ports {qdriip_q[7]}]
set_property PACKAGE_PIN J11 [get_ports {qdriip_q[13]}]
set_property PACKAGE_PIN C7 [get_ports {qdriip_q[2]}]
set_property PACKAGE_PIN G11 [get_ports {qdriip_q[14]}]
set_property PACKAGE_PIN H2 [get_ports {qdriip_q[6]}]
set_property PACKAGE_PIN F2 [get_ports {qdriip_q[4]}]
set_property PACKAGE_PIN G17 [get_ports {qdriip_q[3]}]
set_property PACKAGE_PIN A9 [get_ports {qdriip_q[17]}]
set_property PACKAGE_PIN L1 [get_ports {qdriip_q[1]}]
set_property PACKAGE_PIN C6 [get_ports {qdriip_q[15]}]
set_property PACKAGE_PIN A7 [get_ports {qdriip_q[12]}]
set_property PACKAGE_PIN E8 [get_ports {qdriip_q[10]}]
set_property PACKAGE_PIN B9 [get_ports {qdriip_q[16]}]
set_property PACKAGE_PIN H1 [get_ports {qdriip_q[9]}]
set_property PACKAGE_PIN J1 [get_ports {qdriip_q[8]}]

####################################################################################
# Constraints from file : 'BetaConstraints.xdc'
####################################################################################

#File name :BetaConstraints.xdc
#File revn :555.1
create_clock -period 5.000 [get_ports sys_clk_p]
create_clock -period 5.000 [get_ports clk_ref_p]
create_clock -period 5.000 [get_ports {{qdriip_cq_p[*]} {qdriip_cq_n[*]}}]

#File revn :452.1
#create_clock -period 4.998 [get_ports sys_clk_p]
#create_clock -period 5 [get_ports clk_ref_p]
#create_clock -period 2.666 [get_ports {qdriip_cq_p[*] qdriip_cq_n[*]}]
##File name :BetaConstraints.xdc
##File revn :652.1
#create_clock -period 6.665 [get_ports sys_clk_p]
#create_clock -period 5.000 [get_ports clk_ref_p]
#create_clock -period 2.222 [get_ports {{qdriip_cq_p[*]} {qdriip_cq_n[*]}}]
#QDR Constraints
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets sys_clk_p]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_pins -hierarchical *pll*CLKIN1]
set_property LOC PHASER_OUT_PHY_X1Y22 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y20 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y27 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y26 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out}]
set_property LOC PHASER_IN_PHY_X1Y19 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y18 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in}]
set_property LOC OUT_FIFO_X1Y22 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo}]
set_property LOC OUT_FIFO_X1Y20 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo}]
set_property LOC OUT_FIFO_X1Y27 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo}]
set_property LOC OUT_FIFO_X1Y26 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo}]
set_property LOC IN_FIFO_X1Y19 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo}]
set_property LOC IN_FIFO_X1Y18 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo}]
set_property LOC PHY_CONTROL_X1Y5 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i}]
set_property LOC PHY_CONTROL_X1Y6 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i}]
set_property LOC PHASER_REF_X1Y4 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X1Y5 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X1Y6 [get_cells -hier -filter {NAME =~ */qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/phaser_ref_i}]
set_property LOC PLLE2_ADV_X1Y6 [get_cells -hier -filter {NAME =~ */u_infrastructure/plle2_i}]
set_property LOC MMCME2_ADV_X1Y6 [get_cells -hier -filter {NAME =~ */u_infrastructure/gen_mmcm.mmcm_i}]
set_multicycle_path -setup -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 2
set_multicycle_path -hold -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 1
set_max_delay -datapath_only -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] 3.000


####################################################################################
# Constraints from file : 'BetaPins.xdc'
####################################################################################

set_property VCCAUX_IO DONTCARE [get_ports sys_clk_p]
set_property IOSTANDARD DIFF_HSTL_I [get_ports sys_clk_p]
set_property IOSTANDARD DIFF_HSTL_I [get_ports sys_clk_n]
set_property PACKAGE_PIN H9 [get_ports sys_clk_p]
set_property PACKAGE_PIN G9 [get_ports sys_clk_n]
set_property IOSTANDARD LVDS_25 [get_ports clk_ref_p]
set_property IOSTANDARD LVDS_25 [get_ports clk_ref_n]
set_property PACKAGE_PIN AG14 [get_ports clk_ref_n]
set_property PACKAGE_PIN AF14 [get_ports clk_ref_p]
set_property IOSTANDARD LVCMOS25 [get_ports sys_rst]
set_property PACKAGE_PIN AA14 [get_ports sys_rst]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_cq_p[0]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_cq_p[0]}]
set_property PACKAGE_PIN G10 [get_ports {qdriip_cq_p[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_cq_n[0]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_cq_n[0]}]
set_property PACKAGE_PIN F10 [get_ports {qdriip_cq_n[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_k_p[0]}]
set_property SLEW FAST [get_ports {qdriip_k_p[0]}]
set_property IOSTANDARD DIFF_HSTL_II [get_ports {qdriip_k_p[0]}]
set_property SLEW FAST [get_ports {qdriip_k_n[0]}]
set_property IOSTANDARD DIFF_HSTL_II [get_ports {qdriip_k_n[0]}]
set_property PACKAGE_PIN L13 [get_ports {qdriip_k_p[0]}]
set_property PACKAGE_PIN K13 [get_ports {qdriip_k_n[0]}]
set_property VCCAUX_IO NORMAL [get_ports qdriip_w_n]
set_property SLEW FAST [get_ports qdriip_w_n]
set_property IOSTANDARD HSTL_I [get_ports qdriip_w_n]
set_property PACKAGE_PIN J8 [get_ports qdriip_w_n]
set_property VCCAUX_IO NORMAL [get_ports qdriip_r_n]
set_property SLEW FAST [get_ports qdriip_r_n]
set_property IOSTANDARD HSTL_I [get_ports qdriip_r_n]
set_property PACKAGE_PIN F9 [get_ports qdriip_r_n]
set_property VCCAUX_IO NORMAL [get_ports qdriip_dll_off_n]
set_property SLEW FAST [get_ports qdriip_dll_off_n]
set_property IOSTANDARD HSTL_I [get_ports qdriip_dll_off_n]
set_property PACKAGE_PIN L12 [get_ports qdriip_dll_off_n]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_bw_n[0]}]
set_property SLEW FAST [get_ports {qdriip_bw_n[0]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_bw_n[0]}]
set_property PACKAGE_PIN D5 [get_ports {qdriip_bw_n[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_bw_n[1]}]
set_property SLEW FAST [get_ports {qdriip_bw_n[1]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_bw_n[1]}]
set_property PACKAGE_PIN E6 [get_ports {qdriip_bw_n[1]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[0]}]
set_property SLEW FAST [get_ports {qdriip_d[0]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[0]}]
set_property PACKAGE_PIN H12 [get_ports {qdriip_d[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[1]}]
set_property SLEW FAST [get_ports {qdriip_d[1]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[1]}]
set_property PACKAGE_PIN E3 [get_ports {qdriip_d[1]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[2]}]
set_property SLEW FAST [get_ports {qdriip_d[2]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[2]}]
set_property PACKAGE_PIN E2 [get_ports {qdriip_d[2]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[3]}]
set_property SLEW FAST [get_ports {qdriip_d[3]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[3]}]
set_property PACKAGE_PIN E5 [get_ports {qdriip_d[3]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[4]}]
set_property SLEW FAST [get_ports {qdriip_d[4]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[4]}]
set_property PACKAGE_PIN D4 [get_ports {qdriip_d[4]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[5]}]
set_property SLEW FAST [get_ports {qdriip_d[5]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[5]}]
set_property PACKAGE_PIN B6 [get_ports {qdriip_d[5]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[6]}]
set_property SLEW FAST [get_ports {qdriip_d[6]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[6]}]
set_property PACKAGE_PIN B10 [get_ports {qdriip_d[6]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[7]}]
set_property SLEW FAST [get_ports {qdriip_d[7]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[7]}]
set_property PACKAGE_PIN F3 [get_ports {qdriip_d[7]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[8]}]
set_property SLEW FAST [get_ports {qdriip_d[8]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[8]}]
set_property PACKAGE_PIN F4 [get_ports {qdriip_d[8]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[9]}]
set_property SLEW FAST [get_ports {qdriip_d[9]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[9]}]
set_property PACKAGE_PIN E1 [get_ports {qdriip_d[9]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[10]}]
set_property SLEW FAST [get_ports {qdriip_d[10]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[10]}]
set_property PACKAGE_PIN A4 [get_ports {qdriip_d[10]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[11]}]
set_property SLEW FAST [get_ports {qdriip_d[11]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[11]}]
set_property PACKAGE_PIN A5 [get_ports {qdriip_d[11]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[12]}]
set_property SLEW FAST [get_ports {qdriip_d[12]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[12]}]
set_property PACKAGE_PIN B2 [get_ports {qdriip_d[12]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[13]}]
set_property SLEW FAST [get_ports {qdriip_d[13]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[13]}]
set_property PACKAGE_PIN A2 [get_ports {qdriip_d[13]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[14]}]
set_property SLEW FAST [get_ports {qdriip_d[14]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[14]}]
set_property PACKAGE_PIN B5 [get_ports {qdriip_d[14]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[15]}]
set_property SLEW FAST [get_ports {qdriip_d[15]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[15]}]
set_property PACKAGE_PIN B4 [get_ports {qdriip_d[15]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[16]}]
set_property SLEW FAST [get_ports {qdriip_d[16]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[16]}]
set_property PACKAGE_PIN K2 [get_ports {qdriip_d[16]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[17]}]
set_property SLEW FAST [get_ports {qdriip_d[17]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[17]}]
set_property PACKAGE_PIN K3 [get_ports {qdriip_d[17]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[0]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[1]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[1]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[2]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[2]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[3]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[3]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[4]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[4]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[5]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[5]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[6]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[6]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[7]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[7]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[8]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[8]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[9]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[9]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[10]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[10]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[11]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[11]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[12]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[12]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[13]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[13]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[14]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[14]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[15]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[15]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[16]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[16]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[17]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[17]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[19]}]
set_property SLEW FAST [get_ports {qdriip_sa[19]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[19]}]
set_property PACKAGE_PIN E10 [get_ports {qdriip_sa[19]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[18]}]
set_property SLEW FAST [get_ports {qdriip_sa[18]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[18]}]
set_property PACKAGE_PIN D11 [get_ports {qdriip_sa[18]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[17]}]
set_property SLEW FAST [get_ports {qdriip_sa[17]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[17]}]
set_property PACKAGE_PIN H3 [get_ports {qdriip_sa[17]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[16]}]
set_property SLEW FAST [get_ports {qdriip_sa[16]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[16]}]
set_property PACKAGE_PIN D1 [get_ports {qdriip_sa[16]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[15]}]
set_property SLEW FAST [get_ports {qdriip_sa[15]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[15]}]
set_property PACKAGE_PIN C1 [get_ports {qdriip_sa[15]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[14]}]
set_property SLEW FAST [get_ports {qdriip_sa[14]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[14]}]
set_property PACKAGE_PIN C2 [get_ports {qdriip_sa[14]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[13]}]
set_property SLEW FAST [get_ports {qdriip_sa[13]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[13]}]
set_property PACKAGE_PIN E11 [get_ports {qdriip_sa[13]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[12]}]
set_property SLEW FAST [get_ports {qdriip_sa[12]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[12]}]
set_property PACKAGE_PIN H6 [get_ports {qdriip_sa[12]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[11]}]
set_property SLEW FAST [get_ports {qdriip_sa[11]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[11]}]
set_property PACKAGE_PIN D3 [get_ports {qdriip_sa[11]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[10]}]
set_property SLEW FAST [get_ports {qdriip_sa[10]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[10]}]
set_property PACKAGE_PIN B1 [get_ports {qdriip_sa[10]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[9]}]
set_property SLEW FAST [get_ports {qdriip_sa[9]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[9]}]
set_property PACKAGE_PIN C4 [get_ports {qdriip_sa[9]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[8]}]
set_property SLEW FAST [get_ports {qdriip_sa[8]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[8]}]
set_property PACKAGE_PIN H4 [get_ports {qdriip_sa[8]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[7]}]
set_property SLEW FAST [get_ports {qdriip_sa[7]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[7]}]
set_property PACKAGE_PIN A3 [get_ports {qdriip_sa[7]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[6]}]
set_property SLEW FAST [get_ports {qdriip_sa[6]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[6]}]
set_property PACKAGE_PIN K6 [get_ports {qdriip_sa[6]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[5]}]
set_property SLEW FAST [get_ports {qdriip_sa[5]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[5]}]
set_property PACKAGE_PIN J4 [get_ports {qdriip_sa[5]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[4]}]
set_property SLEW FAST [get_ports {qdriip_sa[4]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[4]}]
set_property PACKAGE_PIN J5 [get_ports {qdriip_sa[4]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[3]}]
set_property SLEW FAST [get_ports {qdriip_sa[3]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[3]}]
set_property PACKAGE_PIN K5 [get_ports {qdriip_sa[3]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[2]}]
set_property SLEW FAST [get_ports {qdriip_sa[2]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[2]}]
set_property PACKAGE_PIN K1 [get_ports {qdriip_sa[2]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[1]}]
set_property SLEW FAST [get_ports {qdriip_sa[1]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[1]}]
set_property PACKAGE_PIN J3 [get_ports {qdriip_sa[1]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[0]}]
set_property SLEW FAST [get_ports {qdriip_sa[0]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[0]}]
set_property PACKAGE_PIN G6 [get_ports {qdriip_sa[0]}]



# Vivado Generated physical constraints 

set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.idelaye2}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[1]}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_bw_obuf[1].u_bw_n_obuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_q_ibuf}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_q_ibuf}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[5]}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[1]}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_q_ibuf}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[5]}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_q_ibuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2}]
set_property BEL PHY_CONTROL [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i]
set_property BEL PHY_CONTROL [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2}]
set_property BEL BUFMRCE [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]}]
set_property BEL D6LUT [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[5]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/pd_out_r_reg]
set_property BEL B5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_inc_reg]
set_property BEL B5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg]
set_property BEL B5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_sel_fine_oclk_delay_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg]
set_property BEL A6LUT [get_cells u_dll_off_n_obuf_i_1]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg]
set_property BEL OUTBUF_DCIEN [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_r_n_obuf]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.LUT1_tri]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[9]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[8]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]}]
set_property BEL OUTBUF_DCIEN [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_dll_off_n_obuf]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[9].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[8].u_sa_obuf}]
set_property BEL IDELAYCTRL [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_bw_obuf[0].u_bw_n_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_d_obuf}]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en_reg]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_d_obuf}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_d_obuf}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en_reg]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_d_obuf}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[5]}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_d_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[17].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[16].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[15].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[14].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[13].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[12].u_sa_obuf}]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en_reg]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[11].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[10].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[0].u_sa_obuf}]
set_property BEL INBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_q_ibuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[7].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[6].u_sa_obuf}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[5]}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[5].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[4].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[3].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[2].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[1].u_sa_obuf}]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en_reg]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[19].u_sa_obuf}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[5]}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[18].u_sa_obuf}]
set_property BEL OUTBUF_DCIEN [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_d_obuf}]
set_property BEL IDELAYE2 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2}]
set_property BEL A6LUT [get_cells AC1_G_E1_i_1]
set_property BEL D5LUT [get_cells AC1_G_E1_i_3]
set_property BEL C5LUT [get_cells AC1_G_E1_i_4]
set_property BEL D6LUT [get_cells AC1_G_E1_i_5]
set_property BEL C6LUT [get_cells AC1_G_E1_i_6]
set_property BEL B6LUT [get_cells AC1_G_E1_i_7]
set_property BEL A6LUT [get_cells AC1_G_E1_i_8]
set_property BEL CARRY4 [get_cells AC1_G_E1_reg_i_2]
set_property BEL D6LUT [get_cells {ADDRESS_PATTERN.acounts[0]_i_1}]
set_property BEL A5LUT [get_cells {ADDRESS_PATTERN.acounts[0]_i_3}]
set_property BEL D6LUT [get_cells {ADDRESS_PATTERN.acounts[0]_i_4}]
set_property BEL C6LUT [get_cells {ADDRESS_PATTERN.acounts[0]_i_5}]
set_property BEL B6LUT [get_cells {ADDRESS_PATTERN.acounts[0]_i_6}]
set_property BEL A6LUT [get_cells {ADDRESS_PATTERN.acounts[0]_i_7}]
set_property BEL D6LUT [get_cells {ADDRESS_PATTERN.acounts[12]_i_2}]
set_property BEL C6LUT [get_cells {ADDRESS_PATTERN.acounts[12]_i_3}]
set_property BEL B6LUT [get_cells {ADDRESS_PATTERN.acounts[12]_i_4}]
set_property BEL A6LUT [get_cells {ADDRESS_PATTERN.acounts[12]_i_5}]
set_property BEL D6LUT [get_cells {ADDRESS_PATTERN.acounts[16]_i_2}]
set_property BEL C6LUT [get_cells {ADDRESS_PATTERN.acounts[16]_i_3}]
set_property BEL B6LUT [get_cells {ADDRESS_PATTERN.acounts[16]_i_4}]
set_property BEL A6LUT [get_cells {ADDRESS_PATTERN.acounts[16]_i_5}]
set_property BEL D6LUT [get_cells {ADDRESS_PATTERN.acounts[20]_i_2}]
set_property BEL C6LUT [get_cells {ADDRESS_PATTERN.acounts[20]_i_3}]
set_property BEL B6LUT [get_cells {ADDRESS_PATTERN.acounts[20]_i_4}]
set_property BEL A6LUT [get_cells {ADDRESS_PATTERN.acounts[20]_i_5}]
set_property BEL D6LUT [get_cells {ADDRESS_PATTERN.acounts[24]_i_2}]
set_property BEL C6LUT [get_cells {ADDRESS_PATTERN.acounts[24]_i_3}]
set_property BEL B6LUT [get_cells {ADDRESS_PATTERN.acounts[24]_i_4}]
set_property BEL A6LUT [get_cells {ADDRESS_PATTERN.acounts[24]_i_5}]
set_property BEL D6LUT [get_cells {ADDRESS_PATTERN.acounts[28]_i_2}]
set_property BEL C6LUT [get_cells {ADDRESS_PATTERN.acounts[28]_i_3}]
set_property BEL B6LUT [get_cells {ADDRESS_PATTERN.acounts[28]_i_4}]
set_property BEL A6LUT [get_cells {ADDRESS_PATTERN.acounts[28]_i_5}]
set_property BEL D6LUT [get_cells {ADDRESS_PATTERN.acounts[4]_i_2}]
set_property BEL C6LUT [get_cells {ADDRESS_PATTERN.acounts[4]_i_3}]
set_property BEL B6LUT [get_cells {ADDRESS_PATTERN.acounts[4]_i_4}]
set_property BEL A6LUT [get_cells {ADDRESS_PATTERN.acounts[4]_i_5}]
set_property BEL D6LUT [get_cells {ADDRESS_PATTERN.acounts[8]_i_2}]
set_property BEL C6LUT [get_cells {ADDRESS_PATTERN.acounts[8]_i_3}]
set_property BEL B6LUT [get_cells {ADDRESS_PATTERN.acounts[8]_i_4}]
set_property BEL A6LUT [get_cells {ADDRESS_PATTERN.acounts[8]_i_5}]
set_property BEL CARRY4 [get_cells {ADDRESS_PATTERN.acounts_reg[0]_i_2}]
set_property BEL CARRY4 [get_cells {ADDRESS_PATTERN.acounts_reg[12]_i_1}]
set_property BEL CARRY4 [get_cells {ADDRESS_PATTERN.acounts_reg[16]_i_1}]
set_property BEL CARRY4 [get_cells {ADDRESS_PATTERN.acounts_reg[20]_i_1}]
set_property BEL CARRY4 [get_cells {ADDRESS_PATTERN.acounts_reg[24]_i_1}]
set_property BEL CARRY4 [get_cells {ADDRESS_PATTERN.acounts_reg[28]_i_1}]
set_property BEL CARRY4 [get_cells {ADDRESS_PATTERN.acounts_reg[4]_i_1}]
set_property BEL CARRY4 [get_cells {ADDRESS_PATTERN.acounts_reg[8]_i_1}]
set_property BEL A6LUT [get_cells A_po_fine_enable_i_1]
set_property BEL B6LUT [get_cells A_po_sel_fine_oclk_delay_i_1]
set_property BEL A6LUT [get_cells C_pi_counter_read_en_i_1]
set_property BEL A6LUT [get_cells C_pi_edge_adv_i_1]
set_property BEL A6LUT [get_cells C_pi_edge_adv_i_2]
set_property BEL A6LUT [get_cells C_pi_fine_enable_i_1]
set_property BEL B6LUT [get_cells C_pi_fine_inc_i_1]
set_property BEL A5LUT [get_cells C_po_fine_enable_i_1]
set_property BEL C6LUT [get_cells C_po_fine_enable_i_1__0]
set_property BEL A6LUT [get_cells C_po_fine_enable_i_2]
set_property BEL B5LUT [get_cells C_po_sel_fine_oclk_delay_i_1]
set_property BEL B6LUT [get_cells C_po_sel_fine_oclk_delay_i_1__0]
set_property BEL A5LUT [get_cells D_pi_counter_read_en_i_1]
set_property BEL A5LUT [get_cells D_pi_edge_adv_i_1]
set_property BEL A5LUT [get_cells D_pi_fine_enable_i_1]
set_property BEL B5LUT [get_cells D_pi_fine_inc_i_1]
set_property BEL A5LUT [get_cells D_po_fine_enable_i_1]
set_property BEL B5LUT [get_cells D_po_sel_fine_oclk_delay_i_1]
set_property BEL B6LUT [get_cells {FSM_sequential_pc_ctl_ns[0]_i_1}]
set_property BEL A6LUT [get_cells {FSM_sequential_pc_ctl_ns[0]_i_2}]
set_property BEL A6LUT [get_cells {FSM_sequential_pc_ctl_ns[1]_i_1}]
set_property BEL A6LUT [get_cells {FSM_sequential_sm_r[0]_i_1}]
set_property BEL B6LUT [get_cells {FSM_sequential_sm_r[0]_i_1__0}]
set_property BEL B6LUT [get_cells {FSM_sequential_sm_r[0]_i_2}]
set_property BEL B6LUT [get_cells {FSM_sequential_sm_r[1]_i_1}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[1]_i_1__0}]
set_property BEL A6LUT [get_cells {FSM_sequential_sm_r[1]_i_2}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[1]_i_3}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[1]_i_4}]
set_property BEL D6LUT [get_cells {FSM_sequential_sm_r[1]_i_5}]
set_property BEL A6LUT [get_cells {FSM_sequential_sm_r[1]_i_6}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[2]_i_1}]
set_property BEL D6LUT [get_cells {FSM_sequential_sm_r[2]_i_10}]
set_property BEL A6LUT [get_cells {FSM_sequential_sm_r[2]_i_11}]
set_property BEL B6LUT [get_cells {FSM_sequential_sm_r[2]_i_12}]
set_property BEL A6LUT [get_cells {FSM_sequential_sm_r[2]_i_13}]
set_property BEL B6LUT [get_cells {FSM_sequential_sm_r[2]_i_14}]
set_property BEL B6LUT [get_cells {FSM_sequential_sm_r[2]_i_15}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[2]_i_1__0}]
set_property BEL A5LUT [get_cells {FSM_sequential_sm_r[2]_i_2}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[2]_i_3}]
set_property BEL A6LUT [get_cells {FSM_sequential_sm_r[2]_i_4}]
set_property BEL B5LUT [get_cells {FSM_sequential_sm_r[2]_i_5}]
set_property BEL D6LUT [get_cells {FSM_sequential_sm_r[2]_i_6}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[2]_i_7}]
set_property BEL A6LUT [get_cells {FSM_sequential_sm_r[2]_i_8}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[2]_i_9}]
set_property BEL D6LUT [get_cells {FSM_sequential_sm_r[3]_i_1}]
set_property BEL B6LUT [get_cells {FSM_sequential_sm_r[3]_i_2}]
set_property BEL A6LUT [get_cells {FSM_sequential_sm_r[3]_i_3}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[3]_i_4}]
set_property BEL C6LUT [get_cells {FSM_sequential_sm_r[3]_i_5}]
set_property BEL D6LUT [get_cells {FSM_sequential_sm_r[3]_i_6}]
set_property BEL B6LUT [get_cells {FSM_sequential_sm_r[3]_i_7}]
set_property BEL B5LUT [get_cells {FSM_sequential_sm_r[3]_i_8}]
set_property BEL C6LUT [get_cells GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_]
set_property BEL B6LUT [get_cells {GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1}]
set_property BEL D6LUT [get_cells GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_]
set_property BEL A5LUT [get_cells {INC_COUNTS_V.INC_COUNTS[6]_i_1}]
set_property BEL A6LUT [get_cells {addr_out[10]_i_1}]
set_property BEL A6LUT [get_cells {addr_out[11]_i_1}]
set_property BEL A6LUT [get_cells {addr_out[12]_i_1}]
set_property BEL B6LUT [get_cells {addr_out[13]_i_1}]
set_property BEL B6LUT [get_cells {addr_out[14]_i_1}]
set_property BEL A5LUT [get_cells {addr_out[15]_i_1}]
set_property BEL A5LUT [get_cells {addr_out[16]_i_1}]
set_property BEL C6LUT [get_cells {addr_out[17]_i_1}]
set_property BEL D5LUT [get_cells {addr_out[18]_i_1}]
set_property BEL C5LUT [get_cells {addr_out[19]_i_1}]
set_property BEL B5LUT [get_cells {addr_out[20]_i_1}]
set_property BEL B5LUT [get_cells {addr_out[21]_i_1}]
set_property BEL A5LUT [get_cells {addr_out[22]_i_1}]
set_property BEL A5LUT [get_cells {addr_out[23]_i_1}]
set_property BEL A5LUT [get_cells {addr_out[24]_i_1}]
set_property BEL C6LUT [get_cells {addr_out[25]_i_1}]
set_property BEL D6LUT [get_cells {addr_out[26]_i_1}]
set_property BEL A6LUT [get_cells {addr_out[27]_i_1}]
set_property BEL B6LUT [get_cells {addr_out[28]_i_1}]
set_property BEL A6LUT [get_cells {addr_out[29]_i_1}]
set_property BEL A5LUT [get_cells {addr_out[5]_i_1}]
set_property BEL B5LUT [get_cells {addr_out[6]_i_1}]
set_property BEL A5LUT [get_cells {addr_out[7]_i_1}]
set_property BEL D5LUT [get_cells {addr_out[8]_i_1}]
set_property BEL C5LUT [get_cells {addr_out[9]_i_1}]
set_property BEL C6LUT [get_cells {addr_r[0]_i_1}]
set_property BEL B6LUT [get_cells {addr_r[10]_i_1}]
set_property BEL A6LUT [get_cells {addr_r[11]_i_1}]
set_property BEL A6LUT [get_cells {addr_r[12]_i_1}]
set_property BEL B6LUT [get_cells {addr_r[13]_i_1}]
set_property BEL A6LUT [get_cells {addr_r[14]_i_1}]
set_property BEL C6LUT [get_cells {addr_r[15]_i_1}]
set_property BEL B6LUT [get_cells {addr_r[16]_i_1}]
set_property BEL D6LUT [get_cells {addr_r[17]_i_1}]
set_property BEL A6LUT [get_cells {addr_r[18]_i_1}]
set_property BEL C6LUT [get_cells {addr_r[19]_i_1}]
set_property BEL C6LUT [get_cells {addr_r[19]_i_2}]
set_property BEL B6LUT [get_cells {addr_r[19]_i_3}]
set_property BEL A5LUT [get_cells {addr_r[19]_i_4}]
set_property BEL A6LUT [get_cells {addr_r[1]_i_1}]
set_property BEL B6LUT [get_cells {addr_r[2]_i_1}]
set_property BEL A6LUT [get_cells {addr_r[3]_i_1}]
set_property BEL B6LUT [get_cells {addr_r[4]_i_1}]
set_property BEL B6LUT [get_cells {addr_r[5]_i_1}]
set_property BEL A6LUT [get_cells {addr_r[6]_i_1}]
set_property BEL A6LUT [get_cells {addr_r[7]_i_1}]
set_property BEL A6LUT [get_cells {addr_r[8]_i_1}]
set_property BEL B6LUT [get_cells {addr_r[9]_i_1}]
set_property BEL CARRY4 [get_cells {addr_r_reg[12]_i_2}]
set_property BEL CARRY4 [get_cells {addr_r_reg[16]_i_2}]
set_property BEL CARRY4 [get_cells {addr_r_reg[19]_i_5}]
set_property BEL CARRY4 [get_cells {addr_r_reg[4]_i_2}]
set_property BEL CARRY4 [get_cells {addr_r_reg[8]_i_2}]
set_property BEL A6LUT [get_cells {addr_reg[0]_i_1}]
set_property BEL B6LUT [get_cells {addr_reg[10]_i_1}]
set_property BEL B6LUT [get_cells {addr_reg[11]_i_1}]
set_property BEL A6LUT [get_cells {addr_reg[12]_i_1}]
set_property BEL B6LUT [get_cells {addr_reg[13]_i_1}]
set_property BEL A6LUT [get_cells {addr_reg[14]_i_1}]
set_property BEL C6LUT [get_cells {addr_reg[15]_i_1}]
set_property BEL B6LUT [get_cells {addr_reg[16]_i_1}]
set_property BEL D6LUT [get_cells {addr_reg[17]_i_1}]
set_property BEL A6LUT [get_cells {addr_reg[18]_i_1}]
set_property BEL D6LUT [get_cells {addr_reg[19]_i_1}]
set_property BEL C6LUT [get_cells {addr_reg[19]_i_2}]
set_property BEL C6LUT [get_cells {addr_reg[1]_i_1}]
set_property BEL A5LUT [get_cells {addr_reg[2]_i_1}]
set_property BEL A6LUT [get_cells {addr_reg[3]_i_1}]
set_property BEL A5LUT [get_cells {addr_reg[4]_i_1}]
set_property BEL A6LUT [get_cells {addr_reg[5]_i_1}]
set_property BEL A6LUT [get_cells {addr_reg[6]_i_1}]
set_property BEL B6LUT [get_cells {addr_reg[7]_i_1}]
set_property BEL A6LUT [get_cells {addr_reg[8]_i_1}]
set_property BEL B6LUT [get_cells {addr_reg[9]_i_1}]
set_property BEL A6LUT [get_cells adj_lat_inst.cal_stage2_done_i_1]
set_property BEL A6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1}]
set_property BEL D6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_2}]
set_property BEL A6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1}]
set_property BEL C5LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2}]
set_property BEL B6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2}]
set_property BEL A6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3}]
set_property BEL B6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1}]
set_property BEL A6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2}]
set_property BEL C6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3}]
set_property BEL B6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_1}]
set_property BEL C6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3}]
set_property BEL D6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4}]
set_property BEL C6LUT [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5}]
set_property BEL F7AMUX [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1}]
set_property BEL F7BMUX [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2}]
set_property BEL A6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1}]
set_property BEL D6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_2}]
set_property BEL A6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1}]
set_property BEL C5LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2}]
set_property BEL B6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2}]
set_property BEL A6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3}]
set_property BEL B6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1}]
set_property BEL A6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2}]
set_property BEL C6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3}]
set_property BEL D6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2}]
set_property BEL C6LUT [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3}]
set_property BEL F7AMUX [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1}]
set_property BEL F7BMUX [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1}]
set_property BEL A6LUT [get_cells {buf_avail_r[5]_i_1}]
set_property BEL B6LUT [get_cells {buf_avail_r[6]_i_1}]
set_property BEL B6LUT [get_cells {buf_avail_r[6]_i_4}]
set_property BEL A6LUT [get_cells {buf_avail_r[6]_i_5}]
set_property BEL D6LUT [get_cells {buf_avail_r[6]_i_6}]
set_property BEL C6LUT [get_cells {buf_avail_r[6]_i_7}]
set_property BEL B6LUT [get_cells {buf_avail_r[6]_i_8}]
set_property BEL A6LUT [get_cells {buf_avail_r[6]_i_9}]
set_property BEL CARRY4 [get_cells {buf_avail_r_reg[6]_i_2}]
set_property BEL CARRY4 [get_cells {buf_avail_r_reg[6]_i_3}]
set_property BEL A6LUT [get_cells {byte_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {byte_cnt[1]_i_1}]
set_property BEL A5LUT [get_cells {byte_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {byte_sel_cnt[0]_i_1}]
set_property BEL C5LUT [get_cells {byte_sel_cnt[0]_i_2}]
set_property BEL A6LUT [get_cells {byte_sel_cnt[1]_i_1}]
set_property BEL B6LUT [get_cells {byte_sel_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {byte_sel_r[1]_i_1}]
set_property BEL A6LUT [get_cells {byte_sel_r[1]_i_2}]
set_property BEL B6LUT [get_cells {byte_sel_r[1]_i_3}]
set_property BEL C6LUT [get_cells {byte_sel_r[1]_i_4}]
set_property BEL D6LUT [get_cells {byte_sel_r[1]_i_5}]
set_property BEL A6LUT [get_cells cal_stage2_start_r_i_1]
set_property BEL A6LUT [get_cells calib_in_common_i_1]
set_property BEL B6LUT [get_cells {calib_sel[0]_i_1}]
set_property BEL C6LUT [get_cells {calib_sel[0]_i_2}]
set_property BEL C6LUT [get_cells {calib_sel[1]_i_1}]
set_property BEL B5LUT [get_cells {calib_sel[1]_i_2}]
set_property BEL A6LUT [get_cells {calib_sel[3]_i_1}]
set_property BEL B6LUT [get_cells {calib_sel[4]_i_1}]
set_property BEL D6LUT [get_cells {calib_zero_inputs[0]_i_1}]
set_property BEL A5LUT [get_cells {calib_zero_inputs[0]_i_2}]
set_property BEL A6LUT [get_cells {calib_zero_inputs[1]_i_1}]
set_property BEL D6LUT [get_cells {calib_zero_inputs[2]_i_1}]
set_property BEL C6LUT [get_cells center0_return1__0_carry__0_i_1]
set_property BEL D6LUT [get_cells {center_diff_r[0]_i_3}]
set_property BEL C6LUT [get_cells center_return1__0_carry__0_i_1]
set_property BEL B6LUT [get_cells clkdiv_phase_cal_done_i_1]
set_property BEL C6LUT [get_cells clkdiv_phase_cal_done_i_2]
set_property BEL D6LUT [get_cells clkdiv_phase_cal_done_i_3]
set_property BEL A6LUT [get_cells clkdiv_phase_cal_done_i_4]
set_property BEL A6LUT [get_cells {cmd_counts[0]_i_1}]
set_property BEL A6LUT [get_cells {cmd_counts[10]_i_1}]
set_property BEL D6LUT [get_cells {cmd_counts[1]_i_1}]
set_property BEL B6LUT [get_cells {cmd_counts[2]_i_1}]
set_property BEL C6LUT [get_cells {cmd_counts[3]_i_1}]
set_property BEL B5LUT [get_cells {cmd_counts[3]_i_2}]
set_property BEL A6LUT [get_cells {cmd_counts[4]_i_1}]
set_property BEL A6LUT [get_cells {cmd_counts[5]_i_1}]
set_property BEL D6LUT [get_cells {cmd_counts[5]_i_2}]
set_property BEL A6LUT [get_cells {cmd_counts[6]_i_1}]
set_property BEL B6LUT [get_cells {cmd_counts[7]_i_1}]
set_property BEL B6LUT [get_cells {cmd_counts[7]_i_2}]
set_property BEL A5LUT [get_cells {cmd_counts[7]_i_3}]
set_property BEL C6LUT [get_cells {cmd_counts[8]_i_1}]
set_property BEL D6LUT [get_cells {cmd_counts[8]_i_2}]
set_property BEL C6LUT [get_cells {cmd_counts[9]_i_1}]
set_property BEL B6LUT [get_cells {cmd_counts[9]_i_2}]
set_property BEL D6LUT [get_cells {cmd_counts[9]_i_3}]
set_property BEL C6LUT [get_cells {cmd_counts[9]_i_4}]
set_property BEL A6LUT [get_cells cmd_en_r1_i_1]
set_property BEL B6LUT [get_cells cmd_fifo_rdy_i_1]
set_property BEL A6LUT [get_cells {cmd_o[0]_i_1}]
set_property BEL B5LUT [get_cells {cmd_o[0]_i_2}]
set_property BEL A6LUT [get_cells {cmd_o[0]_i_3}]
set_property BEL D6LUT [get_cells cmd_rdyC_i_1]
set_property BEL A6LUT [get_cells cmd_rdyD_i_1]
set_property BEL C6LUT [get_cells cmd_rdyE_i_1]
set_property BEL A5LUT [get_cells cmd_rdy_i_1]
set_property BEL A6LUT [get_cells cmd_rdy_i_1__0]
set_property BEL B6LUT [get_cells cmd_rdy_i_2]
set_property BEL C6LUT [get_cells cmd_rdy_i_3]
set_property BEL C6LUT [get_cells cmd_rdy_i_4]
set_property BEL A6LUT [get_cells {cmd_reg[0]_i_1}]
set_property BEL C5LUT [get_cells cmd_startD_i_1]
set_property BEL B6LUT [get_cells cmd_startE_i_1]
set_property BEL C6LUT [get_cells cmd_start_i_1]
set_property BEL A6LUT [get_cells cmd_wr_pending_r1_i_1]
set_property BEL A6LUT [get_cells {coarse_delay_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {coarse_delay_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {coarse_delay_cnt[2]_i_1}]
set_property BEL C5LUT [get_cells {coarse_delay_cnt[2]_i_2}]
set_property BEL C6LUT [get_cells {coarse_delay_cnt[2]_i_2__0}]
set_property BEL A6LUT [get_cells {coarse_delay_cnt[2]_i_2__1}]
set_property BEL C5LUT [get_cells {coarse_delay_cnt[2]_i_2__2}]
set_property BEL B5LUT [get_cells {coarse_delay_cnt[2]_i_2__3}]
set_property BEL C5LUT [get_cells {coarse_delay_cnt[2]_i_2__4}]
set_property BEL A5LUT [get_cells {coarse_delay_cnt[2]_i_3}]
set_property BEL A5LUT [get_cells {coarse_delay_cnt[2]_i_3__0}]
set_property BEL A6LUT [get_cells {cq_cnt_r[0]_i_1}]
set_property BEL C6LUT [get_cells {cq_cnt_r[10]_i_1}]
set_property BEL A6LUT [get_cells {cq_cnt_r[10]_i_2}]
set_property BEL B6LUT [get_cells {cq_cnt_r[10]_i_3}]
set_property BEL A5LUT [get_cells {cq_cnt_r[1]_i_1}]
set_property BEL B6LUT [get_cells {cq_cnt_r[2]_i_1}]
set_property BEL B5LUT [get_cells {cq_cnt_r[3]_i_1}]
set_property BEL B5LUT [get_cells {cq_cnt_r[4]_i_1}]
set_property BEL C6LUT [get_cells {cq_cnt_r[5]_i_1}]
set_property BEL A5LUT [get_cells {cq_cnt_r[6]_i_1}]
set_property BEL A6LUT [get_cells {cq_cnt_r[7]_i_1}]
set_property BEL A5LUT [get_cells {cq_cnt_r[8]_i_1}]
set_property BEL B6LUT [get_cells {cq_cnt_r[9]_i_1}]
set_property BEL A6LUT [get_cells cq_stable_r_i_1]
set_property BEL D6LUT [get_cells cq_stable_r_i_2]
set_property BEL D6LUT [get_cells cq_stable_r_i_3]
set_property BEL D6LUT [get_cells {current_address[0]_i_1}]
set_property BEL A6LUT [get_cells {current_address[0]_i_2}]
set_property BEL CARRY4 [get_cells {current_address_reg[13]_i_1}]
set_property BEL CARRY4 [get_cells {current_address_reg[17]_i_1}]
set_property BEL CARRY4 [get_cells {current_address_reg[1]_i_1}]
set_property BEL CARRY4 [get_cells {current_address_reg[21]_i_1}]
set_property BEL CARRY4 [get_cells {current_address_reg[25]_i_1}]
set_property BEL CARRY4 [get_cells {current_address_reg[29]_i_1}]
set_property BEL CARRY4 [get_cells {current_address_reg[5]_i_1}]
set_property BEL CARRY4 [get_cells {current_address_reg[9]_i_1}]
set_property BEL A6LUT [get_cells {current_state[0]_i_1}]
set_property BEL B6LUT [get_cells {current_state[0]_i_2}]
set_property BEL D6LUT [get_cells {current_state[0]_i_3}]
set_property BEL C6LUT [get_cells {current_state[0]_i_4}]
set_property BEL A6LUT [get_cells {current_state[1]_i_1}]
set_property BEL C5LUT [get_cells {current_state[1]_i_2}]
set_property BEL B6LUT [get_cells {current_state[1]_i_3}]
set_property BEL B6LUT [get_cells {current_state[2]_i_1}]
set_property BEL A6LUT [get_cells {current_state[2]_i_2}]
set_property BEL C6LUT [get_cells {current_state[3]_i_1}]
set_property BEL B6LUT [get_cells {current_state[3]_i_2}]
set_property BEL B6LUT [get_cells {current_state[3]_i_3}]
set_property BEL C6LUT [get_cells {current_state[3]_i_4}]
set_property BEL D6LUT [get_cells {current_state[3]_i_5}]
set_property BEL A6LUT [get_cells {current_state[3]_i_6}]
set_property BEL C6LUT [get_cells data_valid_i_1]
set_property BEL C6LUT [get_cells dfifo_has_enough_room_i_1]
set_property BEL D6LUT [get_cells diff_ns0_carry__0_i_2]
set_property BEL B6LUT [get_cells diff_ns0_carry__0_i_4]
set_property BEL A6LUT [get_cells diff_ns0_carry__0_i_5]
set_property BEL A5LUT [get_cells diff_ns0_carry__1_i_1]
set_property BEL B6LUT [get_cells diff_ns0_carry__1_i_2]
set_property BEL A6LUT [get_cells diff_ns0_carry__1_i_3]
set_property BEL D6LUT [get_cells diff_ns0_carry_i_1]
set_property BEL C6LUT [get_cells diff_ns0_carry_i_2]
set_property BEL B6LUT [get_cells diff_ns0_carry_i_3]
set_property BEL A6LUT [get_cells diff_ns0_carry_i_4]
set_property BEL A5LUT [get_cells diff_ns1_carry__0_i_1]
set_property BEL C6LUT [get_cells {diff_r[0]_i_3}]
set_property BEL D6LUT [get_cells diffs_eq_carry_i_1]
set_property BEL C6LUT [get_cells diffs_eq_carry_i_2]
set_property BEL B6LUT [get_cells diffs_eq_carry_i_3]
set_property BEL A6LUT [get_cells diffs_eq_carry_i_4]
set_property BEL A6LUT [get_cells diffs_eq_carry_i_5]
set_property BEL A6LUT [get_cells diffs_eq_r_i_1]
set_property BEL B6LUT [get_cells {dlyval_dq_r[44]_i_1}]
set_property BEL C6LUT [get_cells {dlyval_dq_r[89]_i_1}]
set_property BEL D6LUT [get_cells {dlyval_dq_r[89]_i_2}]
set_property BEL C6LUT [get_cells {dlyval_r[0]_i_1}]
set_property BEL B6LUT [get_cells {dlyval_r[0]_i_3}]
set_property BEL A6LUT [get_cells {dlyval_r[0]_i_4}]
set_property BEL B6LUT [get_cells {dlyval_r[1]_i_1}]
set_property BEL B6LUT [get_cells {dlyval_r[1]_i_2}]
set_property BEL C6LUT [get_cells {dlyval_r[1]_i_3}]
set_property BEL C6LUT [get_cells {dlyval_r[1]_i_4}]
set_property BEL A6LUT [get_cells {dlyval_r[2]_i_1}]
set_property BEL B6LUT [get_cells {dlyval_r[2]_i_2}]
set_property BEL C6LUT [get_cells {dlyval_r[2]_i_3}]
set_property BEL D6LUT [get_cells {dlyval_r[2]_i_4}]
set_property BEL D6LUT [get_cells {dlyval_r[3]_i_1}]
set_property BEL A6LUT [get_cells {dlyval_r[3]_i_2}]
set_property BEL A5LUT [get_cells {dlyval_r[3]_i_3}]
set_property BEL B6LUT [get_cells {dlyval_r[3]_i_4}]
set_property BEL D6LUT [get_cells {dlyval_r[3]_i_5}]
set_property BEL C6LUT [get_cells {dlyval_r[3]_i_6}]
set_property BEL A5LUT [get_cells {dlyval_r[3]_i_7}]
set_property BEL A6LUT [get_cells {dlyval_r[4]_i_1}]
set_property BEL C6LUT [get_cells {dlyval_r[4]_i_2}]
set_property BEL C5LUT [get_cells {dlyval_r[4]_i_3}]
set_property BEL C6LUT [get_cells {dlyval_r[4]_i_4}]
set_property BEL D6LUT [get_cells {dlyval_r[4]_i_5}]
set_property BEL D6LUT [get_cells {dlyval_r[4]_i_6}]
set_property BEL A6LUT [get_cells {dlyval_r[4]_i_7}]
set_property BEL F7AMUX [get_cells {dlyval_r_reg[0]_i_2}]
set_property BEL A6LUT [get_cells dlyval_r_zero_r_i_1]
set_property BEL C6LUT [get_cells done_r_i_1]
set_property BEL B6LUT [get_cells {drive_on_calib_in_common_0[3]_i_1}]
set_property BEL B6LUT [get_cells {drive_on_calib_in_common_2[3]_i_1}]
set_property BEL A6LUT [get_cells edge_adv_cal_done_i_1]
set_property BEL B6LUT [get_cells edge_adv_cal_done_i_2]
set_property BEL A6LUT [get_cells edge_adv_cal_start_r_i_1]
set_property BEL A6LUT [get_cells edge_adv_cal_start_r_i_1__0]
set_property BEL A6LUT [get_cells edge_aligned_r_i_1]
set_property BEL C6LUT [get_cells edge_aligned_r_i_2]
set_property BEL D6LUT [get_cells {edge_diff_r[0]_i_3}]
set_property BEL B6LUT [get_cells empty_i_1]
set_property BEL C6LUT [get_cells empty_i_2]
set_property BEL D6LUT [get_cells empty_i_3]
set_property BEL A6LUT [get_cells empty_i_4]
set_property BEL D6LUT [get_cells empty_i_5]
set_property BEL B5LUT [get_cells empty_i_6]
set_property BEL A6LUT [get_cells empty_i_7]
set_property BEL B5LUT [get_cells empty_i_8]
set_property BEL D6LUT [get_cells empty_i_9]
set_property BEL A6LUT [get_cells en_mem_latency_i_1]
set_property BEL A6LUT [get_cells end_addr_reached_i_1]
set_property BEL C6LUT [get_cells {eye_sz_cnt_r[0]_i_1}]
set_property BEL D6LUT [get_cells {eye_sz_cnt_r[0]_i_3}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[0]_i_4}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[0]_i_8}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[0]_i_9}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[1]_i_1}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[1]_i_2}]
set_property BEL B6LUT [get_cells {eye_sz_cnt_r[1]_i_3}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[2]_i_1}]
set_property BEL A5LUT [get_cells {eye_sz_cnt_r[2]_i_2}]
set_property BEL C5LUT [get_cells {eye_sz_cnt_r[2]_i_3}]
set_property BEL D6LUT [get_cells {eye_sz_cnt_r[3]_i_1}]
set_property BEL B6LUT [get_cells {eye_sz_cnt_r[3]_i_2}]
set_property BEL D6LUT [get_cells {eye_sz_cnt_r[3]_i_3}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[3]_i_4}]
set_property BEL B6LUT [get_cells {eye_sz_cnt_r[3]_i_5}]
set_property BEL A5LUT [get_cells {eye_sz_cnt_r[3]_i_6}]
set_property BEL B5LUT [get_cells {eye_sz_cnt_r[3]_i_7}]
set_property BEL D6LUT [get_cells {eye_sz_cnt_r[4]_i_1}]
set_property BEL A5LUT [get_cells {eye_sz_cnt_r[4]_i_10}]
set_property BEL A5LUT [get_cells {eye_sz_cnt_r[4]_i_2}]
set_property BEL B6LUT [get_cells {eye_sz_cnt_r[4]_i_4}]
set_property BEL B5LUT [get_cells {eye_sz_cnt_r[4]_i_5}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[4]_i_9}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[5]_i_1}]
set_property BEL B6LUT [get_cells {eye_sz_cnt_r[5]_i_2}]
set_property BEL D6LUT [get_cells {eye_sz_cnt_r[5]_i_3}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[6]_i_1}]
set_property BEL B5LUT [get_cells {eye_sz_cnt_r[6]_i_2}]
set_property BEL C5LUT [get_cells {eye_sz_cnt_r[6]_i_3}]
set_property BEL B6LUT [get_cells {eye_sz_cnt_r[7]_i_1}]
set_property BEL C6LUT [get_cells {eye_sz_cnt_r[7]_i_10}]
set_property BEL C6LUT [get_cells {eye_sz_cnt_r[7]_i_11}]
set_property BEL D6LUT [get_cells {eye_sz_cnt_r[7]_i_12}]
set_property BEL B5LUT [get_cells {eye_sz_cnt_r[7]_i_13}]
set_property BEL C6LUT [get_cells {eye_sz_cnt_r[7]_i_2}]
set_property BEL C6LUT [get_cells {eye_sz_cnt_r[7]_i_3}]
set_property BEL C6LUT [get_cells {eye_sz_cnt_r[7]_i_4}]
set_property BEL D6LUT [get_cells {eye_sz_cnt_r[7]_i_5}]
set_property BEL B5LUT [get_cells {eye_sz_cnt_r[7]_i_6}]
set_property BEL D6LUT [get_cells {eye_sz_cnt_r[7]_i_7}]
set_property BEL A6LUT [get_cells {eye_sz_cnt_r[7]_i_8}]
set_property BEL B6LUT [get_cells {eye_sz_cnt_r[7]_i_9}]
set_property BEL CARRY4 [get_cells {eye_sz_cnt_r_reg[0]_i_2}]
set_property BEL CARRY4 [get_cells {eye_sz_cnt_r_reg[4]_i_3}]
set_property BEL A6LUT [get_cells {eye_width_r[0]_i_1}]
set_property BEL B6LUT [get_cells {eye_width_r[1]_i_1}]
set_property BEL A6LUT [get_cells {eye_width_r[2]_i_1}]
set_property BEL A5LUT [get_cells {eye_width_r[3]_i_1}]
set_property BEL B6LUT [get_cells {eye_width_r[4]_i_1}]
set_property BEL D6LUT [get_cells {eye_width_r[5]_i_1}]
set_property BEL D6LUT [get_cells {eye_width_r[5]_i_2}]
set_property BEL A5LUT [get_cells {eye_width_r[5]_i_3}]
set_property BEL A6LUT [get_cells {eye_width_r[5]_i_4}]
set_property BEL B5LUT [get_cells {eye_width_r[5]_i_5}]
set_property BEL B5LUT [get_cells {eye_width_r[5]_i_6}]
set_property BEL B6LUT [get_cells {fine_delay_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {fine_delay_cnt[0]_i_1__0}]
set_property BEL C6LUT [get_cells {fine_delay_cnt[0]_i_1__1}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[0]_i_1__2}]
set_property BEL C6LUT [get_cells {fine_delay_cnt[0]_i_1__3}]
set_property BEL C6LUT [get_cells {fine_delay_cnt[0]_i_1__4}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[1]_i_1}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[1]_i_1__0}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[1]_i_1__1}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[1]_i_1__2}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[1]_i_1__3}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[1]_i_1__4}]
set_property BEL A5LUT [get_cells {fine_delay_cnt[2]_i_1}]
set_property BEL A5LUT [get_cells {fine_delay_cnt[2]_i_1__0}]
set_property BEL A5LUT [get_cells {fine_delay_cnt[2]_i_1__1}]
set_property BEL A5LUT [get_cells {fine_delay_cnt[2]_i_1__2}]
set_property BEL A5LUT [get_cells {fine_delay_cnt[2]_i_1__3}]
set_property BEL A5LUT [get_cells {fine_delay_cnt[2]_i_1__4}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[3]_i_1}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[3]_i_1__0}]
set_property BEL B6LUT [get_cells {fine_delay_cnt[3]_i_1__1}]
set_property BEL B6LUT [get_cells {fine_delay_cnt[3]_i_1__2}]
set_property BEL B6LUT [get_cells {fine_delay_cnt[3]_i_1__3}]
set_property BEL B6LUT [get_cells {fine_delay_cnt[3]_i_1__4}]
set_property BEL A5LUT [get_cells {fine_delay_cnt[4]_i_1}]
set_property BEL A5LUT [get_cells {fine_delay_cnt[4]_i_1__0}]
set_property BEL B5LUT [get_cells {fine_delay_cnt[4]_i_1__1}]
set_property BEL B5LUT [get_cells {fine_delay_cnt[4]_i_1__2}]
set_property BEL B5LUT [get_cells {fine_delay_cnt[4]_i_1__3}]
set_property BEL B5LUT [get_cells {fine_delay_cnt[4]_i_1__4}]
set_property BEL C6LUT [get_cells {fine_delay_cnt[5]_i_1}]
set_property BEL D6LUT [get_cells {fine_delay_cnt[5]_i_1__0}]
set_property BEL B6LUT [get_cells {fine_delay_cnt[5]_i_1__1}]
set_property BEL C6LUT [get_cells {fine_delay_cnt[5]_i_1__2}]
set_property BEL B6LUT [get_cells {fine_delay_cnt[5]_i_1__3}]
set_property BEL A6LUT [get_cells {fine_delay_cnt[5]_i_1__4}]
set_property BEL C6LUT [get_cells {fine_delay_cnt[5]_i_2}]
set_property BEL D6LUT [get_cells {fine_delay_cnt[5]_i_2__0}]
set_property BEL A6LUT [get_cells first_lane_r_i_1]
set_property BEL A6LUT [get_cells first_load_pulse_i_1]
set_property BEL A5LUT [get_cells first_rising_ps_clk_r_i_1]
set_property BEL A6LUT [get_cells {force_rd_counts[0]_i_1}]
set_property BEL A5LUT [get_cells {force_rd_counts[1]_i_1}]
set_property BEL B6LUT [get_cells {force_rd_counts[2]_i_1}]
set_property BEL B5LUT [get_cells {force_rd_counts[3]_i_1}]
set_property BEL A6LUT [get_cells full_i_1]
set_property BEL B6LUT [get_cells full_i_2]
set_property BEL A5LUT [get_cells full_i_3]
set_property BEL C5LUT [get_cells full_i_4]
set_property BEL A5LUT [get_cells full_i_5]
set_property BEL C6LUT [get_cells full_i_6]
set_property BEL C6LUT [get_cells {gen20_taps.lfsr_q[10]_i_1}]
set_property BEL A6LUT [get_cells {gen20_taps.lfsr_q[11]_i_1}]
set_property BEL A6LUT [get_cells {gen20_taps.lfsr_q[12]_i_1}]
set_property BEL B6LUT [get_cells {gen20_taps.lfsr_q[13]_i_1}]
set_property BEL A6LUT [get_cells {gen20_taps.lfsr_q[13]_i_2}]
set_property BEL A6LUT [get_cells {gen20_taps.lfsr_q[14]_i_1}]
set_property BEL B6LUT [get_cells {gen20_taps.lfsr_q[15]_i_1}]
set_property BEL D6LUT [get_cells {gen20_taps.lfsr_q[18]_i_1}]
set_property BEL C6LUT [get_cells {gen20_taps.lfsr_q[1]_i_1}]
set_property BEL D6LUT [get_cells {gen20_taps.lfsr_q[20]_i_1}]
set_property BEL A6LUT [get_cells {gen20_taps.lfsr_q[2]_i_1}]
set_property BEL A6LUT [get_cells {gen20_taps.lfsr_q[3]_i_1}]
set_property BEL B6LUT [get_cells {gen20_taps.lfsr_q[4]_i_1}]
set_property BEL C6LUT [get_cells {gen20_taps.lfsr_q[5]_i_1}]
set_property BEL A6LUT [get_cells {gen20_taps.lfsr_q[6]_i_1}]
set_property BEL D6LUT [get_cells {gen20_taps.lfsr_q[7]_i_1}]
set_property BEL B6LUT [get_cells {gen20_taps.lfsr_q[8]_i_1}]
set_property BEL B6LUT [get_cells {gen20_taps.lfsr_q[9]_i_1}]
set_property BEL D5LUT [get_cells gen_addr_larger_i_10]
set_property BEL C5LUT [get_cells gen_addr_larger_i_11]
set_property BEL B5LUT [get_cells gen_addr_larger_i_12]
set_property BEL A5LUT [get_cells gen_addr_larger_i_13]
set_property BEL D6LUT [get_cells gen_addr_larger_i_14]
set_property BEL C6LUT [get_cells gen_addr_larger_i_15]
set_property BEL B6LUT [get_cells gen_addr_larger_i_16]
set_property BEL A6LUT [get_cells gen_addr_larger_i_17]
set_property BEL D5LUT [get_cells gen_addr_larger_i_18]
set_property BEL C5LUT [get_cells gen_addr_larger_i_19]
set_property BEL D6LUT [get_cells gen_addr_larger_i_20]
set_property BEL C6LUT [get_cells gen_addr_larger_i_21]
set_property BEL B6LUT [get_cells gen_addr_larger_i_22]
set_property BEL A6LUT [get_cells gen_addr_larger_i_23]
set_property BEL C5LUT [get_cells gen_addr_larger_i_3]
set_property BEL B5LUT [get_cells gen_addr_larger_i_4]
set_property BEL A5LUT [get_cells gen_addr_larger_i_5]
set_property BEL C6LUT [get_cells gen_addr_larger_i_6]
set_property BEL B6LUT [get_cells gen_addr_larger_i_7]
set_property BEL A6LUT [get_cells gen_addr_larger_i_8]
set_property BEL CARRY4 [get_cells gen_addr_larger_reg_i_1]
set_property BEL CARRY4 [get_cells gen_addr_larger_reg_i_2]
set_property BEL CARRY4 [get_cells gen_addr_larger_reg_i_9]
set_property BEL A6LUT [get_cells gen_bl_larger_i_10]
set_property BEL D5LUT [get_cells gen_bl_larger_i_12]
set_property BEL C5LUT [get_cells gen_bl_larger_i_13]
set_property BEL B5LUT [get_cells gen_bl_larger_i_14]
set_property BEL A5LUT [get_cells gen_bl_larger_i_15]
set_property BEL D6LUT [get_cells gen_bl_larger_i_16]
set_property BEL C6LUT [get_cells gen_bl_larger_i_17]
set_property BEL B6LUT [get_cells gen_bl_larger_i_18]
set_property BEL A6LUT [get_cells gen_bl_larger_i_19]
set_property BEL D5LUT [get_cells gen_bl_larger_i_24]
set_property BEL C5LUT [get_cells gen_bl_larger_i_25]
set_property BEL D6LUT [get_cells gen_bl_larger_i_26]
set_property BEL C6LUT [get_cells gen_bl_larger_i_27]
set_property BEL B6LUT [get_cells gen_bl_larger_i_28]
set_property BEL A6LUT [get_cells gen_bl_larger_i_29]
set_property BEL C5LUT [get_cells gen_bl_larger_i_4]
set_property BEL C6LUT [get_cells gen_bl_larger_i_41]
set_property BEL B5LUT [get_cells gen_bl_larger_i_5]
set_property BEL A5LUT [get_cells gen_bl_larger_i_6]
set_property BEL D6LUT [get_cells gen_bl_larger_i_7]
set_property BEL C6LUT [get_cells gen_bl_larger_i_8]
set_property BEL B6LUT [get_cells gen_bl_larger_i_9]
set_property BEL CARRY4 [get_cells gen_bl_larger_reg_i_1]
set_property BEL CARRY4 [get_cells gen_bl_larger_reg_i_11]
set_property BEL CARRY4 [get_cells gen_bl_larger_reg_i_2]
set_property BEL CARRY4 [get_cells gen_bl_larger_reg_i_20]
set_property BEL CARRY4 [get_cells gen_bl_larger_reg_i_3]
set_property BEL CARRY4 [get_cells gen_bl_larger_reg_i_30]
set_property BEL CARRY4 [get_cells gen_bl_larger_reg_i_31]
set_property BEL D6LUT [get_cells gen_mmcm.mmcm_i_i_1]
set_property BEL A6LUT [get_cells {gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1}]
set_property BEL B6LUT [get_cells {gen_rd_valid[0].u_vld_gen_srl_inst_i_1}]
set_property BEL C5LUT [get_cells gen_v6_cmd_rdy.cmd_rdy_o_i_1]
set_property BEL A6LUT [get_cells hyst_warmup_r_i_2]
set_property BEL B6LUT [get_cells hyst_warmup_r_i_3]
set_property BEL C5LUT [get_cells i__carry__0_i_1]
set_property BEL D6LUT [get_cells i__carry__0_i_1__0]
set_property BEL B6LUT [get_cells i__carry__0_i_1__1]
set_property BEL D6LUT [get_cells i__carry__0_i_2]
set_property BEL C6LUT [get_cells i__carry__0_i_2__0]
set_property BEL A6LUT [get_cells i__carry__0_i_2__1]
set_property BEL C6LUT [get_cells i__carry__0_i_3]
set_property BEL B6LUT [get_cells i__carry__0_i_3__0]
set_property BEL B6LUT [get_cells i__carry__0_i_4]
set_property BEL A6LUT [get_cells i__carry__0_i_4__0]
set_property BEL A6LUT [get_cells i__carry__0_i_5]
set_property BEL A6LUT [get_cells i__carry__1_i_1]
set_property BEL D6LUT [get_cells i__carry_i_1]
set_property BEL D6LUT [get_cells i__carry_i_1__0]
set_property BEL D6LUT [get_cells i__carry_i_1__1]
set_property BEL C6LUT [get_cells i__carry_i_2]
set_property BEL C6LUT [get_cells i__carry_i_2__0]
set_property BEL C6LUT [get_cells i__carry_i_2__1]
set_property BEL B6LUT [get_cells i__carry_i_3]
set_property BEL B6LUT [get_cells i__carry_i_3__0]
set_property BEL B6LUT [get_cells i__carry_i_3__1]
set_property BEL A6LUT [get_cells i__carry_i_4]
set_property BEL A6LUT [get_cells i__carry_i_4__0]
set_property BEL A6LUT [get_cells i__carry_i_4__1]
set_property BEL D6LUT [get_cells i__i_1]
set_property BEL A6LUT [get_cells if_empty_r_i_1]
set_property BEL D6LUT [get_cells inc_byte_cnt_i_2]
set_property BEL C5LUT [get_cells inc_byte_cnt_i_3]
set_property BEL A6LUT [get_cells inc_r_i_1]
set_property BEL A6LUT [get_cells inc_r_i_2]
set_property BEL C6LUT [get_cells inc_r_i_3]
set_property BEL D6LUT [get_cells inc_r_i_4]
set_property BEL C6LUT [get_cells inc_r_i_5]
set_property BEL B6LUT [get_cells init_calib_complete_r_i_1]
set_property BEL A6LUT [get_cells init_calib_complete_r_i_2]
set_property BEL A5LUT [get_cells init_calib_complete_r_i_3]
set_property BEL A6LUT [get_cells {init_rd_cmd_r[0]_i_1}]
set_property BEL B6LUT [get_cells {init_rd_cmd_r[0]_i_2}]
set_property BEL C6LUT [get_cells {init_rd_cmd_r[0]_i_3}]
set_property BEL B6LUT [get_cells {init_rd_cmd_r[0]_i_4}]
set_property BEL B6LUT [get_cells {init_wr_cmd_r[1]_i_1}]
set_property BEL D6LUT [get_cells {init_wr_cmd_r[1]_i_2}]
set_property BEL A6LUT [get_cells {init_wr_cmd_r[1]_i_3}]
set_property BEL A6LUT [get_cells {init_wr_cmd_r[1]_i_4}]
set_property BEL C6LUT [get_cells {init_wr_cmd_r[1]_i_5}]
set_property BEL A6LUT [get_cells {init_wr_data0_r[16]_i_1}]
set_property BEL A6LUT [get_cells {instr_out[0]_i_1}]
set_property BEL A6LUT [get_cells instr_vld_i_1]
set_property BEL B6LUT [get_cells inv_poc_sample_r_i_1]
set_property BEL C6LUT [get_cells inv_poc_sample_r_i_2]
set_property BEL A6LUT [get_cells io_fifo_rden_cal_done_r_i_1]
set_property BEL A6LUT [get_cells {iob_addr_rise1[0]_i_1}]
set_property BEL A6LUT [get_cells {iob_addr_rise1[10]_i_1}]
set_property BEL A6LUT [get_cells {iob_addr_rise1[11]_i_1}]
set_property BEL A6LUT [get_cells {iob_addr_rise1[12]_i_1}]
set_property BEL B6LUT [get_cells {iob_addr_rise1[13]_i_1}]
set_property BEL A6LUT [get_cells {iob_addr_rise1[14]_i_1}]
set_property BEL A5LUT [get_cells {iob_addr_rise1[15]_i_1}]
set_property BEL A5LUT [get_cells {iob_addr_rise1[16]_i_1}]
set_property BEL B6LUT [get_cells {iob_addr_rise1[17]_i_1}]
set_property BEL A5LUT [get_cells {iob_addr_rise1[18]_i_1}]
set_property BEL C6LUT [get_cells {iob_addr_rise1[19]_i_1}]
set_property BEL A5LUT [get_cells {iob_addr_rise1[1]_i_1}]
set_property BEL B6LUT [get_cells {iob_addr_rise1[2]_i_1}]
set_property BEL B5LUT [get_cells {iob_addr_rise1[3]_i_1}]
set_property BEL A6LUT [get_cells {iob_addr_rise1[4]_i_1}]
set_property BEL B5LUT [get_cells {iob_addr_rise1[5]_i_1}]
set_property BEL A5LUT [get_cells {iob_addr_rise1[6]_i_1}]
set_property BEL A5LUT [get_cells {iob_addr_rise1[7]_i_1}]
set_property BEL C5LUT [get_cells {iob_addr_rise1[8]_i_1}]
set_property BEL B5LUT [get_cells {iob_addr_rise1[9]_i_1}]
set_property BEL A6LUT [get_cells {iserdes_comp_r[0]_i_1}]
set_property BEL D6LUT [get_cells {iserdes_comp_r[0]_i_2}]
set_property BEL A6LUT [get_cells {iserdes_comp_r[1]_i_1}]
set_property BEL D6LUT [get_cells {iserdes_comp_r[1]_i_2}]
set_property BEL A6LUT [get_cells {iserdes_comp_r[2]_i_1}]
set_property BEL B6LUT [get_cells {iserdes_comp_r[2]_i_2}]
set_property BEL A6LUT [get_cells {iserdes_comp_r[3]_i_1}]
set_property BEL D6LUT [get_cells {iserdes_comp_r[3]_i_2}]
set_property BEL A6LUT [get_cells {k_left_cnt_r[0]_i_1}]
set_property BEL A6LUT [get_cells {k_left_cnt_r[1]_i_1}]
set_property BEL B6LUT [get_cells {k_left_cnt_r[2]_i_1}]
set_property BEL C6LUT [get_cells {k_left_cnt_r[3]_i_1}]
set_property BEL A6LUT [get_cells {k_left_cnt_r[4]_i_1}]
set_property BEL C5LUT [get_cells {k_left_cnt_r[4]_i_2}]
set_property BEL C6LUT [get_cells {k_left_cnt_r[5]_i_1}]
set_property BEL C6LUT [get_cells {k_left_cnt_r[5]_i_2}]
set_property BEL B6LUT [get_cells {k_left_cnt_r[5]_i_3}]
set_property BEL C6LUT [get_cells {k_left_cnt_r[5]_i_4}]
set_property BEL A6LUT [get_cells {klane_stg3_left_r[0]_i_1}]
set_property BEL A5LUT [get_cells {klane_stg3_left_r[1]_i_1}]
set_property BEL C5LUT [get_cells {klane_stg3_left_r[2]_i_1}]
set_property BEL B5LUT [get_cells {klane_stg3_left_r[3]_i_1}]
set_property BEL A5LUT [get_cells {klane_stg3_left_r[4]_i_1}]
set_property BEL B6LUT [get_cells {klane_stg3_left_r[5]_i_1}]
set_property BEL A5LUT [get_cells {klane_stg3_left_r[5]_i_2}]
set_property BEL A6LUT [get_cells {klane_stg3_left_r[5]_i_3}]
set_property BEL C5LUT [get_cells ktap_at_left_edge_r_i_1]
set_property BEL B6LUT [get_cells ktap_at_right_edge_r_i_1]
set_property BEL A6LUT [get_cells ktap_at_right_edge_r_i_2]
set_property BEL D6LUT [get_cells ktap_at_right_edge_r_i_3]
set_property BEL C6LUT [get_cells ktap_at_right_edge_r_i_4]
set_property BEL D6LUT [get_cells ktap_at_right_edge_r_i_5]
set_property BEL D6LUT [get_cells {left_r[0]_i_1}]
set_property BEL A6LUT [get_cells {left_r[1]_i_1}]
set_property BEL A6LUT [get_cells {left_r[2]_i_1}]
set_property BEL B6LUT [get_cells {left_r[3]_i_1}]
set_property BEL C6LUT [get_cells {left_r[4]_i_1}]
set_property BEL A6LUT [get_cells {left_r[5]_i_1}]
set_property BEL C6LUT [get_cells {left_r[5]_i_2}]
set_property BEL A5LUT [get_cells {left_r[5]_i_3}]
set_property BEL C6LUT [get_cells {left_r[5]_i_4}]
set_property BEL B5LUT [get_cells {left_slew_r[0]_i_18}]
set_property BEL B6LUT [get_cells {left_slew_r[3]_i_15}]
set_property BEL A6LUT [get_cells {left_slew_r[3]_i_20}]
set_property BEL D6LUT [get_cells {left_slew_r[3]_i_5}]
set_property BEL A6LUT [get_cells lower_end_matched_i_1]
set_property BEL A6LUT [get_cells {match_out_r[0]_i_1}]
set_property BEL B6LUT [get_cells {match_out_r[1]_i_1}]
set_property BEL B6LUT [get_cells {match_out_r[2]_i_1}]
set_property BEL A6LUT [get_cells {match_out_r[3]_i_1}]
set_property BEL B5LUT [get_cells {match_out_r[3]_i_2}]
set_property BEL D6LUT [get_cells {match_out_r[4]_i_1}]
set_property BEL A6LUT [get_cells {match_out_r[4]_i_2}]
set_property BEL B6LUT [get_cells {match_out_r[4]_i_3}]
set_property BEL B6LUT [get_cells {match_out_r[4]_i_4}]
set_property BEL D6LUT [get_cells {match_out_r[4]_i_5}]
set_property BEL B5LUT [get_cells {max_lat_inst.max_latency[0]_i_1}]
set_property BEL A5LUT [get_cells {max_lat_inst.max_latency[1]_i_1}]
set_property BEL A6LUT [get_cells {max_lat_inst.max_latency[2]_i_1}]
set_property BEL A5LUT [get_cells {max_lat_inst.max_latency[3]_i_1}]
set_property BEL B6LUT [get_cells {max_lat_inst.max_latency[4]_i_1}]
set_property BEL A6LUT [get_cells {max_lat_inst.max_latency[4]_i_2}]
set_property BEL C6LUT [get_cells {max_lat_inst.max_latency[4]_i_3}]
set_property BEL B6LUT [get_cells {max_lat_inst.max_latency[4]_i_4}]
set_property BEL A6LUT [get_cells {max_lat_inst.max_latency[4]_i_5}]
set_property BEL A6LUT [get_cells {max_lat_inst.mem_cntr[0]_i_1}]
set_property BEL C6LUT [get_cells {max_lat_inst.mem_cntr[1]_i_1}]
set_property BEL A5LUT [get_cells {max_lat_inst.mem_cntr[2]_i_1}]
set_property BEL B6LUT [get_cells {max_lat_inst.mem_cntr[3]_i_1}]
set_property BEL D6LUT [get_cells {max_lat_inst.mem_cntr[4]_i_1}]
set_property BEL B6LUT [get_cells {max_lat_inst.mem_cntr[4]_i_2}]
set_property BEL B5LUT [get_cells {max_lat_inst.mem_cntr[4]_i_3}]
set_property BEL B6LUT [get_cells max_lat_inst.mem_cntr_done_i_1]
set_property BEL C6LUT [get_cells max_lat_inst.mem_cntr_done_i_2]
set_property BEL A6LUT [get_cells {mem_lat_inst[0].fd0_vld[0]_i_1}]
set_property BEL C6LUT [get_cells {mem_lat_inst[0].fd0_vld[0]_i_2}]
set_property BEL A5LUT [get_cells {mem_lat_inst[0].fd1_bslip_vld[0]_i_1}]
set_property BEL C6LUT [get_cells {mem_lat_inst[0].fd1_vld[0]_i_1}]
set_property BEL D6LUT [get_cells {mem_lat_inst[0].fd1_vld[0]_i_2}]
set_property BEL C6LUT [get_cells {mem_lat_inst[0].latency_cntr[0][0]_i_1}]
set_property BEL D6LUT [get_cells {mem_lat_inst[0].latency_cntr[0][1]_i_1}]
set_property BEL A6LUT [get_cells {mem_lat_inst[0].latency_cntr[0][2]_i_1}]
set_property BEL B6LUT [get_cells {mem_lat_inst[0].latency_cntr[0][3]_i_1}]
set_property BEL D6LUT [get_cells {mem_lat_inst[0].latency_cntr[0][4]_i_1}]
set_property BEL B5LUT [get_cells {mem_lat_inst[0].latency_cntr[0][4]_i_2}]
set_property BEL A5LUT [get_cells {mem_lat_inst[0].latency_cntr[0][4]_i_3}]
set_property BEL B6LUT [get_cells {mem_lat_inst[0].latency_measured[0]_i_1}]
set_property BEL A6LUT [get_cells {mem_lat_inst[0].rd0_vld[0]_i_1}]
set_property BEL C6LUT [get_cells {mem_lat_inst[0].rd0_vld[0]_i_2}]
set_property BEL A6LUT [get_cells {mem_lat_inst[0].rd1_bslip_vld[0]_i_1}]
set_property BEL A6LUT [get_cells {mem_lat_inst[0].rd1_vld[0]_i_1}]
set_property BEL B6LUT [get_cells {mem_lat_inst[0].rd1_vld[0]_i_2}]
set_property BEL A6LUT [get_cells {mem_lat_inst[1].fd0_vld[1]_i_1}]
set_property BEL B6LUT [get_cells {mem_lat_inst[1].fd0_vld[1]_i_2}]
set_property BEL A5LUT [get_cells {mem_lat_inst[1].fd1_bslip_vld[1]_i_1}]
set_property BEL A6LUT [get_cells {mem_lat_inst[1].fd1_vld[1]_i_1}]
set_property BEL C6LUT [get_cells {mem_lat_inst[1].fd1_vld[1]_i_2}]
set_property BEL C6LUT [get_cells {mem_lat_inst[1].latency_cntr[1][0]_i_1}]
set_property BEL D6LUT [get_cells {mem_lat_inst[1].latency_cntr[1][1]_i_1}]
set_property BEL A6LUT [get_cells {mem_lat_inst[1].latency_cntr[1][2]_i_1}]
set_property BEL B6LUT [get_cells {mem_lat_inst[1].latency_cntr[1][3]_i_1}]
set_property BEL D6LUT [get_cells {mem_lat_inst[1].latency_cntr[1][4]_i_1}]
set_property BEL B5LUT [get_cells {mem_lat_inst[1].latency_cntr[1][4]_i_2}]
set_property BEL A5LUT [get_cells {mem_lat_inst[1].latency_cntr[1][4]_i_3}]
set_property BEL C6LUT [get_cells {mem_lat_inst[1].latency_measured[1]_i_1}]
set_property BEL B6LUT [get_cells {mem_lat_inst[1].rd0_vld[1]_i_1}]
set_property BEL D6LUT [get_cells {mem_lat_inst[1].rd0_vld[1]_i_2}]
set_property BEL C6LUT [get_cells {mem_lat_inst[1].rd1_bslip_vld[1]_i_1}]
set_property BEL A6LUT [get_cells {mem_lat_inst[1].rd1_vld[1]_i_1}]
set_property BEL B6LUT [get_cells {mem_lat_inst[1].rd1_vld[1]_i_2}]
set_property BEL D5LUT [get_cells mem_pattern_init_done_o0_carry__0_i_1]
set_property BEL C5LUT [get_cells mem_pattern_init_done_o0_carry__0_i_2]
set_property BEL D6LUT [get_cells mem_pattern_init_done_o0_carry__0_i_3]
set_property BEL C6LUT [get_cells mem_pattern_init_done_o0_carry__0_i_4]
set_property BEL B6LUT [get_cells mem_pattern_init_done_o0_carry__0_i_5]
set_property BEL A6LUT [get_cells mem_pattern_init_done_o0_carry__0_i_6]
set_property BEL D5LUT [get_cells mem_pattern_init_done_o0_carry__1_i_1]
set_property BEL C5LUT [get_cells mem_pattern_init_done_o0_carry__1_i_2]
set_property BEL B5LUT [get_cells mem_pattern_init_done_o0_carry__1_i_3]
set_property BEL A5LUT [get_cells mem_pattern_init_done_o0_carry__1_i_4]
set_property BEL D6LUT [get_cells mem_pattern_init_done_o0_carry__1_i_5]
set_property BEL C6LUT [get_cells mem_pattern_init_done_o0_carry__1_i_6]
set_property BEL B6LUT [get_cells mem_pattern_init_done_o0_carry__1_i_7]
set_property BEL A6LUT [get_cells mem_pattern_init_done_o0_carry__1_i_8]
set_property BEL D5LUT [get_cells mem_pattern_init_done_o0_carry__2_i_1]
set_property BEL C5LUT [get_cells mem_pattern_init_done_o0_carry__2_i_2]
set_property BEL B5LUT [get_cells mem_pattern_init_done_o0_carry__2_i_3]
set_property BEL A5LUT [get_cells mem_pattern_init_done_o0_carry__2_i_4]
set_property BEL D6LUT [get_cells mem_pattern_init_done_o0_carry__2_i_5]
set_property BEL C6LUT [get_cells mem_pattern_init_done_o0_carry__2_i_6]
set_property BEL B6LUT [get_cells mem_pattern_init_done_o0_carry__2_i_7]
set_property BEL A6LUT [get_cells mem_pattern_init_done_o0_carry__2_i_8]
set_property BEL C5LUT [get_cells mem_pattern_init_done_o0_carry_i_1]
set_property BEL B5LUT [get_cells mem_pattern_init_done_o0_carry_i_2]
set_property BEL A5LUT [get_cells mem_pattern_init_done_o0_carry_i_3]
set_property BEL D6LUT [get_cells mem_pattern_init_done_o0_carry_i_4]
set_property BEL C6LUT [get_cells mem_pattern_init_done_o0_carry_i_5]
set_property BEL B6LUT [get_cells mem_pattern_init_done_o0_carry_i_6]
set_property BEL A6LUT [get_cells mem_pattern_init_done_o0_carry_i_7]
set_property BEL B6LUT [get_cells mem_pattern_init_done_o_i_1]
set_property BEL C6LUT [get_cells mem_reg_0_15_30_35_i_1]
set_property BEL D6LUT [get_cells mem_reg_0_3_0_5_i_1]
set_property BEL B6LUT [get_cells mem_reg_0_3_24_29_i_1]
set_property BEL B6LUT [get_cells mem_reg_0_7_0_5_i_1]
set_property BEL D6LUT [get_cells mem_reg_0_7_0_5_i_1__0]
set_property BEL C6LUT [get_cells mem_reg_0_7_0_5_i_1__1]
set_property BEL B6LUT [get_cells mem_reg_0_7_6_11_i_1]
set_property BEL A6LUT [get_cells memory_fd0_0_reg_0_15_0_3_i_1]
set_property BEL A6LUT [get_cells memory_fd0_0_reg_0_15_0_3_i_1__0]
set_property BEL A6LUT [get_cells memory_fd0_0_reg_0_15_0_3_i_2]
set_property BEL A6LUT [get_cells memory_fd0_0_reg_0_15_0_3_i_2__0]
set_property BEL A6LUT [get_cells memory_fd0_0_reg_0_15_0_3_i_3]
set_property BEL A6LUT [get_cells memory_fd0_0_reg_0_15_0_3_i_3__0]
set_property BEL A6LUT [get_cells memory_fd0_0_reg_0_15_0_3_i_4]
set_property BEL A6LUT [get_cells memory_fd0_0_reg_0_15_0_3_i_4__0]
set_property BEL A6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_1]
set_property BEL B6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_1__0]
set_property BEL B6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_2]
set_property BEL C6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_2__0]
set_property BEL C6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_3]
set_property BEL A6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_3__0]
set_property BEL A6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_4]
set_property BEL A6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_4__0]
set_property BEL B6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_5]
set_property BEL A6LUT [get_cells memory_fd0_1_reg_0_15_0_4_i_5__0]
set_property BEL A6LUT [get_cells memory_fd1_0_reg_0_15_0_3_i_1]
set_property BEL A6LUT [get_cells memory_fd1_0_reg_0_15_0_3_i_1__0]
set_property BEL C6LUT [get_cells memory_fd1_0_reg_0_15_0_3_i_2]
set_property BEL B6LUT [get_cells memory_fd1_0_reg_0_15_0_3_i_2__0]
set_property BEL C6LUT [get_cells memory_fd1_0_reg_0_15_0_3_i_3]
set_property BEL B6LUT [get_cells memory_fd1_0_reg_0_15_0_3_i_3__0]
set_property BEL B6LUT [get_cells memory_fd1_0_reg_0_15_0_3_i_4]
set_property BEL C6LUT [get_cells memory_fd1_0_reg_0_15_0_3_i_4__0]
set_property BEL A6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_1]
set_property BEL D6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_1__0]
set_property BEL C6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_2]
set_property BEL A6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_2__0]
set_property BEL D6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_3]
set_property BEL B6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_3__0]
set_property BEL B6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_4]
set_property BEL C6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_4__0]
set_property BEL A6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_5]
set_property BEL C6LUT [get_cells memory_fd1_1_reg_0_15_0_4_i_5__0]
set_property BEL B6LUT [get_cells memory_rd0_0_reg_0_15_0_3_i_1]
set_property BEL B6LUT [get_cells memory_rd0_0_reg_0_15_0_3_i_1__0]
set_property BEL B6LUT [get_cells memory_rd0_0_reg_0_15_0_3_i_2]
set_property BEL C6LUT [get_cells memory_rd0_0_reg_0_15_0_3_i_2__0]
set_property BEL A6LUT [get_cells memory_rd0_0_reg_0_15_0_3_i_3]
set_property BEL C6LUT [get_cells memory_rd0_0_reg_0_15_0_3_i_3__0]
set_property BEL C6LUT [get_cells memory_rd0_0_reg_0_15_0_3_i_4]
set_property BEL B6LUT [get_cells memory_rd0_0_reg_0_15_0_3_i_4__0]
set_property BEL B6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_1]
set_property BEL A6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_1__0]
set_property BEL B6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_2]
set_property BEL D6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_2__0]
set_property BEL C6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_3]
set_property BEL B6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_3__0]
set_property BEL C6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_4]
set_property BEL C6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_4__0]
set_property BEL D6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_5]
set_property BEL D6LUT [get_cells memory_rd0_1_reg_0_15_0_4_i_5__0]
set_property BEL D6LUT [get_cells memory_rd1_0_reg_0_15_0_3_i_1]
set_property BEL B6LUT [get_cells memory_rd1_0_reg_0_15_0_3_i_1__0]
set_property BEL D6LUT [get_cells memory_rd1_0_reg_0_15_0_3_i_2]
set_property BEL D6LUT [get_cells memory_rd1_0_reg_0_15_0_3_i_2__0]
set_property BEL D6LUT [get_cells memory_rd1_0_reg_0_15_0_3_i_3]
set_property BEL D6LUT [get_cells memory_rd1_0_reg_0_15_0_3_i_3__0]
set_property BEL A6LUT [get_cells memory_rd1_0_reg_0_15_0_3_i_4]
set_property BEL C6LUT [get_cells memory_rd1_0_reg_0_15_0_3_i_4__0]
set_property BEL C6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_1]
set_property BEL B6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_1__0]
set_property BEL D6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_2]
set_property BEL D6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_2__0]
set_property BEL D6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_3]
set_property BEL D6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_3__0]
set_property BEL D6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_4]
set_property BEL D6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_4__0]
set_property BEL B6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_5]
set_property BEL B6LUT [get_cells memory_rd1_1_reg_0_15_0_4_i_5__0]
set_property BEL C6LUT [get_cells min_eye_r_i_1]
set_property BEL B5LUT [get_cells mmcm_edge_detect_rdy_r_i_1]
set_property BEL B6LUT [get_cells mmcm_edge_detect_rdy_r_i_2]
set_property BEL C6LUT [get_cells mmcm_edge_detect_rdy_r_i_3]
set_property BEL A6LUT [get_cells mmcm_edge_detect_rdy_r_i_4]
set_property BEL A6LUT [get_cells mmcm_edge_detect_rdy_r_i_5]
set_property BEL C6LUT [get_cells mmcm_hi0_r_i_1]
set_property BEL D6LUT [get_cells mod_sub0_return0__0_carry__0_i_1]
set_property BEL C6LUT [get_cells mod_sub0_return0__0_carry__0_i_2]
set_property BEL B6LUT [get_cells mod_sub0_return0__0_carry__0_i_3]
set_property BEL A6LUT [get_cells mod_sub0_return0__0_carry__0_i_4]
set_property BEL D6LUT [get_cells mod_sub0_return0__0_carry_i_1]
set_property BEL C6LUT [get_cells mod_sub0_return0__0_carry_i_2]
set_property BEL B6LUT [get_cells mod_sub0_return0__0_carry_i_3]
set_property BEL A6LUT [get_cells mod_sub0_return0__0_carry_i_4]
set_property BEL D6LUT [get_cells mod_sub0_return0_carry__0_i_2]
set_property BEL C6LUT [get_cells mod_sub0_return0_carry__0_i_3]
set_property BEL A6LUT [get_cells mod_sub0_return0_carry__0_i_5]
set_property BEL D6LUT [get_cells mod_sub0_return0_carry_i_1]
set_property BEL C6LUT [get_cells mod_sub0_return0_carry_i_2]
set_property BEL B6LUT [get_cells mod_sub0_return0_carry_i_3]
set_property BEL A6LUT [get_cells mod_sub0_return0_carry_i_4]
set_property BEL D6LUT [get_cells mod_sub_return0__0_carry__0_i_1]
set_property BEL C6LUT [get_cells mod_sub_return0__0_carry__0_i_2]
set_property BEL B6LUT [get_cells mod_sub_return0__0_carry__0_i_3]
set_property BEL A6LUT [get_cells mod_sub_return0__0_carry__0_i_4]
set_property BEL D6LUT [get_cells mod_sub_return0__0_carry_i_1]
set_property BEL C6LUT [get_cells mod_sub_return0__0_carry_i_2]
set_property BEL B6LUT [get_cells mod_sub_return0__0_carry_i_3]
set_property BEL A6LUT [get_cells mod_sub_return0__0_carry_i_4]
set_property BEL D6LUT [get_cells mod_sub_return0_carry__0_i_2]
set_property BEL C6LUT [get_cells mod_sub_return0_carry__0_i_3]
set_property BEL A6LUT [get_cells mod_sub_return0_carry__0_i_5]
set_property BEL D6LUT [get_cells mod_sub_return0_carry_i_1]
set_property BEL C6LUT [get_cells mod_sub_return0_carry_i_2]
set_property BEL B6LUT [get_cells mod_sub_return0_carry_i_3]
set_property BEL A6LUT [get_cells mod_sub_return0_carry_i_4]
set_property BEL A6LUT [get_cells mode_load_d1_i_1]
set_property BEL A6LUT [get_cells mode_load_pulse_i_1]
set_property BEL A6LUT [get_cells {mux_data_fall0_r[0]_i_1}]
set_property BEL A6LUT [get_cells {mux_data_fall0_r[11]_i_1}]
set_property BEL B6LUT [get_cells {mux_data_fall0_r[13]_i_1}]
set_property BEL A6LUT [get_cells {mux_data_fall0_r[2]_i_1}]
set_property BEL A6LUT [get_cells {mux_data_fall0_r[4]_i_1}]
set_property BEL A5LUT [get_cells {mux_data_fall0_r[6]_i_1}]
set_property BEL A5LUT [get_cells {mux_data_fall0_r[8]_i_1}]
set_property BEL A5LUT [get_cells {mux_data_fall0_r[9]_i_1}]
set_property BEL A6LUT [get_cells {mux_data_rise0_r[16]_i_1}]
set_property BEL A6LUT [get_cells {mux_data_rise1_r[10]_i_1}]
set_property BEL B6LUT [get_cells {mux_data_rise1_r[12]_i_1}]
set_property BEL A6LUT [get_cells {mux_data_rise1_r[13]_i_1}]
set_property BEL B5LUT [get_cells {mux_data_rise1_r[4]_i_1}]
set_property BEL A5LUT [get_cells {mux_data_rise1_r[6]_i_1}]
set_property BEL A5LUT [get_cells {mux_data_rise1_r[8]_i_1}]
set_property BEL A6LUT [get_cells my_empty_i_1]
set_property BEL A6LUT [get_cells my_empty_i_1__0]
set_property BEL C5LUT [get_cells my_empty_i_2]
set_property BEL A5LUT [get_cells my_empty_i_2__0]
set_property BEL A6LUT [get_cells {my_full[3]_i_1}]
set_property BEL A6LUT [get_cells {my_full[3]_i_1__0}]
set_property BEL A6LUT [get_cells {my_full[3]_i_1__1}]
set_property BEL A6LUT [get_cells {my_full[3]_i_1__2}]
set_property BEL B6LUT [get_cells my_full_i_1]
set_property BEL B6LUT [get_cells my_full_i_1__0]
set_property BEL C6LUT [get_cells my_full_i_2]
set_property BEL A6LUT [get_cells my_full_i_2__0]
set_property BEL B6LUT [get_cells {next_lane_r[0]_i_1}]
set_property BEL B5LUT [get_cells {next_lane_r[1]_i_1}]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_10]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_10__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_10__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_10__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_11]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_11__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_11__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_11__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_12]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_12__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_12__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_12__2]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_13]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_13__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_13__1]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_13__2]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_14]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_14__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_14__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_14__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_15]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_15__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_15__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_15__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_16]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_16__0]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_16__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_16__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_17]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_17__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_17__1]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_17__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_18]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_18__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_18__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_18__2]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_19]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_19__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_19__1]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_19__2]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_1__0]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_1__1]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_1__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_20]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_20__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_20__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_20__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_21]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_21__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_21__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_21__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_22]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_22__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_22__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_22__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_23]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_23__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_23__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_23__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_24]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_24__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_24__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_24__2]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_25]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_25__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_25__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_25__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_26]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_26__0]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_26__1]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_26__2]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_27]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_27__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_27__1]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_27__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_28]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_28__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_28__1]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_28__2]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_29]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_29__0]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_29__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_29__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_2__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_2__1]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_2__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_3]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_30]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_30__0]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_30__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_30__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_31]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_31__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_31__1]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_31__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_32]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_32__0]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_32__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_32__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_33]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_33__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_33__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_33__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_34]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_34__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_34__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_34__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_35]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_35__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_35__1]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_35__2]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_36]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_36__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_36__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_36__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_37]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_37__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_37__1]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_37__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_38]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_38__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_38__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_38__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_39]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_39__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_39__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_39__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_3__0]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_3__1]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_3__2]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_4]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_40]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_40__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_40__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_40__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_41]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_41__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_41__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_41__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_42]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_42__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_42__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_42__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_43]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_43__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_43__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_43__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_44]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_44__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_44__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_44__2]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_45]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_45__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_45__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_45__2]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_46]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_46__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_46__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_46__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_47]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_47__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_47__1]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_47__2]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_48]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_48__0]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_48__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_48__2]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_49]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_49__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_49__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_49__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_4__0]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_4__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_4__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_5]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_50]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_50__0]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_50__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_50__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_51]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_51__0]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_51__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_51__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_52]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_52__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_52__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_52__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_53]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_53__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_53__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_53__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_54]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_54__0]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_54__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_54__2]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_55]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_55__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_55__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_55__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_56]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_56__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_56__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_56__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_57]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_57__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_57__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_57__2]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_58]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_58__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_58__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_58__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_59]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_59__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_59__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_59__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_5__0]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_5__1]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_5__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_6]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_60]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_60__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_60__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_60__2]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_61]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_61__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_61__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_61__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_62]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_62__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_62__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_62__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_63]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_63__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_63__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_63__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_64]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_64__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_64__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_64__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_65]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_65__0]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_65__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_65__2]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_66]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_66__0]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_66__1]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_66__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_67]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_67__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_67__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_67__2]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_68]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_68__0]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_68__1]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_68__2]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_69]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_69__0]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_69__1]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_69__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_6__0]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_6__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_6__2]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_7]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_70]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_70__0]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_70__1]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_70__2]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_71]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_71__0]
set_property BEL D5LUT [get_cells out_fifo_inst.out_fifo_i_71__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_71__2]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_72]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_72__0]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_72__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_72__2]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_73]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_73__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_73__1]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_73__2]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_74]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_74__0]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_74__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_75]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_75__0]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_75__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_76]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_76__0]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_76__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_77]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_77__0]
set_property BEL D6LUT [get_cells out_fifo_inst.out_fifo_i_77__1]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_78]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_78__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_78__1]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_79]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_79__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_79__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_7__0]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_7__1]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_7__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_8]
set_property BEL C6LUT [get_cells out_fifo_inst.out_fifo_i_80]
set_property BEL C5LUT [get_cells out_fifo_inst.out_fifo_i_81]
set_property BEL A6LUT [get_cells out_fifo_inst.out_fifo_i_8__0]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_8__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_8__2]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_9]
set_property BEL A5LUT [get_cells out_fifo_inst.out_fifo_i_9__0]
set_property BEL B6LUT [get_cells out_fifo_inst.out_fifo_i_9__1]
set_property BEL B5LUT [get_cells out_fifo_inst.out_fifo_i_9__2]
set_property BEL C6LUT [get_cells {pc_cmd[2]_i_1}]
set_property BEL B6LUT [get_cells {pc_cmd[2]_i_2}]
set_property BEL C6LUT [get_cells {pc_command_offset[4]_i_1}]
set_property BEL D6LUT [get_cells {pc_data_offset[0]_i_1}]
set_property BEL A6LUT [get_cells {pc_data_offset[5]_i_1}]
set_property BEL C6LUT [get_cells {phy_init_r[12]_i_1}]
set_property BEL B5LUT [get_cells {phy_init_r[12]_i_2}]
set_property BEL C6LUT [get_cells {phy_init_r[13]_i_1}]
set_property BEL D6LUT [get_cells {phy_init_r[14]_i_1}]
set_property BEL B6LUT [get_cells {phy_init_r[14]_i_2}]
set_property BEL C6LUT [get_cells {phy_init_r[14]_i_3}]
set_property BEL C6LUT [get_cells {phy_init_r[14]_i_4}]
set_property BEL D6LUT [get_cells {phy_init_r[14]_i_5}]
set_property BEL D6LUT [get_cells {phy_init_r[14]_i_6}]
set_property BEL D6LUT [get_cells {phy_init_r[1]_i_1}]
set_property BEL A5LUT [get_cells {phy_init_r[1]_i_2}]
set_property BEL A5LUT [get_cells {phy_init_r[1]_i_3}]
set_property BEL B6LUT [get_cells {phy_init_r[3]_i_1}]
set_property BEL C6LUT [get_cells {phy_init_r[7]_i_1}]
set_property BEL A5LUT [get_cells {phy_init_r[8]_i_1}]
set_property BEL A6LUT [get_cells {pi_counter_read_val[0]_i_1}]
set_property BEL B6LUT [get_cells {pi_counter_read_val[1]_i_1}]
set_property BEL C6LUT [get_cells {pi_counter_read_val[2]_i_1}]
set_property BEL A6LUT [get_cells {pi_counter_read_val[3]_i_1}]
set_property BEL B6LUT [get_cells {pi_counter_read_val[4]_i_1}]
set_property BEL D6LUT [get_cells {pi_counter_read_val[5]_i_1}]
set_property BEL A5LUT [get_cells {pi_counter_read_val_r[0]_i_1}]
set_property BEL A6LUT [get_cells {pi_counter_read_val_r[1]_i_1}]
set_property BEL C6LUT [get_cells {pi_counter_read_val_r[2]_i_1}]
set_property BEL B6LUT [get_cells {pi_counter_read_val_r[3]_i_1}]
set_property BEL A6LUT [get_cells {pi_counter_read_val_r[4]_i_1}]
set_property BEL A6LUT [get_cells {pi_counter_read_val_r[5]_i_1}]
set_property BEL B5LUT [get_cells pi_edge_adv_i_2]
set_property BEL C6LUT [get_cells {pi_edge_adv_wait_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {pi_edge_adv_wait_cnt[1]_i_1}]
set_property BEL A5LUT [get_cells {pi_edge_adv_wait_cnt[2]_i_1}]
set_property BEL D6LUT [get_cells {pi_edge_adv_wait_cnt[3]_i_1}]
set_property BEL B6LUT [get_cells {pi_edge_adv_wait_cnt[3]_i_2}]
set_property BEL A6LUT [get_cells {pi_step_cnt_r[0]_i_1}]
set_property BEL B5LUT [get_cells {pi_step_cnt_r[0]_i_2}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[0]_i_3}]
set_property BEL C6LUT [get_cells {pi_step_cnt_r[0]_i_4}]
set_property BEL A6LUT [get_cells {pi_step_cnt_r[1]_i_1}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[1]_i_2}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[1]_i_3}]
set_property BEL C6LUT [get_cells {pi_step_cnt_r[1]_i_4}]
set_property BEL C6LUT [get_cells {pi_step_cnt_r[2]_i_1}]
set_property BEL D6LUT [get_cells {pi_step_cnt_r[2]_i_2}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[2]_i_3}]
set_property BEL D6LUT [get_cells {pi_step_cnt_r[2]_i_4}]
set_property BEL A6LUT [get_cells {pi_step_cnt_r[3]_i_1}]
set_property BEL D6LUT [get_cells {pi_step_cnt_r[3]_i_2}]
set_property BEL D6LUT [get_cells {pi_step_cnt_r[3]_i_3}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[3]_i_4}]
set_property BEL D6LUT [get_cells {pi_step_cnt_r[3]_i_5}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[3]_i_6}]
set_property BEL A6LUT [get_cells {pi_step_cnt_r[4]_i_1}]
set_property BEL A6LUT [get_cells {pi_step_cnt_r[4]_i_2}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[4]_i_3}]
set_property BEL D6LUT [get_cells {pi_step_cnt_r[4]_i_4}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[5]_i_1}]
set_property BEL A6LUT [get_cells {pi_step_cnt_r[5]_i_2}]
set_property BEL C6LUT [get_cells {pi_step_cnt_r[5]_i_3}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[5]_i_4}]
set_property BEL B6LUT [get_cells {pi_step_cnt_r[5]_i_5}]
set_property BEL C6LUT [get_cells {pi_step_cnt_r[5]_i_6}]
set_property BEL A5LUT [get_cells {pi_step_cnt_r[5]_i_7}]
set_property BEL B5LUT [get_cells {pi_step_cnt_r[5]_i_8}]
set_property BEL A6LUT [get_cells {pi_step_r[0]_i_1}]
set_property BEL B6LUT [get_cells {pi_step_r[1]_i_1}]
set_property BEL A5LUT [get_cells {pi_step_r[1]_i_2}]
set_property BEL A6LUT [get_cells {pi_step_r[2]_i_1}]
set_property BEL A6LUT [get_cells {pi_step_r[2]_i_2}]
set_property BEL A5LUT [get_cells {pi_step_r[2]_i_3}]
set_property BEL A6LUT [get_cells {pi_step_r[3]_i_1}]
set_property BEL A6LUT [get_cells {pi_step_r[3]_i_2}]
set_property BEL C5LUT [get_cells {pi_step_r[3]_i_3}]
set_property BEL A6LUT [get_cells {pi_step_r[4]_i_1}]
set_property BEL A5LUT [get_cells {pi_step_r[4]_i_2}]
set_property BEL B6LUT [get_cells {pi_step_r[5]_i_1}]
set_property BEL B6LUT [get_cells {pi_step_r[5]_i_2}]
set_property BEL A5LUT [get_cells {pi_step_r[5]_i_3}]
set_property BEL C6LUT [get_cells {pi_step_r[5]_i_4}]
set_property BEL B6LUT [get_cells {pi_step_r[5]_i_5}]
set_property BEL A6LUT [get_cells {pi_wait_r[0]_i_1}]
set_property BEL D6LUT [get_cells {pi_wait_r[0]_i_2}]
set_property BEL B5LUT [get_cells {pi_wait_r[0]_i_3}]
set_property BEL A6LUT [get_cells {pi_wait_r[1]_i_1}]
set_property BEL B6LUT [get_cells {pi_wait_r[2]_i_1}]
set_property BEL C6LUT [get_cells {pi_wait_r[2]_i_2}]
set_property BEL A6LUT [get_cells {pi_wait_r[2]_i_3}]
set_property BEL D6LUT [get_cells {pi_wait_r[3]_i_1}]
set_property BEL C6LUT [get_cells {pi_wait_r[3]_i_2}]
set_property BEL B6LUT [get_cells {pi_wait_r[3]_i_3}]
set_property BEL A6LUT [get_cells {pi_wait_r[3]_i_4}]
set_property BEL B6LUT [get_cells {pi_wait_r[3]_i_5}]
set_property BEL D6LUT [get_cells {pi_wait_r[3]_i_6}]
set_property BEL D6LUT [get_cells {pi_wait_r[3]_i_7}]
set_property BEL C6LUT [get_cells {pi_wait_r[3]_i_8}]
set_property BEL B5LUT [get_cells {pi_wait_r[3]_i_9}]
set_property BEL A6LUT [get_cells {pipe_data_in[10]_i_1}]
set_property BEL C6LUT [get_cells {pipe_data_in[11]_i_1}]
set_property BEL B6LUT [get_cells {pipe_data_in[12]_i_1}]
set_property BEL B5LUT [get_cells {pipe_data_in[13]_i_1}]
set_property BEL A6LUT [get_cells {pipe_data_in[14]_i_1}]
set_property BEL A5LUT [get_cells {pipe_data_in[15]_i_1}]
set_property BEL C6LUT [get_cells {pipe_data_in[16]_i_1}]
set_property BEL D6LUT [get_cells {pipe_data_in[17]_i_1}]
set_property BEL C5LUT [get_cells {pipe_data_in[18]_i_1}]
set_property BEL D5LUT [get_cells {pipe_data_in[19]_i_1}]
set_property BEL C6LUT [get_cells {pipe_data_in[20]_i_1}]
set_property BEL A5LUT [get_cells {pipe_data_in[21]_i_1}]
set_property BEL A6LUT [get_cells {pipe_data_in[22]_i_1}]
set_property BEL A5LUT [get_cells {pipe_data_in[23]_i_1}]
set_property BEL B6LUT [get_cells {pipe_data_in[24]_i_1}]
set_property BEL B5LUT [get_cells {pipe_data_in[25]_i_1}]
set_property BEL C6LUT [get_cells {pipe_data_in[26]_i_1}]
set_property BEL C5LUT [get_cells {pipe_data_in[27]_i_1}]
set_property BEL D6LUT [get_cells {pipe_data_in[28]_i_1}]
set_property BEL B6LUT [get_cells {pipe_data_in[29]_i_1}]
set_property BEL D5LUT [get_cells {pipe_data_in[29]_i_2}]
set_property BEL C5LUT [get_cells {pipe_data_in[32]_i_1}]
set_property BEL B6LUT [get_cells {pipe_data_in[36]_i_1}]
set_property BEL C6LUT [get_cells {pipe_data_in[38]_i_1}]
set_property BEL D6LUT [get_cells {pipe_data_in[41]_i_1}]
set_property BEL D6LUT [get_cells {pipe_data_in[41]_i_11}]
set_property BEL C6LUT [get_cells {pipe_data_in[41]_i_12}]
set_property BEL B6LUT [get_cells {pipe_data_in[41]_i_13}]
set_property BEL A6LUT [get_cells {pipe_data_in[41]_i_14}]
set_property BEL D6LUT [get_cells {pipe_data_in[41]_i_21}]
set_property BEL C6LUT [get_cells {pipe_data_in[41]_i_22}]
set_property BEL B6LUT [get_cells {pipe_data_in[41]_i_23}]
set_property BEL A6LUT [get_cells {pipe_data_in[41]_i_24}]
set_property BEL D6LUT [get_cells {pipe_data_in[41]_i_31}]
set_property BEL C6LUT [get_cells {pipe_data_in[41]_i_32}]
set_property BEL B6LUT [get_cells {pipe_data_in[41]_i_33}]
set_property BEL A6LUT [get_cells {pipe_data_in[41]_i_34}]
set_property BEL D6LUT [get_cells {pipe_data_in[41]_i_41}]
set_property BEL C6LUT [get_cells {pipe_data_in[41]_i_42}]
set_property BEL B6LUT [get_cells {pipe_data_in[41]_i_43}]
set_property BEL A6LUT [get_cells {pipe_data_in[41]_i_44}]
set_property BEL C5LUT [get_cells {pipe_data_in[41]_i_59}]
set_property BEL C6LUT [get_cells {pipe_data_in[41]_i_6}]
set_property BEL C6LUT [get_cells {pipe_data_in[41]_i_61}]
set_property BEL D6LUT [get_cells {pipe_data_in[41]_i_63}]
set_property BEL A6LUT [get_cells {pipe_data_in[41]_i_66}]
set_property BEL B6LUT [get_cells {pipe_data_in[41]_i_7}]
set_property BEL A6LUT [get_cells {pipe_data_in[41]_i_8}]
set_property BEL A5LUT [get_cells {pipe_data_in[45]_i_1}]
set_property BEL D6LUT [get_cells {pipe_data_in[5]_i_1}]
set_property BEL A6LUT [get_cells {pipe_data_in[6]_i_1}]
set_property BEL B6LUT [get_cells {pipe_data_in[7]_i_1}]
set_property BEL C5LUT [get_cells {pipe_data_in[8]_i_1}]
set_property BEL C5LUT [get_cells {pipe_data_in[9]_i_1}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_10}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_19}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_2}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_20}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_29}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_3}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_30}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_39}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_4}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_40}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_49}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_5}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_50}]
set_property BEL CARRY4 [get_cells {pipe_data_in_reg[41]_i_9}]
set_property BEL A6LUT [get_cells po_adj_done_r_i_1]
set_property BEL A6LUT [get_cells po_cnt_dec_i_1]
set_property BEL A6LUT [get_cells po_cnt_dec_i_2]
set_property BEL A6LUT [get_cells po_coarse_enable_w_i_1]
set_property BEL A6LUT [get_cells po_coarse_enable_w_i_1__0]
set_property BEL A6LUT [get_cells po_coarse_enable_w_i_1__1]
set_property BEL A6LUT [get_cells po_coarse_enable_w_i_1__2]
set_property BEL B6LUT [get_cells po_coarse_inc_w_i_1]
set_property BEL B6LUT [get_cells po_coarse_inc_w_i_1__0]
set_property BEL C6LUT [get_cells po_coarse_inc_w_i_1__1]
set_property BEL B6LUT [get_cells po_coarse_inc_w_i_1__2]
set_property BEL A6LUT [get_cells po_coarse_skew_delay_en_i_1]
set_property BEL A6LUT [get_cells po_coarse_skew_delay_en_i_1__0]
set_property BEL A6LUT [get_cells po_coarse_skew_delay_en_i_1__1]
set_property BEL A6LUT [get_cells po_coarse_skew_delay_en_i_1__2]
set_property BEL D5LUT [get_cells po_coarse_skew_delay_en_i_2]
set_property BEL A5LUT [get_cells po_coarse_skew_delay_en_i_2__0]
set_property BEL A5LUT [get_cells po_coarse_skew_delay_en_i_2__1]
set_property BEL A5LUT [get_cells po_coarse_skew_delay_en_i_2__2]
set_property BEL A6LUT [get_cells {po_counter_read_val[0]_i_1}]
set_property BEL A6LUT [get_cells {po_counter_read_val[0]_i_1__0}]
set_property BEL C6LUT [get_cells {po_counter_read_val[1]_i_1}]
set_property BEL A6LUT [get_cells {po_counter_read_val[1]_i_1__0}]
set_property BEL B6LUT [get_cells {po_counter_read_val[2]_i_1}]
set_property BEL B6LUT [get_cells {po_counter_read_val[2]_i_1__0}]
set_property BEL C6LUT [get_cells {po_counter_read_val[3]_i_1}]
set_property BEL B6LUT [get_cells {po_counter_read_val[3]_i_1__0}]
set_property BEL D6LUT [get_cells {po_counter_read_val[4]_i_1}]
set_property BEL A6LUT [get_cells {po_counter_read_val[4]_i_1__0}]
set_property BEL D6LUT [get_cells {po_counter_read_val[5]_i_1}]
set_property BEL C6LUT [get_cells {po_counter_read_val[5]_i_1__0}]
set_property BEL A6LUT [get_cells {po_counter_read_val[6]_i_1}]
set_property BEL B6LUT [get_cells {po_counter_read_val[6]_i_1__0}]
set_property BEL A6LUT [get_cells {po_counter_read_val[7]_i_1}]
set_property BEL C6LUT [get_cells {po_counter_read_val[7]_i_1__0}]
set_property BEL B6LUT [get_cells {po_counter_read_val[8]_i_1}]
set_property BEL D6LUT [get_cells {po_counter_read_val[8]_i_1__0}]
set_property BEL C6LUT [get_cells po_dec_done_i_1]
set_property BEL A6LUT [get_cells po_dec_done_i_2]
set_property BEL B6LUT [get_cells po_dec_done_i_3]
set_property BEL D6LUT [get_cells po_delay_done_i_1]
set_property BEL A6LUT [get_cells po_delay_done_i_1__0]
set_property BEL A6LUT [get_cells po_delay_done_i_1__1]
set_property BEL A6LUT [get_cells po_delay_done_i_1__2]
set_property BEL A6LUT [get_cells po_delay_done_i_1__3]
set_property BEL A6LUT [get_cells po_delay_done_i_1__4]
set_property BEL D6LUT [get_cells po_delay_done_i_2]
set_property BEL D6LUT [get_cells po_delay_done_i_2__0]
set_property BEL C6LUT [get_cells po_delay_done_i_2__1]
set_property BEL A6LUT [get_cells po_en_r_i_1]
set_property BEL C6LUT [get_cells po_en_r_i_10]
set_property BEL B6LUT [get_cells po_en_r_i_11]
set_property BEL C6LUT [get_cells po_en_r_i_12]
set_property BEL D6LUT [get_cells po_en_r_i_13]
set_property BEL C6LUT [get_cells po_en_r_i_14]
set_property BEL D6LUT [get_cells po_en_r_i_15]
set_property BEL A5LUT [get_cells po_en_r_i_16]
set_property BEL A6LUT [get_cells po_en_r_i_17]
set_property BEL B6LUT [get_cells po_en_r_i_18]
set_property BEL C6LUT [get_cells po_en_r_i_19]
set_property BEL D6LUT [get_cells po_en_r_i_2]
set_property BEL A6LUT [get_cells po_en_r_i_20]
set_property BEL D6LUT [get_cells po_en_r_i_21]
set_property BEL B6LUT [get_cells po_en_r_i_22]
set_property BEL C6LUT [get_cells po_en_r_i_3]
set_property BEL B6LUT [get_cells po_en_r_i_4]
set_property BEL C6LUT [get_cells po_en_r_i_5]
set_property BEL A6LUT [get_cells po_en_r_i_6]
set_property BEL D6LUT [get_cells po_en_r_i_7]
set_property BEL D6LUT [get_cells po_en_r_i_8]
set_property BEL A6LUT [get_cells po_en_r_i_9]
set_property BEL A5LUT [get_cells po_fine_enable_i_1]
set_property BEL A5LUT [get_cells po_fine_enable_w_i_1]
set_property BEL A5LUT [get_cells po_fine_enable_w_i_1__0]
set_property BEL A5LUT [get_cells po_fine_enable_w_i_1__1]
set_property BEL A5LUT [get_cells po_fine_enable_w_i_1__2]
set_property BEL D6LUT [get_cells po_fine_skew_delay_en_i_1]
set_property BEL D6LUT [get_cells po_fine_skew_delay_en_i_1__0]
set_property BEL C6LUT [get_cells po_fine_skew_delay_en_i_1__1]
set_property BEL D6LUT [get_cells po_fine_skew_delay_en_i_1__2]
set_property BEL D6LUT [get_cells po_fine_skew_delay_en_i_2]
set_property BEL C6LUT [get_cells po_fine_skew_delay_en_i_2__0]
set_property BEL B6LUT [get_cells po_fine_skew_delay_en_i_2__1]
set_property BEL A5LUT [get_cells {po_gap_enforcer[0]_i_1}]
set_property BEL B6LUT [get_cells {po_gap_enforcer[1]_i_1}]
set_property BEL C6LUT [get_cells {po_gap_enforcer[2]_i_1}]
set_property BEL C6LUT [get_cells {po_gap_enforcer[3]_i_1}]
set_property BEL B5LUT [get_cells {po_gap_enforcer[3]_i_2}]
set_property BEL C5LUT [get_cells {po_rdval_cnt[0]_i_1}]
set_property BEL D6LUT [get_cells {po_rdval_cnt[1]_i_1}]
set_property BEL A6LUT [get_cells {po_rdval_cnt[1]_i_2}]
set_property BEL B6LUT [get_cells {po_rdval_cnt[2]_i_1}]
set_property BEL B5LUT [get_cells {po_rdval_cnt[2]_i_2}]
set_property BEL D5LUT [get_cells {po_rdval_cnt[2]_i_3}]
set_property BEL A6LUT [get_cells {po_rdval_cnt[3]_i_1}]
set_property BEL B6LUT [get_cells {po_rdval_cnt[3]_i_2}]
set_property BEL A5LUT [get_cells {po_rdval_cnt[3]_i_3}]
set_property BEL C6LUT [get_cells {po_rdval_cnt[4]_i_1}]
set_property BEL B6LUT [get_cells {po_rdval_cnt[4]_i_2}]
set_property BEL D6LUT [get_cells {po_rdval_cnt[4]_i_3}]
set_property BEL A6LUT [get_cells {po_rdval_cnt[5]_i_1}]
set_property BEL C6LUT [get_cells {po_rdval_cnt[6]_i_1}]
set_property BEL D6LUT [get_cells {po_rdval_cnt[6]_i_2}]
set_property BEL B6LUT [get_cells {po_rdval_cnt[7]_i_1}]
set_property BEL C6LUT [get_cells {po_rdval_cnt[7]_i_2}]
set_property BEL D6LUT [get_cells {po_rdval_cnt[7]_i_3}]
set_property BEL D6LUT [get_cells {po_rdval_cnt[8]_i_1}]
set_property BEL A6LUT [get_cells {po_rdval_cnt[8]_i_2}]
set_property BEL D6LUT [get_cells {po_rdval_cnt[8]_i_3}]
set_property BEL C6LUT [get_cells {po_rdval_cnt[8]_i_4}]
set_property BEL B5LUT [get_cells {po_rdval_cnt[8]_i_5}]
set_property BEL B6LUT [get_cells {po_rdval_cnt[8]_i_6}]
set_property BEL D6LUT [get_cells {po_rdval_cnt[8]_i_7}]
set_property BEL C5LUT [get_cells po_sel_fine_oclk_delay_i_1]
set_property BEL B6LUT [get_cells po_setup_r_i_1]
set_property BEL A5LUT [get_cells po_su_rdy_r_i_1]
set_property BEL B6LUT [get_cells po_su_rdy_r_i_2]
set_property BEL A6LUT [get_cells po_su_rdy_r_i_3]
set_property BEL A5LUT [get_cells po_su_rdy_r_i_4]
set_property BEL A5LUT [get_cells po_su_rdy_r_i_5]
set_property BEL C6LUT [get_cells {po_wait_r[0]_i_1}]
set_property BEL A6LUT [get_cells {po_wait_r[1]_i_1}]
set_property BEL B6LUT [get_cells {po_wait_r[1]_i_2}]
set_property BEL B6LUT [get_cells {po_wait_r[1]_i_3}]
set_property BEL B6LUT [get_cells {po_wait_r[2]_i_1}]
set_property BEL C6LUT [get_cells {po_wait_r[3]_i_1}]
set_property BEL B6LUT [get_cells {po_wait_r[3]_i_2}]
set_property BEL A5LUT [get_cells poc_backup_ns0_carry__0_i_1]
set_property BEL A6LUT [get_cells poc_backup_ns0_carry__0_i_2]
set_property BEL A6LUT [get_cells poc_backup_ns0_carry__0_i_3]
set_property BEL D6LUT [get_cells poc_backup_ns0_carry__0_i_4]
set_property BEL B6LUT [get_cells poc_backup_ns0_carry_i_1]
set_property BEL B6LUT [get_cells poc_backup_ns0_carry_i_10]
set_property BEL D6LUT [get_cells poc_backup_ns0_carry_i_11]
set_property BEL C6LUT [get_cells poc_backup_ns0_carry_i_12]
set_property BEL B5LUT [get_cells poc_backup_ns0_carry_i_13]
set_property BEL A5LUT [get_cells poc_backup_ns0_carry_i_14]
set_property BEL C5LUT [get_cells poc_backup_ns0_carry_i_2]
set_property BEL D6LUT [get_cells poc_backup_ns0_carry_i_3]
set_property BEL A5LUT [get_cells poc_backup_ns0_carry_i_4]
set_property BEL D6LUT [get_cells poc_backup_ns0_carry_i_5]
set_property BEL C6LUT [get_cells poc_backup_ns0_carry_i_6]
set_property BEL B6LUT [get_cells poc_backup_ns0_carry_i_7]
set_property BEL A6LUT [get_cells poc_backup_ns0_carry_i_8]
set_property BEL C6LUT [get_cells poc_backup_ns0_carry_i_9]
set_property BEL A6LUT [get_cells poc_backup_r_i_1]
set_property BEL A6LUT [get_cells poc_backup_r_i_1__0]
set_property BEL D6LUT [get_cells poc_backup_r_i_2]
set_property BEL A6LUT [get_cells poc_sample_pd_r_i_1]
set_property BEL B6LUT [get_cells prefetch_i_1]
set_property BEL B6LUT [get_cells prev_match_r_i_2]
set_property BEL C6LUT [get_cells push_cmd_r_i_1]
set_property BEL B5LUT [get_cells push_cmd_r_i_2]
set_property BEL A6LUT [get_cells {qcntr_r[0]_i_1}]
set_property BEL A5LUT [get_cells {qcntr_r[1]_i_1}]
set_property BEL B6LUT [get_cells {qcntr_r[2]_i_1}]
set_property BEL B5LUT [get_cells {qcntr_r[3]_i_1}]
set_property BEL C5LUT [get_cells {qcntr_r[4]_i_1}]
set_property BEL D6LUT [get_cells {qcntr_r[5]_i_1}]
set_property BEL A6LUT [get_cells {qcntr_r[6]_i_1}]
set_property BEL A5LUT [get_cells {qcntr_r[7]_i_1}]
set_property BEL D6LUT [get_cells {qcntr_r[8]_i_1}]
set_property BEL B6LUT [get_cells {qcntr_r[8]_i_2}]
set_property BEL C6LUT [get_cells {qcntr_r[8]_i_3}]
set_property BEL B6LUT [get_cells qdr_rd_cmd_o_i_1]
set_property BEL C6LUT [get_cells qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_]
set_property BEL B6LUT [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1}]
set_property BEL C6LUT [get_cells qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_]
set_property BEL C6LUT [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1__0}]
set_property BEL B6LUT [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1__0}]
set_property BEL B5LUT [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1}]
set_property BEL D6LUT [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1__0}]
set_property BEL A6LUT [get_cells {qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[1]_i_1}]
set_property BEL B5LUT [get_cells {qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_]
set_property BEL B6LUT [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1}]
set_property BEL C6LUT [get_cells qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_]
set_property BEL D6LUT [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_]
set_property BEL A6LUT [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1}]
set_property BEL A6LUT [get_cells qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_]
set_property BEL B6LUT [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1}]
set_property BEL C6LUT [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1}]
set_property BEL D6LUT [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_counts_asked[0]_i_1}]
set_property BEL A5LUT [get_cells {rd_data_counts_asked[1]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_counts_asked[2]_i_1}]
set_property BEL A5LUT [get_cells {rd_data_counts_asked[3]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_counts_asked[4]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_counts_asked[5]_i_1}]
set_property BEL D6LUT [get_cells {rd_data_counts_asked[6]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_counts_asked[6]_i_2}]
set_property BEL A5LUT [get_cells {rd_data_counts_asked[6]_i_3}]
set_property BEL A6LUT [get_cells {rd_data_lane_r[0]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_lane_r[10]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_lane_r[11]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[12]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[13]_i_1}]
set_property BEL C6LUT [get_cells {rd_data_lane_r[14]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[15]_i_1}]
set_property BEL D6LUT [get_cells {rd_data_lane_r[16]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_lane_r[17]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[18]_i_1}]
set_property BEL C6LUT [get_cells {rd_data_lane_r[19]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[1]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_lane_r[20]_i_1}]
set_property BEL D6LUT [get_cells {rd_data_lane_r[21]_i_1}]
set_property BEL C6LUT [get_cells {rd_data_lane_r[22]_i_1}]
set_property BEL D6LUT [get_cells {rd_data_lane_r[23]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_lane_r[24]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[25]_i_1}]
set_property BEL C6LUT [get_cells {rd_data_lane_r[26]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_lane_r[27]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[28]_i_1}]
set_property BEL B5LUT [get_cells {rd_data_lane_r[29]_i_1}]
set_property BEL C6LUT [get_cells {rd_data_lane_r[2]_i_1}]
set_property BEL A5LUT [get_cells {rd_data_lane_r[30]_i_1}]
set_property BEL C6LUT [get_cells {rd_data_lane_r[31]_i_1}]
set_property BEL D6LUT [get_cells {rd_data_lane_r[32]_i_1}]
set_property BEL D5LUT [get_cells {rd_data_lane_r[33]_i_1}]
set_property BEL C5LUT [get_cells {rd_data_lane_r[34]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_lane_r[35]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[3]_i_1}]
set_property BEL C6LUT [get_cells {rd_data_lane_r[4]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_lane_r[5]_i_1}]
set_property BEL D6LUT [get_cells {rd_data_lane_r[6]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[7]_i_1}]
set_property BEL C6LUT [get_cells {rd_data_lane_r[8]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_lane_r[9]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_received_counts[0]_i_1}]
set_property BEL A5LUT [get_cells {rd_data_received_counts[1]_i_1}]
set_property BEL B6LUT [get_cells {rd_data_received_counts[2]_i_1}]
set_property BEL B5LUT [get_cells {rd_data_received_counts[3]_i_1}]
set_property BEL C6LUT [get_cells {rd_data_received_counts[4]_i_1}]
set_property BEL A6LUT [get_cells {rd_data_received_counts[5]_i_1}]
set_property BEL D6LUT [get_cells {rd_data_received_counts[6]_i_1}]
set_property BEL C5LUT [get_cells {rd_data_received_counts[6]_i_2}]
set_property BEL A6LUT [get_cells rd_en_r_i_1]
set_property BEL A6LUT [get_cells {rd_ptr[0]_i_1}]
set_property BEL A6LUT [get_cells {rd_ptr[0]_i_1__0}]
set_property BEL C6LUT [get_cells {rd_ptr[0]_i_1__1}]
set_property BEL A5LUT [get_cells {rd_ptr[0]_i_1__2}]
set_property BEL B5LUT [get_cells {rd_ptr[0]_i_1__3}]
set_property BEL A5LUT [get_cells {rd_ptr[0]_i_1__4}]
set_property BEL C6LUT [get_cells {rd_ptr[0]_i_1__5}]
set_property BEL A6LUT [get_cells {rd_ptr[1]_i_1}]
set_property BEL A5LUT [get_cells {rd_ptr[1]_i_1__0}]
set_property BEL C5LUT [get_cells {rd_ptr[1]_i_1__1}]
set_property BEL B6LUT [get_cells {rd_ptr[1]_i_1__2}]
set_property BEL C6LUT [get_cells {rd_ptr[1]_i_1__3}]
set_property BEL B6LUT [get_cells {rd_ptr[1]_i_1__4}]
set_property BEL A6LUT [get_cells {rd_ptr[1]_i_1__5}]
set_property BEL A5LUT [get_cells {rd_ptr[2]_i_1}]
set_property BEL B5LUT [get_cells {rd_ptr[2]_i_1__0}]
set_property BEL C5LUT [get_cells {rd_ptr[2]_i_1__1}]
set_property BEL B5LUT [get_cells {rd_ptr[2]_i_1__2}]
set_property BEL A5LUT [get_cells {rd_ptr[2]_i_1__3}]
set_property BEL B6LUT [get_cells {rd_ptr[3]_i_1}]
set_property BEL C5LUT [get_cells {rd_ptr[4]_i_1}]
set_property BEL B5LUT [get_cells {rd_ptr[4]_i_2}]
set_property BEL A6LUT [get_cells {rd_r_ptr_rep[0]_i_1}]
set_property BEL A6LUT [get_cells {rd_r_ptr_rep[0]_i_1__0}]
set_property BEL A6LUT [get_cells {rd_r_ptr_rep[0]_i_2}]
set_property BEL A6LUT [get_cells {rd_r_ptr_rep[0]_i_2__0}]
set_property BEL A5LUT [get_cells {rd_r_ptr_rep[1]_i_1}]
set_property BEL A5LUT [get_cells {rd_r_ptr_rep[1]_i_1__0}]
set_property BEL B6LUT [get_cells {rd_r_ptr_rep[2]_i_1}]
set_property BEL B6LUT [get_cells {rd_r_ptr_rep[2]_i_1__0}]
set_property BEL B5LUT [get_cells {rd_r_ptr_rep[3]_i_1}]
set_property BEL B5LUT [get_cells {rd_r_ptr_rep[3]_i_1__0}]
set_property BEL A6LUT [get_cells rdcmd_in_progress_i_1]
set_property BEL C6LUT [get_cells rdcmd_in_progress_i_2]
set_property BEL D6LUT [get_cells rdcmd_in_progress_i_3]
set_property BEL A6LUT [get_cells rdlvl_pi_en_stg2_f_r_i_1]
set_property BEL B6LUT [get_cells rdlvl_pi_en_stg2_f_r_i_3]
set_property BEL A6LUT [get_cells rdlvl_pi_en_stg2_f_r_i_4]
set_property BEL F7AMUX [get_cells rdlvl_pi_en_stg2_f_r_reg_i_2]
set_property BEL C6LUT [get_cells rdlvl_pi_stg2_f_incdec_r_i_2]
set_property BEL D6LUT [get_cells rdlvl_pi_stg2_f_incdec_r_i_3]
set_property BEL A6LUT [get_cells rdlvl_stg1_done_r_i_1]
set_property BEL A6LUT [get_cells rdlvl_stg1_done_r_i_2]
set_property BEL C6LUT [get_cells rdlvl_stg1_start_r_i_1]
set_property BEL D6LUT [get_cells rdlvl_stg1_start_r_i_2]
set_property BEL A6LUT [get_cells {rdlvl_work_lane_r[0]_i_1}]
set_property BEL D6LUT [get_cells {rdlvl_work_lane_r[1]_i_1}]
set_property BEL B6LUT [get_cells {rdlvl_work_lane_r[1]_i_2}]
set_property BEL C6LUT [get_cells rdp_valid_o_i_1]
set_property BEL B6LUT [get_cells {right_r[0]_i_1}]
set_property BEL A6LUT [get_cells {right_r[1]_i_1}]
set_property BEL A6LUT [get_cells {right_r[1]_i_2}]
set_property BEL B6LUT [get_cells {right_r[2]_i_1}]
set_property BEL C6LUT [get_cells {right_r[2]_i_2}]
set_property BEL C6LUT [get_cells {right_r[3]_i_1}]
set_property BEL B5LUT [get_cells {right_r[3]_i_2}]
set_property BEL C6LUT [get_cells {right_r[4]_i_1}]
set_property BEL B6LUT [get_cells {right_r[4]_i_2}]
set_property BEL D6LUT [get_cells {right_r[5]_i_1}]
set_property BEL B6LUT [get_cells {right_r[5]_i_2}]
set_property BEL D6LUT [get_cells {right_r[5]_i_3}]
set_property BEL B5LUT [get_cells {right_r[5]_i_4}]
set_property BEL C5LUT [get_cells {right_r[5]_i_5}]
set_property BEL D6LUT [get_cells {rise_lead_center_offset_r[5]_i_2}]
set_property BEL A6LUT [get_cells {rise_lead_r[7]_i_1}]
set_property BEL B6LUT [get_cells {rise_lead_r[7]_i_1__0}]
set_property BEL D6LUT [get_cells {rise_trail_center_offset_r[5]_i_2}]
set_property BEL A5LUT [get_cells {rise_trail_r[0]_i_1}]
set_property BEL D5LUT [get_cells {rise_trail_r[0]_i_3}]
set_property BEL A6LUT [get_cells {rise_trail_r[1]_i_1}]
set_property BEL B5LUT [get_cells {rise_trail_r[2]_i_1}]
set_property BEL B6LUT [get_cells {rise_trail_r[3]_i_1}]
set_property BEL D6LUT [get_cells {rise_trail_r[3]_i_3}]
set_property BEL C6LUT [get_cells {rise_trail_r[3]_i_4}]
set_property BEL B6LUT [get_cells {rise_trail_r[3]_i_5}]
set_property BEL A6LUT [get_cells {rise_trail_r[3]_i_6}]
set_property BEL A5LUT [get_cells {rise_trail_r[4]_i_1}]
set_property BEL B5LUT [get_cells {rise_trail_r[5]_i_1}]
set_property BEL A6LUT [get_cells {rise_trail_r[6]_i_1}]
set_property BEL B6LUT [get_cells {rise_trail_r[7]_i_1}]
set_property BEL C6LUT [get_cells {rise_trail_r[7]_i_1__0}]
set_property BEL B6LUT [get_cells {rise_trail_r[7]_i_2}]
set_property BEL B6LUT [get_cells {rise_trail_r[7]_i_3}]
set_property BEL D6LUT [get_cells {rise_trail_r[7]_i_5}]
set_property BEL C6LUT [get_cells {rise_trail_r[7]_i_6}]
set_property BEL B6LUT [get_cells {rise_trail_r[7]_i_7}]
set_property BEL A6LUT [get_cells {rise_trail_r[7]_i_8}]
set_property BEL B6LUT [get_cells {rst_phaser_ref_sync_r[12]_i_1}]
set_property BEL B6LUT [get_cells {rst_ref_sync_r[0][14]_i_1}]
set_property BEL A6LUT [get_cells rst_stg1_r_i_1]
set_property BEL A6LUT [get_cells {rstdiv2_sync_r[11]_i_1}]
set_property BEL D6LUT [get_cells run_end_r2_reg_srl3_i_1]
set_property BEL A5LUT [get_cells {run_ends_r[0]_i_2}]
set_property BEL A6LUT [get_cells run_polarity_held_r_i_1]
set_property BEL A6LUT [get_cells run_polarity_r_i_1]
set_property BEL C6LUT [get_cells {run_r[0]_i_1}]
set_property BEL C5LUT [get_cells {run_r[1]_i_1}]
set_property BEL A6LUT [get_cells {run_r[2]_i_1}]
set_property BEL A5LUT [get_cells {run_r[3]_i_1}]
set_property BEL A6LUT [get_cells {run_r[4]_i_1}]
set_property BEL D6LUT [get_cells {run_r[5]_i_1}]
set_property BEL B6LUT [get_cells {run_r[6]_i_1}]
set_property BEL C6LUT [get_cells {run_r[6]_i_2}]
set_property BEL A6LUT [get_cells {run_r[7]_i_1}]
set_property BEL C6LUT [get_cells {run_r[7]_i_2}]
set_property BEL D6LUT [get_cells run_too_small_r2_reg_srl2_i_1]
set_property BEL A6LUT [get_cells run_too_small_r_i_1]
set_property BEL B6LUT [get_cells run_too_small_r_i_2]
set_property BEL A5LUT [get_cells run_traffic_i_1]
set_property BEL A6LUT [get_cells {samp_cnt_r[0]_i_1}]
set_property BEL B6LUT [get_cells {samp_cnt_r[0]_i_2}]
set_property BEL D6LUT [get_cells {samp_cnt_r[0]_i_3}]
set_property BEL B6LUT [get_cells {samp_cnt_r[1]_i_1}]
set_property BEL C6LUT [get_cells {samp_cnt_r[1]_i_2}]
set_property BEL A5LUT [get_cells {samp_cnt_r[1]_i_3}]
set_property BEL A6LUT [get_cells {samp_cnt_r[2]_i_1}]
set_property BEL C6LUT [get_cells {samp_cnt_r[2]_i_2}]
set_property BEL C6LUT [get_cells {samp_cnt_r[3]_i_1}]
set_property BEL D6LUT [get_cells {samp_cnt_r[3]_i_2}]
set_property BEL D6LUT [get_cells {samp_cnt_r[3]_i_3}]
set_property BEL A6LUT [get_cells {samp_cnt_r[4]_i_1}]
set_property BEL D6LUT [get_cells {samp_cnt_r[4]_i_2}]
set_property BEL A6LUT [get_cells {samp_cnt_r[4]_i_3}]
set_property BEL C6LUT [get_cells {samp_cnt_r[5]_i_2}]
set_property BEL D6LUT [get_cells {samp_cnt_r[5]_i_3}]
set_property BEL D6LUT [get_cells {samp_cnt_r[5]_i_4}]
set_property BEL A6LUT [get_cells {samp_cntr_r[0]_i_1}]
set_property BEL A5LUT [get_cells {samp_cntr_r[10]_i_1}]
set_property BEL A6LUT [get_cells {samp_cntr_r[11]_i_1}]
set_property BEL B6LUT [get_cells {samp_cntr_r[11]_i_2}]
set_property BEL A6LUT [get_cells {samp_cntr_r[1]_i_1}]
set_property BEL A6LUT [get_cells {samp_cntr_r[2]_i_1}]
set_property BEL A5LUT [get_cells {samp_cntr_r[3]_i_1}]
set_property BEL B6LUT [get_cells {samp_cntr_r[4]_i_1}]
set_property BEL A6LUT [get_cells {samp_cntr_r[5]_i_1}]
set_property BEL C6LUT [get_cells {samp_cntr_r[6]_i_1}]
set_property BEL B6LUT [get_cells {samp_cntr_r[7]_i_1}]
set_property BEL D6LUT [get_cells {samp_cntr_r[8]_i_1}]
set_property BEL C6LUT [get_cells {samp_cntr_r[9]_i_1}]
set_property BEL A6LUT [get_cells samp_result_r_i_1]
set_property BEL C6LUT [get_cells samp_result_r_i_2]
set_property BEL A6LUT [get_cells {samp_wait_r[0]_i_1}]
set_property BEL A6LUT [get_cells {samp_wait_r[1]_i_1}]
set_property BEL A5LUT [get_cells {samp_wait_r[2]_i_1}]
set_property BEL B6LUT [get_cells {samp_wait_r[3]_i_1}]
set_property BEL A6LUT [get_cells {samp_wait_r[4]_i_1}]
set_property BEL B5LUT [get_cells {samp_wait_r[4]_i_2}]
set_property BEL B6LUT [get_cells {samp_wait_r[5]_i_1}]
set_property BEL D6LUT [get_cells {samp_wait_r[5]_i_2}]
set_property BEL A6LUT [get_cells {samp_wait_r[6]_i_1}]
set_property BEL B6LUT [get_cells {samp_wait_r[7]_i_1}]
set_property BEL A5LUT [get_cells {samp_wait_r[7]_i_2}]
set_property BEL C6LUT [get_cells {samp_wait_r[7]_i_3}]
set_property BEL C6LUT [get_cells {samps_hi_r[0]_i_1}]
set_property BEL C5LUT [get_cells {samps_hi_r[10]_i_1}]
set_property BEL C5LUT [get_cells {samps_hi_r[11]_i_1}]
set_property BEL D6LUT [get_cells {samps_hi_r[12]_i_1}]
set_property BEL D6LUT [get_cells {samps_hi_r[1]_i_1}]
set_property BEL A5LUT [get_cells {samps_hi_r[2]_i_1}]
set_property BEL B5LUT [get_cells {samps_hi_r[3]_i_1}]
set_property BEL C5LUT [get_cells {samps_hi_r[4]_i_1}]
set_property BEL B5LUT [get_cells {samps_hi_r[5]_i_1}]
set_property BEL A5LUT [get_cells {samps_hi_r[6]_i_1}]
set_property BEL B5LUT [get_cells {samps_hi_r[7]_i_1}]
set_property BEL D5LUT [get_cells {samps_hi_r[8]_i_1}]
set_property BEL D5LUT [get_cells {samps_hi_r[9]_i_1}]
set_property BEL D6LUT [get_cells samps_lo_carry__0_i_1]
set_property BEL C6LUT [get_cells samps_lo_carry__0_i_2]
set_property BEL B6LUT [get_cells samps_lo_carry__0_i_3]
set_property BEL A6LUT [get_cells samps_lo_carry__0_i_4]
set_property BEL C6LUT [get_cells samps_lo_carry__1_i_1]
set_property BEL A6LUT [get_cells samps_lo_carry__1_i_3]
set_property BEL A5LUT [get_cells samps_lo_carry_i_1]
set_property BEL D6LUT [get_cells samps_lo_carry_i_2]
set_property BEL C6LUT [get_cells samps_lo_carry_i_3]
set_property BEL B6LUT [get_cells samps_lo_carry_i_4]
set_property BEL A6LUT [get_cells samps_lo_carry_i_5]
set_property BEL B6LUT [get_cells {samps_match_r[0]_i_1}]
set_property BEL C6LUT [get_cells {samps_match_r[1]_i_1}]
set_property BEL A6LUT [get_cells {samps_match_r[2]_i_1}]
set_property BEL A5LUT [get_cells {samps_match_r[3]_i_1}]
set_property BEL B6LUT [get_cells {samps_match_r[4]_i_1}]
set_property BEL D6LUT [get_cells {samps_match_r[5]_i_1}]
set_property BEL C6LUT [get_cells {samps_match_r[5]_i_2}]
set_property BEL B5LUT [get_cells {samps_match_r[5]_i_3}]
set_property BEL B6LUT [get_cells {samps_match_r[5]_i_4}]
set_property BEL D6LUT [get_cells {samps_match_r[5]_i_5}]
set_property BEL C6LUT [get_cells samps_one_r0_carry__0_i_1]
set_property BEL B6LUT [get_cells samps_one_r0_carry__0_i_2]
set_property BEL A6LUT [get_cells samps_one_r0_carry__0_i_3]
set_property BEL D5LUT [get_cells samps_one_r0_carry_i_1]
set_property BEL B5LUT [get_cells samps_one_r0_carry_i_2]
set_property BEL D6LUT [get_cells samps_one_r0_carry_i_3]
set_property BEL C6LUT [get_cells samps_one_r0_carry_i_4]
set_property BEL B6LUT [get_cells samps_one_r0_carry_i_5]
set_property BEL A6LUT [get_cells samps_one_r0_carry_i_6]
set_property BEL C6LUT [get_cells samps_zero_r0_carry__0_i_1]
set_property BEL B6LUT [get_cells samps_zero_r0_carry__0_i_2]
set_property BEL A6LUT [get_cells samps_zero_r0_carry__0_i_3]
set_property BEL D5LUT [get_cells samps_zero_r0_carry_i_1]
set_property BEL B5LUT [get_cells samps_zero_r0_carry_i_2]
set_property BEL D6LUT [get_cells samps_zero_r0_carry_i_3]
set_property BEL C6LUT [get_cells samps_zero_r0_carry_i_4]
set_property BEL B6LUT [get_cells samps_zero_r0_carry_i_5]
set_property BEL A6LUT [get_cells samps_zero_r0_carry_i_6]
set_property BEL B6LUT [get_cells {seq_addr_gen.addr_counts[10]_i_1}]
set_property BEL C6LUT [get_cells {seq_addr_gen.addr_counts[11]_i_1}]
set_property BEL A6LUT [get_cells {seq_addr_gen.addr_counts[12]_i_1}]
set_property BEL D6LUT [get_cells {seq_addr_gen.addr_counts[13]_i_1}]
set_property BEL B5LUT [get_cells {seq_addr_gen.addr_counts[14]_i_1}]
set_property BEL D5LUT [get_cells {seq_addr_gen.addr_counts[15]_i_1}]
set_property BEL A6LUT [get_cells {seq_addr_gen.addr_counts[16]_i_1}]
set_property BEL B6LUT [get_cells {seq_addr_gen.addr_counts[17]_i_1}]
set_property BEL A6LUT [get_cells {seq_addr_gen.addr_counts[18]_i_1}]
set_property BEL C6LUT [get_cells {seq_addr_gen.addr_counts[19]_i_1}]
set_property BEL A5LUT [get_cells {seq_addr_gen.addr_counts[20]_i_1}]
set_property BEL D6LUT [get_cells {seq_addr_gen.addr_counts[21]_i_1}]
set_property BEL A6LUT [get_cells {seq_addr_gen.addr_counts[22]_i_1}]
set_property BEL D5LUT [get_cells {seq_addr_gen.addr_counts[23]_i_1}]
set_property BEL A5LUT [get_cells {seq_addr_gen.addr_counts[24]_i_1}]
set_property BEL B5LUT [get_cells {seq_addr_gen.addr_counts[25]_i_1}]
set_property BEL A5LUT [get_cells {seq_addr_gen.addr_counts[26]_i_1}]
set_property BEL C5LUT [get_cells {seq_addr_gen.addr_counts[27]_i_1}]
set_property BEL A5LUT [get_cells {seq_addr_gen.addr_counts[28]_i_1}]
set_property BEL B6LUT [get_cells {seq_addr_gen.addr_counts[29]_i_1}]
set_property BEL C6LUT [get_cells {seq_addr_gen.addr_counts[30]_i_1}]
set_property BEL B6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_1}]
set_property BEL C6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_10}]
set_property BEL B6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_11}]
set_property BEL A6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_12}]
set_property BEL D5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_14}]
set_property BEL C5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_15}]
set_property BEL B5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_16}]
set_property BEL A5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_17}]
set_property BEL D6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_18}]
set_property BEL C6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_19}]
set_property BEL B5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_2}]
set_property BEL B6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_20}]
set_property BEL A6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_21}]
set_property BEL D5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_23}]
set_property BEL C5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_24}]
set_property BEL D6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_25}]
set_property BEL C6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_26}]
set_property BEL B6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_27}]
set_property BEL A6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_28}]
set_property BEL D6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_29}]
set_property BEL D5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_5}]
set_property BEL C5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_6}]
set_property BEL B5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_7}]
set_property BEL A5LUT [get_cells {seq_addr_gen.addr_counts[31]_i_8}]
set_property BEL D6LUT [get_cells {seq_addr_gen.addr_counts[31]_i_9}]
set_property BEL C5LUT [get_cells {seq_addr_gen.addr_counts[5]_i_1}]
set_property BEL A6LUT [get_cells {seq_addr_gen.addr_counts[6]_i_1}]
set_property BEL A5LUT [get_cells {seq_addr_gen.addr_counts[7]_i_1}]
set_property BEL B6LUT [get_cells {seq_addr_gen.addr_counts[8]_i_1}]
set_property BEL C5LUT [get_cells {seq_addr_gen.addr_counts[9]_i_1}]
set_property BEL D6LUT [get_cells {seq_addr_gen.addr_counts_next_r[8]_i_2}]
set_property BEL B6LUT [get_cells {seq_addr_gen.addr_counts_next_r[8]_i_4}]
set_property BEL A6LUT [get_cells {seq_addr_gen.addr_counts_next_r[8]_i_5}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_next_r_reg[12]_i_1}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_next_r_reg[16]_i_1}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_next_r_reg[20]_i_1}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_next_r_reg[24]_i_1}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_next_r_reg[28]_i_1}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_next_r_reg[31]_i_1}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_next_r_reg[8]_i_1}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_reg[31]_i_13}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_reg[31]_i_22}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_reg[31]_i_3}]
set_property BEL CARRY4 [get_cells {seq_addr_gen.addr_counts_reg[31]_i_4}]
set_property BEL A6LUT [get_cells seq_addr_gen.cmd_clk_en_r_i_1]
set_property BEL B6LUT [get_cells seq_addr_gen.first_mode_load_pulse_r1_i_1]
set_property BEL B6LUT [get_cells seq_addr_gen.first_mode_load_pulse_set_i_1]
set_property BEL A6LUT [get_cells seq_addr_gen.mem_init_done_i_1]
set_property BEL C6LUT [get_cells {seq_sm_r[0]_i_1}]
set_property BEL A5LUT [get_cells {seq_sm_r[0]_i_2}]
set_property BEL A6LUT [get_cells {seq_sm_r[1]_i_1}]
set_property BEL D6LUT [get_cells {seq_sm_r[1]_i_2}]
set_property BEL C6LUT [get_cells {seq_sm_r[1]_i_3}]
set_property BEL B6LUT [get_cells {seq_sm_r[1]_i_4}]
set_property BEL C6LUT [get_cells {seq_sm_r[1]_i_5}]
set_property BEL A6LUT [get_cells {simp_min_eye_r[0]_i_1}]
set_property BEL A6LUT [get_cells {simp_min_eye_r[0]_i_2}]
set_property BEL D6LUT [get_cells {simp_min_eye_r[0]_i_3}]
set_property BEL B6LUT [get_cells {simp_min_eye_r[1]_i_1}]
set_property BEL D6LUT [get_cells {simp_min_eye_r[1]_i_2}]
set_property BEL A5LUT [get_cells {simp_min_eye_r[1]_i_3}]
set_property BEL C6LUT [get_cells {simp_min_eye_r[1]_i_4}]
set_property BEL C6LUT [get_cells {simp_min_eye_r[1]_i_5}]
set_property BEL A6LUT [get_cells {sm_cntr_r[0]_i_1}]
set_property BEL B6LUT [get_cells {sm_cntr_r[1]_i_1}]
set_property BEL C6LUT [get_cells {sm_cntr_r[2]_i_1}]
set_property BEL A6LUT [get_cells {sm_cntr_r[3]_i_1}]
set_property BEL B6LUT [get_cells {sm_cntr_r[3]_i_2}]
set_property BEL C6LUT [get_cells {sm_cntr_r[3]_i_3}]
set_property BEL D6LUT [get_cells {sm_cntr_r[3]_i_4}]
set_property BEL C6LUT [get_cells {sm_cntr_r[3]_i_5}]
set_property BEL A6LUT [get_cells {sm_cntr_r[4]_i_1}]
set_property BEL B6LUT [get_cells {sm_cntr_r[4]_i_2}]
set_property BEL B6LUT [get_cells {sm_cntr_r[4]_i_3}]
set_property BEL A6LUT [get_cells {sm_cntr_r[4]_i_4}]
set_property BEL C6LUT [get_cells {sm_cntr_r[4]_i_5}]
set_property BEL A5LUT [get_cells {sm_cntr_r[4]_i_6}]
set_property BEL D6LUT [get_cells {sm_cntr_r[4]_i_7}]
set_property BEL D6LUT [get_cells {sm_cntr_r[4]_i_8}]
set_property BEL C6LUT [get_cells {sm_cntr_r[5]_i_1}]
set_property BEL A6LUT [get_cells {sm_cntr_r[5]_i_2}]
set_property BEL A6LUT [get_cells {sm_cntr_r[6]_i_1}]
set_property BEL A5LUT [get_cells {sm_cntr_r[7]_i_1}]
set_property BEL D6LUT [get_cells {sm_cntr_r[8]_i_1}]
set_property BEL B6LUT [get_cells {sm_cntr_r[8]_i_2}]
set_property BEL A6LUT [get_cells {sm_cntr_r[8]_i_3}]
set_property BEL C6LUT [get_cells {sm_cntr_r[8]_i_4}]
set_property BEL D6LUT [get_cells {sm_cntr_r[8]_i_5}]
set_property BEL A5LUT [get_cells {sm_cntr_r[8]_i_6}]
set_property BEL D6LUT [get_cells sm_ns0_carry_i_1]
set_property BEL C6LUT [get_cells sm_ns0_carry_i_2]
set_property BEL B6LUT [get_cells sm_ns0_carry_i_3]
set_property BEL A6LUT [get_cells sm_ns0_carry_i_4]
set_property BEL B6LUT [get_cells {sm_r[0]_i_2}]
set_property BEL A6LUT [get_cells {sm_r[1]_i_1}]
set_property BEL A6LUT [get_cells {sm_wait_r[0]_i_1}]
set_property BEL B6LUT [get_cells {sm_wait_r[0]_i_2}]
set_property BEL C6LUT [get_cells {sm_wait_r[0]_i_3}]
set_property BEL A6LUT [get_cells {sm_wait_r[1]_i_1}]
set_property BEL D6LUT [get_cells {sm_wait_r[1]_i_2}]
set_property BEL B6LUT [get_cells {sm_wait_r[1]_i_3}]
set_property BEL D6LUT [get_cells {sm_wait_r[1]_i_4}]
set_property BEL A5LUT [get_cells {sm_wait_r[1]_i_5}]
set_property BEL B6LUT [get_cells {sm_wait_r[1]_i_6}]
set_property BEL B6LUT [get_cells {sm_wait_r[1]_i_7}]
set_property BEL A6LUT [get_cells {sm_wait_r[2]_i_1}]
set_property BEL A6LUT [get_cells {sm_wait_r[2]_i_2}]
set_property BEL C6LUT [get_cells {sm_wait_r[2]_i_3}]
set_property BEL C6LUT [get_cells {sm_wait_r[2]_i_4}]
set_property BEL A6LUT [get_cells {sm_wait_r[3]_i_1}]
set_property BEL B6LUT [get_cells {sm_wait_r[3]_i_2}]
set_property BEL C6LUT [get_cells {sm_wait_r[3]_i_3}]
set_property BEL B5LUT [get_cells {sm_wait_r[3]_i_4}]
set_property BEL C6LUT [get_cells {sm_wait_r[4]_i_1}]
set_property BEL B6LUT [get_cells {sm_wait_r[4]_i_10}]
set_property BEL B6LUT [get_cells {sm_wait_r[4]_i_2}]
set_property BEL B6LUT [get_cells {sm_wait_r[4]_i_3}]
set_property BEL D6LUT [get_cells {sm_wait_r[4]_i_4}]
set_property BEL A6LUT [get_cells {sm_wait_r[4]_i_5}]
set_property BEL D6LUT [get_cells {sm_wait_r[4]_i_6}]
set_property BEL B6LUT [get_cells {sm_wait_r[4]_i_7}]
set_property BEL A6LUT [get_cells {sm_wait_r[4]_i_8}]
set_property BEL A5LUT [get_cells {sm_wait_r[4]_i_9}]
set_property BEL C6LUT [get_cells solid_valid_r_i_1]
set_property BEL A5LUT [get_cells solid_valid_r_i_2]
set_property BEL B6LUT [get_cells solid_valid_r_i_3]
set_property BEL C6LUT [get_cells {start_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {start_cnt[1]_i_1}]
set_property BEL A5LUT [get_cells {start_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {start_cnt[3]_i_1}]
set_property BEL D6LUT [get_cells {start_cnt[4]_i_1}]
set_property BEL B5LUT [get_cells {start_cnt[4]_i_2}]
set_property BEL B6LUT [get_cells stg2_2_zero_r_i_2]
set_property BEL A6LUT [get_cells {stg3_0_r[5]_i_1}]
set_property BEL C6LUT [get_cells {stg3_1_r[5]_i_1}]
set_property BEL A6LUT [get_cells stg3_r_i_1]
set_property BEL B6LUT [get_cells stg3_r_i_2]
set_property BEL C6LUT [get_cells stg3_r_i_3]
set_property BEL C6LUT [get_cells stg3_r_i_4]
set_property BEL A6LUT [get_cells {tap_r[0]_i_1}]
set_property BEL A5LUT [get_cells {tap_r[1]_i_1}]
set_property BEL B6LUT [get_cells {tap_r[2]_i_1}]
set_property BEL B5LUT [get_cells {tap_r[3]_i_1}]
set_property BEL A6LUT [get_cells {tap_r[4]_i_1}]
set_property BEL B6LUT [get_cells {tap_r[4]_i_2}]
set_property BEL C6LUT [get_cells {tap_r[4]_i_3}]
set_property BEL B6LUT [get_cells {tap_r[5]_i_1}]
set_property BEL B5LUT [get_cells {tap_r[6]_i_1}]
set_property BEL B6LUT [get_cells {tap_r[7]_i_1}]
set_property BEL B5LUT [get_cells {tap_r[7]_i_2}]
set_property BEL D6LUT [get_cells {tap_r[7]_i_3}]
set_property BEL D5LUT [get_cells trailing_edge1_carry_i_1]
set_property BEL C5LUT [get_cells trailing_edge1_carry_i_2]
set_property BEL B5LUT [get_cells trailing_edge1_carry_i_3]
set_property BEL A5LUT [get_cells trailing_edge1_carry_i_4]
set_property BEL D6LUT [get_cells trailing_edge1_carry_i_5]
set_property BEL C6LUT [get_cells trailing_edge1_carry_i_6]
set_property BEL B6LUT [get_cells trailing_edge1_carry_i_7]
set_property BEL A6LUT [get_cells trailing_edge1_carry_i_8]
set_property BEL A5LUT [get_cells u_bcount_2_i_1]
set_property BEL INBUF_DCIEN [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/PHY_CONTROL_INST.phy_control_i_i_1]
set_property BEL MMCME2_ADV [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_r_reg]
set_property BEL PLLE2_ADV [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/poc_sample_pd_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[6]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[7]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[8]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[10]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[11]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[12]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[5]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[6]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[7]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[8]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[9]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[10]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[11]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[6]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[7]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[8]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[9]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1]
set_property BEL DFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[10]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[11]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[5]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[6]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[7]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[8]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[9]}]
set_property BEL BUFHCE [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3]
set_property BEL INBUF_EN [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]}]
set_property BEL D5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]}]
set_property BEL INBUF_EN [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_sys_rst_ibuf]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg[2]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_in_common_reg]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[3]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs_reg[1]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs_reg[2]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_2r_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_r_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_fine_enable_reg]
set_property BEL OUTBUF_DCIEN [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_w_n_obuf]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[6]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[7]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg[2]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[5]}]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_r_reg]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/inc_r_reg]
set_property BEL B5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_setup_r_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[4]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[4]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[5]}]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_adj_done_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r2_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg[0]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_2]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_3]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_4]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_5]
set_property BEL D5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_6]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__1_i_1]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_1]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_2]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_3]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_1]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_2]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_3]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_4]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_1]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_2]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_3]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_2]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_3]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_4]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_5]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_6]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__1_i_1]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_1]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_2]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_3]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_1]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_2]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_3]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_4]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_1]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_2]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_3]
set_property BEL D5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_1]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_3]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry__0_i_2]
set_property BEL D5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_1]
set_property BEL C5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_2]
set_property BEL B5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_3]
set_property BEL A5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_4]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_5]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_6]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_7]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_8]
set_property BEL C5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_1]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_4]
set_property BEL D5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_1]
set_property BEL C5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_2]
set_property BEL B5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_3]
set_property BEL A5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_4]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_5]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_6]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_7]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_8]
set_property BEL C5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_1]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_4]
set_property BEL D5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_1]
set_property BEL C5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_2]
set_property BEL B5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_3]
set_property BEL A5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_4]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_5]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_6]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_7]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_8]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[2]_i_1}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[5]_i_1}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[5]_i_6}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[7]_i_1}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[2]_i_1}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[5]_i_1}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[5]_i_6}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[7]_i_1}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[3]_i_2}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[7]_i_4}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[11]_i_3}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[4]_i_2}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[8]_i_2}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r[3]_i_6}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[11]_i_2}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[12]_i_2}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[3]_i_2}]
set_property BEL CARRY4 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[7]_i_2}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[5]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[6]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[7]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[5]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[6]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[7]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[6]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[7]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[6]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[7]}]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge1_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry__1]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__1]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[5]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[6]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[7]}]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry__1]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__1]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__1]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__1]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns1_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns1_carry__0]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[5]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[6]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[7]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[8]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[9]}]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_carry]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[2]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[6]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[7]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[8]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[0]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[2]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[3]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[4]}]
set_property BEL D5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[6]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[7]}]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry__0]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[6]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[7]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[8]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[9]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[6]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[7]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[6]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[7]}]
set_property BEL A5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r3_reg]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg[1]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_polarity_held_r_reg]
set_property BEL B5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2]
set_property BEL B5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r3_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[2]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[6]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[7]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[8]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[5]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[6]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[7]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_too_small_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[10]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[11]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[6]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[7]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[8]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[9]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[4]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[6]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[7]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[0]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[10]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[11]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[12]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[3]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[4]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[5]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[6]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[7]}]
set_property BEL D5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[8]}]
set_property BEL D5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[9]}]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__0]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__1]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry__0]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry__0]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg]
set_property BEL CARRY4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg[0]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[5]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[6]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[7]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/int_rd_cmd_n_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/int_wr_cmd_n_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[10]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[11]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[12]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[13]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[14]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[15]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[16]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[17]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[18]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[19]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[4]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[5]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[6]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[7]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[8]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[9]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_bw_rise0_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[16]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[7]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[10]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[11]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[12]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[13]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[14]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[15]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[16]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[17]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[5]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[6]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[7]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[8]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[9]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[10]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[11]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[12]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[13]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[14]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[15]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[16]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[17]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[5]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[6]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[7]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[8]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[9]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[10]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[11]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[12]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[13]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[14]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[15]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[16]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[17]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[5]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[6]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[7]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[8]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[9]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_fall1_2r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[10]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[11]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[12]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[13]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[14]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[15]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[16]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[17]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[5]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[6]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[7]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[8]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[9]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[10]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[11]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[12]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[13]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[14]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[15]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[16]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[17]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[5]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[6]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[7]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[8]}]
set_property BEL D5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[9]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[0]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[11]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[14]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[16]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[1]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[2]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[5]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[7]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[9]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[16]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[5]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[7]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[10]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[11]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[12]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[13]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[14]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[15]}]
set_property BEL D5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[16]}]
set_property BEL D5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[17]}]
set_property BEL D5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[4]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[5]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[6]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[7]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[8]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[9]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cal_stage2_start_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[10]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[5]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[6]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[7]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[8]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[9]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/edge_adv_cal_start_r_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_calib_complete_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_rd_cmd_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_cmd_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_data0_r_reg[16]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_data0_r_reg[34]}]
set_property BEL B5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i_]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___0]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___1]
set_property BEL B5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___2]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___3]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___4]
set_property BEL C5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___5]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[12]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[13]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[14]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[5]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[7]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[8]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[9]}]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rdlvl_stg1_start_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_stg1_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_stg2_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[6]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[7]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[8]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/io_fifo_rden_cal_done_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/io_fifo_rden_cal_done_r_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/io_fifo_rden_cal_done_r_reg[2]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_cnt_dec_reg]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_dec_done_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[0]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[6]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[7]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[8]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/FSM_sequential_pc_ctl_ns_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/FSM_sequential_pc_ctl_ns_reg[1]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_data_wr_en_reg]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg[1]}]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common_reg]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_0_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_2_reg[3]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_fine_enable_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_fine_enable_reg]
set_property BEL PHASER_REF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/phaser_ref_i]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[5]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[6]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[7]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[8]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_TOP_AND_1]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[0]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[10]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[11]}]
set_property BEL IDELAYCTRL [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_2]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5]
set_property BEL C6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_TOP_AND]
set_property BEL IDELAYCTRL [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0]
set_property BEL C6LUT [get_cells wrcmd_in_progress_i_1]
set_property BEL C6LUT [get_cells {wrcal_byte_sel_r[0]_i_5}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17]
set_property BEL B6LUT [get_cells {wrcal_byte_sel_r[0]_i_4}]
set_property BEL D6LUT [get_cells {wrcal_byte_sel_r[0]_i_3}]
set_property BEL A6LUT [get_cells {wrcal_byte_sel_r[0]_i_2}]
set_property BEL A6LUT [get_cells {wrcal_byte_sel_r[0]_i_1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23]
set_property BEL C6LUT [get_cells wrcal_adj_done_r_i_4]
set_property BEL D6LUT [get_cells wrcal_adj_done_r_i_3]
set_property BEL B6LUT [get_cells wrcal_adj_done_r_i_2]
set_property BEL A6LUT [get_cells wrcal_adj_done_r_i_1]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29]
set_property BEL D6LUT [get_cells wr_ubr.user_burst_cnt_larger_1_r_i_2]
set_property BEL D6LUT [get_cells wr_ubr.user_burst_cnt_larger_1_r_i_1]
set_property BEL B5LUT [get_cells {wr_ptr[4]_i_2}]
set_property BEL D6LUT [get_cells {wr_ptr[4]_i_1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35]
set_property BEL B6LUT [get_cells {wr_ptr[3]_i_1__0}]
set_property BEL A5LUT [get_cells {wr_ptr[3]_i_1}]
set_property BEL D6LUT [get_cells {wr_ptr[2]_i_2__2}]
set_property BEL C6LUT [get_cells {wr_ptr[2]_i_2__1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41]
set_property BEL D6LUT [get_cells {wr_ptr[2]_i_2__0}]
set_property BEL B6LUT [get_cells {wr_ptr[2]_i_2}]
set_property BEL C6LUT [get_cells {wr_ptr[2]_i_1__4}]
set_property BEL A6LUT [get_cells {wr_ptr[2]_i_1__3}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47]
set_property BEL A6LUT [get_cells {wr_ptr[2]_i_1__2}]
set_property BEL A6LUT [get_cells {wr_ptr[2]_i_1__1}]
set_property BEL D6LUT [get_cells {wr_ptr[2]_i_1__0}]
set_property BEL A6LUT [get_cells {wr_ptr[2]_i_1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53]
set_property BEL B6LUT [get_cells {wr_ptr[1]_i_1__6}]
set_property BEL A5LUT [get_cells {wr_ptr[1]_i_1__5}]
set_property BEL D6LUT [get_cells {wr_ptr[1]_i_1__4}]
set_property BEL D6LUT [get_cells {wr_ptr[1]_i_1__3}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59]
set_property BEL D6LUT [get_cells {wr_ptr[1]_i_1__2}]
set_property BEL A6LUT [get_cells {wr_ptr[1]_i_1__1}]
set_property BEL B6LUT [get_cells {wr_ptr[1]_i_1__0}]
set_property BEL D6LUT [get_cells {wr_ptr[1]_i_1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65]
set_property BEL A6LUT [get_cells {wr_ptr[0]_i_1__6}]
set_property BEL A6LUT [get_cells {wr_ptr[0]_i_1__5}]
set_property BEL C6LUT [get_cells {wr_ptr[0]_i_1__4}]
set_property BEL C6LUT [get_cells {wr_ptr[0]_i_1__3}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71]
set_property BEL C6LUT [get_cells {wr_ptr[0]_i_1__2}]
set_property BEL D6LUT [get_cells {wr_ptr[0]_i_1__1}]
set_property BEL A6LUT [get_cells {wr_ptr[0]_i_1__0}]
set_property BEL C6LUT [get_cells {wr_ptr[0]_i_1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]}]
set_property BEL PHASER_OUT_PHY [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[1]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[4]}]
set_property BEL OUT_FIFO [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[3]}]
set_property BEL A6LUT [get_cells wr_in_progress_i_1]
set_property BEL A6LUT [get_cells {wr_data_gen/user_burst_cnt[10]_i_1}]
set_property BEL A5LUT [get_cells wdp_valid_o_i_2]
set_property BEL C6LUT [get_cells wdp_valid_o_i_1]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77]
set_property BEL C6LUT [get_cells wait_done_i_1]
set_property BEL B5LUT [get_cells {wait_cnt[3]_i_2__0}]
set_property BEL B5LUT [get_cells {wait_cnt[3]_i_2}]
set_property BEL C6LUT [get_cells {wait_cnt[3]_i_1__4}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5]
set_property BEL C6LUT [get_cells {wait_cnt[3]_i_1__3}]
set_property BEL C6LUT [get_cells {wait_cnt[3]_i_1__2}]
set_property BEL B6LUT [get_cells {wait_cnt[3]_i_1__1}]
set_property BEL C6LUT [get_cells {wait_cnt[3]_i_1__0}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17]
set_property BEL C6LUT [get_cells {wait_cnt[3]_i_1}]
set_property BEL B5LUT [get_cells {wait_cnt[2]_i_1__4}]
set_property BEL A5LUT [get_cells {wait_cnt[2]_i_1__3}]
set_property BEL B5LUT [get_cells {wait_cnt[2]_i_1__2}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23]
set_property BEL B6LUT [get_cells {wait_cnt[2]_i_1__1}]
set_property BEL B6LUT [get_cells {wait_cnt[2]_i_1__0}]
set_property BEL B5LUT [get_cells {wait_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {wait_cnt[1]_i_1__5}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29]
set_property BEL B6LUT [get_cells {wait_cnt[1]_i_1__4}]
set_property BEL A6LUT [get_cells {wait_cnt[1]_i_1__3}]
set_property BEL B6LUT [get_cells {wait_cnt[1]_i_1__2}]
set_property BEL A5LUT [get_cells {wait_cnt[1]_i_1__1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35]
set_property BEL A5LUT [get_cells {wait_cnt[1]_i_1__0}]
set_property BEL B6LUT [get_cells {wait_cnt[1]_i_1}]
set_property BEL A6LUT [get_cells {wait_cnt[0]_i_1__5}]
set_property BEL A6LUT [get_cells {wait_cnt[0]_i_1__4}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41]
set_property BEL B6LUT [get_cells {wait_cnt[0]_i_1__3}]
set_property BEL A6LUT [get_cells {wait_cnt[0]_i_1__2}]
set_property BEL A6LUT [get_cells {wait_cnt[0]_i_1__1}]
set_property BEL A6LUT [get_cells {wait_cnt[0]_i_1__0}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47]
set_property BEL A6LUT [get_cells {wait_cnt[0]_i_1}]
set_property BEL C5LUT [get_cells {valid_latency[4]_i_2}]
set_property BEL D6LUT [get_cells {valid_latency[4]_i_1}]
set_property BEL C6LUT [get_cells {valid_latency[3]_i_1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53]
set_property BEL B5LUT [get_cells {valid_latency[2]_i_1}]
set_property BEL B6LUT [get_cells {valid_latency[1]_i_1}]
set_property BEL A6LUT [get_cells {valid_latency[0]_i_1}]
set_property BEL D6LUT [get_cells {user_burst_cnt[9]_i_6}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59]
set_property BEL C6LUT [get_cells {user_burst_cnt[9]_i_5}]
set_property BEL B5LUT [get_cells {user_burst_cnt[9]_i_4__0}]
set_property BEL C6LUT [get_cells {user_burst_cnt[9]_i_4}]
set_property BEL D6LUT [get_cells {user_burst_cnt[9]_i_3__0}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65]
set_property BEL B6LUT [get_cells {user_burst_cnt[9]_i_3}]
set_property BEL C6LUT [get_cells {user_burst_cnt[9]_i_2__0}]
set_property BEL C6LUT [get_cells {user_burst_cnt[9]_i_2}]
set_property BEL B6LUT [get_cells {user_burst_cnt[9]_i_1__0}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71]
set_property BEL D6LUT [get_cells {user_burst_cnt[9]_i_1}]
set_property BEL D5LUT [get_cells {user_burst_cnt[8]_i_3}]
set_property BEL C6LUT [get_cells {user_burst_cnt[8]_i_2}]
set_property BEL C6LUT [get_cells {user_burst_cnt[8]_i_1__0}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]}]
set_property BEL PHASER_OUT_PHY [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[3]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[5]}]
set_property BEL OUTFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.ddr_dk]
set_property BEL A6LUT [get_cells {user_burst_cnt[8]_i_1}]
set_property BEL D6LUT [get_cells {user_burst_cnt[7]_i_3}]
set_property BEL D6LUT [get_cells {user_burst_cnt[7]_i_2__0}]
set_property BEL B6LUT [get_cells {user_burst_cnt[7]_i_2}]
set_property BEL OUT_FIFO [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_enable_w_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_inc_w_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_skew_delay_en_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_enable_w_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[3]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_fine_enable_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_sel_fine_oclk_delay_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_fine_enable_reg]
set_property BEL PHASER_REF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/phaser_ref_i]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[6]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[7]}]
set_property BEL C6LUT [get_cells {user_burst_cnt[7]_i_1__0}]
set_property BEL OUTBUF_DCIEN [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff]
set_property BEL B6LUT [get_cells {user_burst_cnt[7]_i_1}]
set_property BEL A5LUT [get_cells {user_burst_cnt[6]_i_2}]
set_property BEL B6LUT [get_cells {user_burst_cnt[6]_i_1__0}]
set_property BEL A6LUT [get_cells {user_burst_cnt[6]_i_1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17]
set_property BEL A6LUT [get_cells {user_burst_cnt[5]_i_3}]
set_property BEL B6LUT [get_cells {user_burst_cnt[5]_i_2__0}]
set_property BEL D6LUT [get_cells {user_burst_cnt[5]_i_2}]
set_property BEL B6LUT [get_cells {user_burst_cnt[5]_i_1__0}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23]
set_property BEL C6LUT [get_cells {user_burst_cnt[5]_i_1}]
set_property BEL D5LUT [get_cells {user_burst_cnt[4]_i_2}]
set_property BEL A6LUT [get_cells {user_burst_cnt[4]_i_1__0}]
set_property BEL B6LUT [get_cells {user_burst_cnt[4]_i_1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29]
set_property BEL A5LUT [get_cells {user_burst_cnt[3]_i_3}]
set_property BEL B5LUT [get_cells {user_burst_cnt[3]_i_2}]
set_property BEL B6LUT [get_cells {user_burst_cnt[3]_i_1__0}]
set_property BEL A6LUT [get_cells {user_burst_cnt[3]_i_1}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35]
set_property BEL A6LUT [get_cells {user_burst_cnt[2]_i_1__0}]
set_property BEL B6LUT [get_cells {user_burst_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {user_burst_cnt[1]_i_2}]
set_property BEL A6LUT [get_cells {user_burst_cnt[1]_i_1__0}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41]
set_property BEL A6LUT [get_cells {user_burst_cnt[1]_i_1}]
set_property BEL B6LUT [get_cells {user_burst_cnt[10]_i_3}]
set_property BEL B6LUT [get_cells {user_burst_cnt[10]_i_2__0}]
set_property BEL C6LUT [get_cells {user_burst_cnt[10]_i_2}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47]
set_property BEL A6LUT [get_cells {user_burst_cnt[10]_i_1}]
set_property BEL A6LUT [get_cells {user_burst_cnt[0]_i_1__0}]
set_property BEL A6LUT [get_cells {user_burst_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells upper_end_matched_i_1]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53]
set_property BEL A5FF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mode_load_pulse_r1_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.first_mode_load_pulse_set_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.first_mode_load_pulse_r1_reg]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.cmd_clk_en_r_reg]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[9]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[8]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[7]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[6]}]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[5]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[31]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[30]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[29]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[28]}]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[27]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[26]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]}]
set_property BEL PHASER_OUT_PHY [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[4]}]
set_property BEL OUT_FIFO [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_enable_w_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_inc_w_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_skew_delay_en_reg]
set_property BEL B5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_delay_done_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_enable_w_reg]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[3]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[25]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[24]}]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[23]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[22]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[21]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[20]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[19]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[18]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[17]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[16]}]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[15]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[14]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[13]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[12]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[11]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[10]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[9]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[8]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[7]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[6]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[31]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[30]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[29]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[28]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[27]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[26]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[25]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[24]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[23]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[22]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[21]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[20]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[19]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[18]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[17]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[16]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[15]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[14]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[13]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[12]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[11]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[10]}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r_reg]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[9]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[8]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[7]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[6]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[5]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[45]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[41]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[38]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[36]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[32]}]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[29]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[28]}]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[27]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]}]
set_property BEL PHASER_OUT_PHY [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[1]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[4]}]
set_property BEL OUT_FIFO [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[3]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_en_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_edge_adv_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_enable_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_inc_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_en_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_edge_adv_reg]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_enable_reg]
set_property BEL INBUF_DCIEN [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq]
set_property BEL PHASER_REF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/phaser_ref_i]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[3]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[4]}]
set_property BEL IN_FIFO [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done_reg]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[26]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[25]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[24]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[23]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[22]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[21]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[20]}]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[19]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[18]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[17]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[16]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[15]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[14]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[13]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[12]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[11]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[10]}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d2_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d1_reg]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld_reg]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out_reg[0]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[9]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[8]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[7]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[6]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[5]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[4]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[3]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[2]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[20]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[1]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[19]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[18]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[17]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[16]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[4]}]
set_property BEL IN_FIFO [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done_reg]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[15]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[14]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[13]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[12]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[11]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[10]}]
set_property BEL DFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_bl_larger_reg]
set_property BEL CFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger_reg]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29]
set_property BEL B5FF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_reg]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[3]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[2]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[1]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[0]}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_load_pulse_reg]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_reg[9]}]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[9]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[8]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[7]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[6]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[5]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[29]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[28]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[27]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[26]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[25]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[24]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[23]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[22]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[21]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[20]}]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[19]}]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[18]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[17]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[16]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[15]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[14]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[0]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[1]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[3]}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].lat_adj_done[1]_i_1}]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/hyst_warmup_r_i_1]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/if_empty_2r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/if_empty_r_reg]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/inc_byte_cnt_i_1]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[0].phase_bslip_vld_chk[0]_i_1}]
set_property BEL A5LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[1].phase_bslip_vld_chk[1]_i_1}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/max_lat_done_r_reg}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[13]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[12]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[11]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[10]}]
set_property BEL D6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[6]}]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg_reg]
set_property BEL A5FF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_wr_en_r_reg]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3}]
set_property BEL CFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress_reg]
set_property BEL D5FF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/wdp_valid_o_reg]
set_property BEL CFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdp_valid_o_reg]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/qdr_rd_cmd_o_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd_r_reg]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[3]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[2]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[1]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[0]}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_wr_pending_r1_reg]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_reg_reg[0]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_o_reg[0]}]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[9]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[8]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[7]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[6]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[5]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[4]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[3]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[2]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[3]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[1]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[10]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[0]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[9]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[8]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[7]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[6]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[5]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[4]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[3]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[2]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[1]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[19]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[18]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[17]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[16]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[15]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[14]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[13]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[12]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[11]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[10]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[0]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[9]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[8]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[7]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[6]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[5]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[4]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[3]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[2]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[1]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[2]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[3]}]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_edge_adv_i_1]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_lane_r[0]_i_1}]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/prev_match_r_i_1]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/rdlvl_pi_stg2_f_incdec_r_i_1]
set_property BEL B6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/stg2_2_zero_r_i_1]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_1}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_10}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_12}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_13}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_14}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_15}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_16}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_17}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_2}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_21}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_22}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_23}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_24}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_25}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_26}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_27}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_3}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_30}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_31}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_33}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_34}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_35}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_36}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_37}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_38}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_39}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_40}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_41}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_42}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_43}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_46}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_47}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_48}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_49}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_5}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_9}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_10}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_11}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_12}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_13}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_14}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_15}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_17}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_18}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_2}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_20}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_21}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_22}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_25}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_26}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_27}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_28}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_29}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_3}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_30}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_33}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_34}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_35}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_36}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_37}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_38}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_39}]
set_property BEL B5LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_4}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_40}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_5}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_6}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_7}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_8}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_9}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_1}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_11}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_12}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_13}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_14}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_15}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_16}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_17}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_18}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_19}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_21}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_22}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_23}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_24}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_25}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_26}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_27}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_28}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_29}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_30}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_31}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_32}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_33}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_34}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_35}]
set_property BEL C5LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_36}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_37}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_38}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_4}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_5}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_6}]
set_property BEL A5LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_9}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_10}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_11}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_12}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_13}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_14}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_16}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_17}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_18}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_19}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_2}]
set_property BEL C5LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_21}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_22}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_23}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_24}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_25}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_26}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_27}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_28}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_3}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_4}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_7}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_8}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_1}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_10}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_11}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_12}]
set_property BEL A5LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_13}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_14}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_15}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_16}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_17}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_2}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_3}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_4}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_5}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_6}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_7}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_8}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_9}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_1}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_10}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_11}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_2}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_3}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_4}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_5}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_7}]
set_property BEL A5LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_8}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_9}]
set_property BEL F8MUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_11}]
set_property BEL F7BMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_19}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_20}]
set_property BEL F7BMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_28}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_29}]
set_property BEL F8MUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_32}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_4}]
set_property BEL F7BMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_44}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_45}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_6}]
set_property BEL F8MUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_8}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_1}]
set_property BEL F8MUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_16}]
set_property BEL F8MUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_19}]
set_property BEL F7BMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_23}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_24}]
set_property BEL F7BMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_31}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_32}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_10}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_2}]
set_property BEL F8MUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_3}]
set_property BEL F7BMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_7}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_8}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_1}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_6}]
set_property BEL F7AMUX [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_9}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[40]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[41]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[42]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[43]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[44]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[85]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[86]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[87]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[88]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[89]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[4]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[4]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[5]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/first_lane_r_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[4]}]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r_reg]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r_reg[0]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[0]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_lane_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[5]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[3]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/prev_match_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[10]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[11]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[12]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[13]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[14]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[15]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[16]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[17]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[18]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[19]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[20]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[21]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[22]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[23]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[24]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[25]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[26]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[27]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[28]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[29]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[30]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[31]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[32]}]
set_property BEL D5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[33]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[34]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[35]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[5]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[6]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[7]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[8]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[9]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_en_stg2_f_r_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[5]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[5]}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r_reg]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[2]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[4]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[4]}]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.cal_stage2_done_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].lat_adj_done_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].lat_adj_done_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]}]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.max_lat_done_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/bl4_rd_cmd_int_r_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg[2]}]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_done_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_2r_reg_r]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_r]
set_property BEL A5LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r]
set_property BEL A6LUT [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_gate]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_r]
set_property BEL A5FF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_5r_reg]
set_property BEL CFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_r_reg]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg]
set_property BEL DFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/inc_byte_cnt_reg]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_lat_done_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[3]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[4]}]
set_property BEL BFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_done_reg]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[0]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_bslip_vld_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_vld_reg[0]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_bslip_vld_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[2]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[4]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[5]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[6]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[7]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[8]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_vld_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][0]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_measured_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][2]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].phase_bslip_vld_chk_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_bslip_vld_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_vld_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_bslip_vld_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[3]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[4]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[5]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[6]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[7]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[8]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_vld_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_bslip_vld_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_vld_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_bslip_vld_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[10]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[11]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[12]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[13]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[14]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[15]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[16]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[17]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[9]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_vld_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][3]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][4]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][0]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_measured_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][4]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].phase_bslip_vld_chk_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_bslip_vld_reg[1]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_vld_reg[1]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_bslip_vld_reg[1]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[10]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[11]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[12]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[13]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[14]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[15]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[16]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[17]}]
set_property BEL DFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[9]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_vld_reg[1]}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_1}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_2}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_1}]
set_property BEL C6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_2}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_1}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_2}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_1}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_2}]
set_property BEL AFF [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_reg]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[3]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[1]}]
set_property BEL A5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[3]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[0]}]
set_property BEL BFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[1]}]
set_property BEL B5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[2]}]
set_property BEL CFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[3]}]
set_property BEL C5FF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[4]}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]}]
set_property BEL B6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst}]
set_property BEL AFF [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].data_valid_int_r1_reg[1]}]
set_property BEL A6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst}]
set_property BEL A6LUT [get_cells {u_poc_meta/center_diff_r[0]_i_1}]
set_property BEL A5LUT [get_cells {u_poc_meta/center_diff_r[1]_i_1}]
set_property BEL B6LUT [get_cells {u_poc_meta/center_diff_r[2]_i_1}]
set_property BEL B5LUT [get_cells {u_poc_meta/center_diff_r[3]_i_1}]
set_property BEL A6LUT [get_cells {u_poc_meta/center_diff_r[4]_i_1}]
set_property BEL A6LUT [get_cells {u_poc_meta/center_diff_r[5]_i_1}]
set_property BEL A5LUT [get_cells {u_poc_meta/center_diff_r[6]_i_1}]
set_property BEL A5LUT [get_cells {u_poc_meta/center_diff_r[7]_i_1}]
set_property BEL A6LUT [get_cells {u_poc_meta/diff_r[0]_i_1}]
set_property BEL B6LUT [get_cells {u_poc_meta/diff_r[1]_i_1}]
set_property BEL B5LUT [get_cells {u_poc_meta/diff_r[2]_i_1}]
set_property BEL A5LUT [get_cells {u_poc_meta/diff_r[3]_i_1}]
set_property BEL A6LUT [get_cells {u_poc_meta/diff_r[4]_i_1}]
set_property BEL B6LUT [get_cells {u_poc_meta/diff_r[5]_i_1}]
set_property BEL A5LUT [get_cells {u_poc_meta/diff_r[6]_i_1}]
set_property BEL C6LUT [get_cells {u_poc_meta/diff_r[7]_i_1}]
set_property BEL C5LUT [get_cells {u_poc_meta/diff_r[8]_i_1}]
set_property BEL B5LUT [get_cells {u_poc_meta/diff_r[9]_i_1}]
set_property BEL B6LUT [get_cells {u_poc_meta/edge_diff_r[0]_i_1}]
set_property BEL B5LUT [get_cells {u_poc_meta/edge_diff_r[1]_i_1}]
set_property BEL C6LUT [get_cells {u_poc_meta/edge_diff_r[2]_i_1}]
set_property BEL D6LUT [get_cells {u_poc_meta/edge_diff_r[3]_i_1}]
set_property BEL C5LUT [get_cells {u_poc_meta/edge_diff_r[4]_i_1}]
set_property BEL D5LUT [get_cells {u_poc_meta/edge_diff_r[5]_i_1}]
set_property BEL C6LUT [get_cells {u_poc_meta/edge_diff_r[6]_i_1}]
set_property BEL C5LUT [get_cells {u_poc_meta/edge_diff_r[7]_i_1}]
set_property BEL B6LUT [get_cells {u_poc_meta/run_ends_r[0]_i_1}]
set_property BEL C6LUT [get_cells {u_poc_meta/run_ends_r[1]_i_1}]
set_property BEL C6LUT [get_cells {u_poc_tap_base/sm_r[0]_i_1}]
set_property BEL C5LUT [get_cells {u_poc_tap_base/sm_r[1]_i_2}]
set_property BEL C6LUT [get_cells u_qdr_phy_wr_control/p_1_out]
set_property BEL A6LUT [get_cells u_qdr_phy_wr_control/p_1_out_inferred__0/i_]
set_property BEL B6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[10]_i_1}]
set_property BEL A6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[12]_i_1}]
set_property BEL C6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[14]_i_1}]
set_property BEL D6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[15]_i_1}]
set_property BEL B6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[16]_i_1}]
set_property BEL B5LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[17]_i_1}]
set_property BEL B6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[1]_i_1}]
set_property BEL A6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[3]_i_1}]
set_property BEL A6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[5]_i_1}]
set_property BEL C6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[7]_i_1}]
set_property BEL B6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[0]_i_1}]
set_property BEL C5LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[11]_i_1}]
set_property BEL B5LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[14]_i_1}]
set_property BEL A5LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[16]_i_1}]
set_property BEL C6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[1]_i_1}]
set_property BEL D6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[2]_i_1}]
set_property BEL D6LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[3]_i_1}]
set_property BEL B5LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[5]_i_1}]
set_property BEL A5LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[7]_i_1}]
set_property BEL A5LUT [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[9]_i_1}]
set_property BEL A6LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise0_r[1]_i_1}]
set_property BEL B6LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise0_r[3]_i_1}]
set_property BEL C6LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise0_r[5]_i_1}]
set_property BEL B6LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise0_r[7]_i_1}]
set_property BEL C5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[0]_i_1}]
set_property BEL B5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[11]_i_1}]
set_property BEL B5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[14]_i_1}]
set_property BEL C5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[15]_i_1}]
set_property BEL D5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[16]_i_1}]
set_property BEL D5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[17]_i_1}]
set_property BEL D5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[1]_i_1}]
set_property BEL B5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[2]_i_1}]
set_property BEL A5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[3]_i_1}]
set_property BEL A5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[5]_i_1}]
set_property BEL B5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[7]_i_1}]
set_property BEL C5LUT [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[9]_i_1}]
set_property BEL B6LUT [get_cells u_qdr_rld_phy_cntrl_init//i_]
set_property BEL A6LUT [get_cells u_qdr_rld_phy_cntrl_init/__0/i_]
set_property BEL C6LUT [get_cells u_qdr_rld_phy_cntrl_init/__4/i_]
set_property BEL B6LUT [get_cells u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_i_1]
set_property BEL A6LUT [get_cells u_qdr_rld_phy_cntrl_init/of_data_wr_en_i_1]
set_property BEL A6LUT [get_cells {u_qdr_rld_phy_cntrl_init/pc_seq[0]_i_1}]
set_property BEL A5LUT [get_cells {u_qdr_rld_phy_cntrl_init/pc_seq[1]_i_1}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/AC1_G_E1_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/AC2_G_E2_reg]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[0]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[10]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[11]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[12]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[13]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[14]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[15]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[16]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[17]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[18]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[19]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[1]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[20]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[21]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[22]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[23]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[24]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[25]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[26]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[27]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[28]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[29]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[2]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[30]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[31]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[3]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[4]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[5]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[6]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[7]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[8]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[9]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_state_reg[0]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_state_reg[1]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_state_reg[3]}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/lower_end_matched_reg]
set_property BEL CARRY4 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry]
set_property BEL CARRY4 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0]
set_property BEL CARRY4 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1]
set_property BEL CARRY4 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2]
set_property BEL BFF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/memc_wr_en_r_reg]
set_property BEL C6LUT [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1]
set_property BEL A6LUT [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1__0]
set_property BEL A5LUT [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1__1]
set_property BEL AFF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/run_traffic_o_reg]
set_property BEL A5FF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/run_traffic_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/upper_end_matched_reg]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[32]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[33]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[34]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[35]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[36]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[37]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[38]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[39]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[40]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[41]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[42]}]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[43]}]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[44]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[45]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[46]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[47]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[48]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[49]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[50]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[51]}]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[52]}]
set_property BEL D5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[53]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[54]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[55]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[56]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[57]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[58]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[59]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[60]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[61]}]
set_property BEL C5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[62]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[63]}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/prefetch_reg]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[10]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[1]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[2]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[3]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[4]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[5]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[6]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[7]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[8]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[9]}]
set_property BEL CARRY4 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry]
set_property BEL CARRY4 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_reg[5]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_reg[6]}]
set_property BEL CFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/gen_v6_cmd_rdy.cmd_rdy_o_reg]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[0]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[1]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[2]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[3]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[4]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[5]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[6]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[0]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[1]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[2]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[3]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[4]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[5]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[6]}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_en_r_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full_reg]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[19]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[18]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[17]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[16]}]
set_property BEL D6LUT [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[15]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[14]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[13]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[12]}]
set_property BEL D6LUT [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[0]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[1]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[2]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[3]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[4]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[0]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[1]}]
set_property BEL A5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[2]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[3]}]
set_property BEL B5FF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[4]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt_reg[0]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt_reg[1]}]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done_reg]
set_property BEL DFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD_reg]
set_property BEL CFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyE_reg]
set_property BEL AFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdy_reg]
set_property BEL CFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startC_reg]
set_property BEL B5FF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE_reg]
set_property BEL CFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start_reg]
set_property BEL CFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[0]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[10]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[11]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[12]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[13]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[14]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[15]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[16]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[17]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[18]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[19]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[1]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[20]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[21]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[22]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[23]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[24]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[25]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[26]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[27]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[28]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[29]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[2]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[30]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[31]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[3]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[4]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[5]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[6]}]
set_property BEL DFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[7]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[8]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[9]}]
set_property BEL A5FF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/bram_rd_valid_o_reg]
set_property BEL DFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wr_ubr.user_burst_cnt_larger_1_r_reg]
set_property BEL BFF [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/u_bcount_2_reg]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[0]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[10]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[1]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[2]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[3]}]
set_property BEL AFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[4]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[5]}]
set_property BEL BFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[6]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[7]}]
set_property BEL CFF [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[8]}]
set_property LOC BUFGCTRL_X0Y0 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref]
set_property LOC BUFGCTRL_X0Y16 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y17 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk]
set_property LOC BUFHCE_X1Y72 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3]
set_property LOC BUFMRCE_X1Y11 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq]
set_property LOC IDELAYCTRL_X1Y4 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200]
set_property LOC IDELAYCTRL_X1Y5 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0]
set_property LOC IDELAYCTRL_X1Y6 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_2]
set_property LOC SLICE_X161Y325 [get_cells AC1_G_E1_i_5]
set_property LOC SLICE_X171Y326 [get_cells {ADDRESS_PATTERN.acounts[0]_i_1}]
set_property LOC SLICE_X171Y329 [get_cells {ADDRESS_PATTERN.acounts[0]_i_4}]
set_property LOC SLICE_X171Y332 [get_cells {ADDRESS_PATTERN.acounts[12]_i_2}]
set_property LOC SLICE_X171Y333 [get_cells {ADDRESS_PATTERN.acounts[16]_i_2}]
set_property LOC SLICE_X171Y334 [get_cells {ADDRESS_PATTERN.acounts[20]_i_2}]
set_property LOC SLICE_X171Y335 [get_cells {ADDRESS_PATTERN.acounts[24]_i_2}]
set_property LOC SLICE_X171Y336 [get_cells {ADDRESS_PATTERN.acounts[28]_i_2}]
set_property LOC SLICE_X171Y330 [get_cells {ADDRESS_PATTERN.acounts[4]_i_2}]
set_property LOC SLICE_X171Y331 [get_cells {ADDRESS_PATTERN.acounts[8]_i_2}]
set_property LOC SLICE_X165Y264 [get_cells {FSM_sequential_sm_r[1]_i_5}]
set_property LOC SLICE_X159Y262 [get_cells {FSM_sequential_sm_r[2]_i_10}]
set_property LOC SLICE_X163Y263 [get_cells {FSM_sequential_sm_r[2]_i_6}]
set_property LOC SLICE_X163Y272 [get_cells {FSM_sequential_sm_r[3]_i_1}]
set_property LOC SLICE_X160Y270 [get_cells {FSM_sequential_sm_r[3]_i_6}]
set_property LOC SLICE_X165Y337 [get_cells GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_]
set_property LOC SLICE_X162Y330 [get_cells {addr_out[26]_i_1}]
set_property LOC SLICE_X168Y320 [get_cells {addr_r[17]_i_1}]
set_property LOC SLICE_X169Y320 [get_cells {addr_reg[17]_i_1}]
set_property LOC SLICE_X168Y316 [get_cells {addr_reg[19]_i_1}]
set_property LOC SLICE_X168Y248 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_2}]
set_property LOC SLICE_X168Y249 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4}]
set_property LOC SLICE_X169Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_2}]
set_property LOC SLICE_X168Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2}]
set_property LOC SLICE_X166Y318 [get_cells {buf_avail_r[6]_i_6}]
set_property LOC SLICE_X159Y272 [get_cells {byte_sel_r[1]_i_5}]
set_property LOC SLICE_X170Y265 [get_cells {calib_zero_inputs[0]_i_1}]
set_property LOC SLICE_X170Y263 [get_cells {calib_zero_inputs[2]_i_1}]
set_property LOC SLICE_X158Y279 [get_cells {center_diff_r[0]_i_3}]
set_property LOC SLICE_X167Y241 [get_cells clkdiv_phase_cal_done_i_3]
set_property LOC SLICE_X167Y323 [get_cells {cmd_counts[1]_i_1}]
set_property LOC SLICE_X167Y322 [get_cells {cmd_counts[5]_i_2}]
set_property LOC SLICE_X166Y323 [get_cells {cmd_counts[8]_i_2}]
set_property LOC SLICE_X168Y323 [get_cells {cmd_counts[9]_i_3}]
set_property LOC SLICE_X163Y328 [get_cells cmd_rdyC_i_1]
set_property LOC SLICE_X168Y293 [get_cells cq_stable_r_i_2]
set_property LOC SLICE_X168Y294 [get_cells cq_stable_r_i_3]
set_property LOC SLICE_X161Y330 [get_cells {current_address[0]_i_1}]
set_property LOC SLICE_X168Y325 [get_cells {current_state[0]_i_3}]
set_property LOC SLICE_X168Y324 [get_cells {current_state[3]_i_5}]
set_property LOC SLICE_X156Y277 [get_cells diff_ns0_carry__0_i_2]
set_property LOC SLICE_X156Y276 [get_cells diff_ns0_carry_i_1]
set_property LOC SLICE_X158Y275 [get_cells diffs_eq_carry_i_1]
set_property LOC SLICE_X169Y263 [get_cells {dlyval_dq_r[89]_i_2}]
set_property LOC SLICE_X168Y265 [get_cells {dlyval_r[2]_i_4}]
set_property LOC SLICE_X169Y264 [get_cells {dlyval_r[3]_i_1}]
set_property LOC SLICE_X168Y264 [get_cells {dlyval_r[3]_i_5}]
set_property LOC SLICE_X167Y265 [get_cells {dlyval_r[4]_i_5}]
set_property LOC SLICE_X167Y264 [get_cells {dlyval_r[4]_i_6}]
set_property LOC SLICE_X163Y275 [get_cells {edge_diff_r[0]_i_3}]
set_property LOC SLICE_X160Y321 [get_cells empty_i_3]
set_property LOC SLICE_X161Y320 [get_cells empty_i_5]
set_property LOC SLICE_X162Y321 [get_cells empty_i_9]
set_property LOC SLICE_X163Y270 [get_cells {eye_sz_cnt_r[0]_i_3}]
set_property LOC SLICE_X162Y271 [get_cells {eye_sz_cnt_r[3]_i_1}]
set_property LOC SLICE_X163Y271 [get_cells {eye_sz_cnt_r[3]_i_3}]
set_property LOC SLICE_X160Y271 [get_cells {eye_sz_cnt_r[4]_i_1}]
set_property LOC SLICE_X158Y271 [get_cells {eye_sz_cnt_r[5]_i_3}]
set_property LOC SLICE_X159Y270 [get_cells {eye_sz_cnt_r[7]_i_12}]
set_property LOC SLICE_X162Y272 [get_cells {eye_sz_cnt_r[7]_i_5}]
set_property LOC SLICE_X162Y270 [get_cells {eye_sz_cnt_r[7]_i_7}]
set_property LOC SLICE_X166Y263 [get_cells {eye_width_r[5]_i_1}]
set_property LOC SLICE_X166Y264 [get_cells {eye_width_r[5]_i_2}]
set_property LOC SLICE_X170Y272 [get_cells {fine_delay_cnt[5]_i_1__0}]
set_property LOC SLICE_X171Y273 [get_cells {fine_delay_cnt[5]_i_2__0}]
set_property LOC SLICE_X159Y331 [get_cells {gen20_taps.lfsr_q[18]_i_1}]
set_property LOC SLICE_X159Y333 [get_cells {gen20_taps.lfsr_q[20]_i_1}]
set_property LOC SLICE_X161Y333 [get_cells {gen20_taps.lfsr_q[7]_i_1}]
set_property LOC SLICE_X168Y330 [get_cells gen_addr_larger_i_14]
set_property LOC SLICE_X168Y329 [get_cells gen_addr_larger_i_20]
set_property LOC SLICE_X165Y331 [get_cells gen_bl_larger_i_16]
set_property LOC SLICE_X165Y330 [get_cells gen_bl_larger_i_26]
set_property LOC SLICE_X165Y332 [get_cells gen_bl_larger_i_7]
set_property LOC SLICE_X159Y276 [get_cells gen_mmcm.mmcm_i_i_1]
set_property LOC SLICE_X157Y279 [get_cells i__carry__0_i_1__0]
set_property LOC SLICE_X164Y276 [get_cells i__carry__0_i_2]
set_property LOC SLICE_X164Y275 [get_cells i__carry_i_1]
set_property LOC SLICE_X157Y278 [get_cells i__carry_i_1__0]
set_property LOC SLICE_X165Y318 [get_cells i__carry_i_1__1]
set_property LOC SLICE_X170Y286 [get_cells i__i_1]
set_property LOC SLICE_X168Y259 [get_cells inc_byte_cnt_i_2]
set_property LOC SLICE_X165Y273 [get_cells inc_r_i_4]
set_property LOC SLICE_X167Y261 [get_cells {init_wr_cmd_r[1]_i_2}]
set_property LOC SLICE_X168Y240 [get_cells {iserdes_comp_r[0]_i_2}]
set_property LOC SLICE_X167Y239 [get_cells {iserdes_comp_r[1]_i_2}]
set_property LOC SLICE_X165Y239 [get_cells {iserdes_comp_r[3]_i_2}]
set_property LOC SLICE_X161Y273 [get_cells ktap_at_right_edge_r_i_3]
set_property LOC SLICE_X156Y270 [get_cells ktap_at_right_edge_r_i_5]
set_property LOC SLICE_X167Y266 [get_cells {left_r[0]_i_1}]
set_property LOC SLICE_X157Y268 [get_cells {left_slew_r[3]_i_5}]
set_property LOC SLICE_X166Y262 [get_cells {match_out_r[4]_i_1}]
set_property LOC SLICE_X167Y262 [get_cells {match_out_r[4]_i_5}]
set_property LOC SLICE_X164Y250 [get_cells {max_lat_inst.mem_cntr[4]_i_1}]
set_property LOC SLICE_X168Y241 [get_cells {mem_lat_inst[0].fd1_vld[0]_i_2}]
set_property LOC SLICE_X167Y247 [get_cells {mem_lat_inst[0].latency_cntr[0][1]_i_1}]
set_property LOC SLICE_X166Y249 [get_cells {mem_lat_inst[0].latency_cntr[0][4]_i_1}]
set_property LOC SLICE_X170Y249 [get_cells {mem_lat_inst[1].latency_cntr[1][1]_i_1}]
set_property LOC SLICE_X166Y248 [get_cells {mem_lat_inst[1].latency_cntr[1][4]_i_1}]
set_property LOC SLICE_X170Y240 [get_cells {mem_lat_inst[1].rd0_vld[1]_i_2}]
set_property LOC SLICE_X163Y325 [get_cells mem_pattern_init_done_o0_carry__0_i_3]
set_property LOC SLICE_X163Y326 [get_cells mem_pattern_init_done_o0_carry__1_i_5]
set_property LOC SLICE_X163Y327 [get_cells mem_pattern_init_done_o0_carry__2_i_5]
set_property LOC SLICE_X163Y324 [get_cells mem_pattern_init_done_o0_carry_i_4]
set_property LOC SLICE_X168Y235 [get_cells mem_reg_0_3_0_5_i_1]
set_property LOC SLICE_X164Y332 [get_cells mem_reg_0_7_0_5_i_1__0]
set_property LOC SLICE_X167Y244 [get_cells memory_fd1_1_reg_0_15_0_4_i_1__0]
set_property LOC SLICE_X171Y232 [get_cells memory_fd1_1_reg_0_15_0_4_i_3]
set_property LOC SLICE_X168Y244 [get_cells memory_rd0_1_reg_0_15_0_4_i_2__0]
set_property LOC SLICE_X171Y230 [get_cells memory_rd0_1_reg_0_15_0_4_i_5]
set_property LOC SLICE_X171Y242 [get_cells memory_rd0_1_reg_0_15_0_4_i_5__0]
set_property LOC SLICE_X171Y235 [get_cells memory_rd1_0_reg_0_15_0_3_i_1]
set_property LOC SLICE_X167Y235 [get_cells memory_rd1_0_reg_0_15_0_3_i_2]
set_property LOC SLICE_X167Y246 [get_cells memory_rd1_0_reg_0_15_0_3_i_2__0]
set_property LOC SLICE_X167Y233 [get_cells memory_rd1_0_reg_0_15_0_3_i_3]
set_property LOC SLICE_X165Y244 [get_cells memory_rd1_0_reg_0_15_0_3_i_3__0]
set_property LOC SLICE_X171Y234 [get_cells memory_rd1_1_reg_0_15_0_4_i_2]
set_property LOC SLICE_X165Y243 [get_cells memory_rd1_1_reg_0_15_0_4_i_2__0]
set_property LOC SLICE_X171Y233 [get_cells memory_rd1_1_reg_0_15_0_4_i_3]
set_property LOC SLICE_X169Y242 [get_cells memory_rd1_1_reg_0_15_0_4_i_3__0]
set_property LOC SLICE_X169Y233 [get_cells memory_rd1_1_reg_0_15_0_4_i_4]
set_property LOC SLICE_X167Y243 [get_cells memory_rd1_1_reg_0_15_0_4_i_4__0]
set_property LOC SLICE_X158Y281 [get_cells mod_sub0_return0__0_carry__0_i_1]
set_property LOC SLICE_X158Y280 [get_cells mod_sub0_return0__0_carry_i_1]
set_property LOC SLICE_X159Y281 [get_cells mod_sub0_return0_carry__0_i_2]
set_property LOC SLICE_X159Y280 [get_cells mod_sub0_return0_carry_i_1]
set_property LOC SLICE_X161Y275 [get_cells mod_sub_return0__0_carry__0_i_1]
set_property LOC SLICE_X161Y274 [get_cells mod_sub_return0__0_carry_i_1]
set_property LOC SLICE_X162Y275 [get_cells mod_sub_return0_carry__0_i_2]
set_property LOC SLICE_X162Y274 [get_cells mod_sub_return0_carry_i_1]
set_property LOC SLICE_X169Y331 [get_cells out_fifo_inst.out_fifo_i_1__0]
set_property LOC SLICE_X169Y257 [get_cells out_fifo_inst.out_fifo_i_1__1]
set_property LOC SLICE_X171Y281 [get_cells out_fifo_inst.out_fifo_i_1__2]
set_property LOC SLICE_X171Y278 [get_cells out_fifo_inst.out_fifo_i_2__2]
set_property LOC SLICE_X171Y255 [get_cells out_fifo_inst.out_fifo_i_30__1]
set_property LOC SLICE_X171Y341 [get_cells out_fifo_inst.out_fifo_i_36]
set_property LOC SLICE_X171Y254 [get_cells out_fifo_inst.out_fifo_i_3__1]
set_property LOC SLICE_X171Y280 [get_cells out_fifo_inst.out_fifo_i_47__2]
set_property LOC SLICE_X171Y327 [get_cells out_fifo_inst.out_fifo_i_67__0]
set_property LOC SLICE_X171Y340 [get_cells out_fifo_inst.out_fifo_i_68]
set_property LOC SLICE_X171Y256 [get_cells out_fifo_inst.out_fifo_i_68__1]
set_property LOC SLICE_X171Y328 [get_cells out_fifo_inst.out_fifo_i_69__0]
set_property LOC SLICE_X171Y338 [get_cells out_fifo_inst.out_fifo_i_70]
set_property LOC SLICE_X171Y260 [get_cells out_fifo_inst.out_fifo_i_70__1]
set_property LOC SLICE_X171Y339 [get_cells out_fifo_inst.out_fifo_i_71]
set_property LOC SLICE_X171Y342 [get_cells out_fifo_inst.out_fifo_i_73]
set_property LOC SLICE_X171Y285 [get_cells out_fifo_inst.out_fifo_i_76__1]
set_property LOC SLICE_X171Y283 [get_cells out_fifo_inst.out_fifo_i_77__1]
set_property LOC SLICE_X171Y286 [get_cells {pc_data_offset[0]_i_1}]
set_property LOC SLICE_X168Y262 [get_cells {phy_init_r[14]_i_1}]
set_property LOC SLICE_X165Y260 [get_cells {phy_init_r[14]_i_5}]
set_property LOC SLICE_X165Y261 [get_cells {phy_init_r[14]_i_6}]
set_property LOC SLICE_X167Y260 [get_cells {phy_init_r[1]_i_1}]
set_property LOC SLICE_X171Y231 [get_cells {pi_counter_read_val[5]_i_1}]
set_property LOC SLICE_X167Y259 [get_cells {pi_edge_adv_wait_cnt[3]_i_1}]
set_property LOC SLICE_X160Y264 [get_cells {pi_step_cnt_r[2]_i_2}]
set_property LOC SLICE_X160Y265 [get_cells {pi_step_cnt_r[2]_i_4}]
set_property LOC SLICE_X159Y263 [get_cells {pi_step_cnt_r[3]_i_2}]
set_property LOC SLICE_X162Y264 [get_cells {pi_step_cnt_r[3]_i_3}]
set_property LOC SLICE_X158Y264 [get_cells {pi_step_cnt_r[3]_i_5}]
set_property LOC SLICE_X159Y264 [get_cells {pi_step_cnt_r[4]_i_4}]
set_property LOC SLICE_X156Y263 [get_cells {pi_wait_r[0]_i_2}]
set_property LOC SLICE_X156Y262 [get_cells {pi_wait_r[3]_i_1}]
set_property LOC SLICE_X162Y262 [get_cells {pi_wait_r[3]_i_6}]
set_property LOC SLICE_X164Y264 [get_cells {pi_wait_r[3]_i_7}]
set_property LOC SLICE_X169Y328 [get_cells {pipe_data_in[17]_i_1}]
set_property LOC SLICE_X168Y332 [get_cells {pipe_data_in[28]_i_1}]
set_property LOC SLICE_X166Y325 [get_cells {pipe_data_in[41]_i_1}]
set_property LOC SLICE_X166Y331 [get_cells {pipe_data_in[41]_i_11}]
set_property LOC SLICE_X166Y330 [get_cells {pipe_data_in[41]_i_21}]
set_property LOC SLICE_X166Y329 [get_cells {pipe_data_in[41]_i_31}]
set_property LOC SLICE_X166Y328 [get_cells {pipe_data_in[41]_i_41}]
set_property LOC SLICE_X167Y327 [get_cells {pipe_data_in[41]_i_63}]
set_property LOC SLICE_X167Y326 [get_cells {pipe_data_in[5]_i_1}]
set_property LOC SLICE_X171Y270 [get_cells {po_counter_read_val[4]_i_1}]
set_property LOC SLICE_X170Y270 [get_cells {po_counter_read_val[5]_i_1}]
set_property LOC SLICE_X171Y325 [get_cells {po_counter_read_val[8]_i_1__0}]
set_property LOC SLICE_X169Y295 [get_cells po_delay_done_i_1]
set_property LOC SLICE_X167Y296 [get_cells po_delay_done_i_2]
set_property LOC SLICE_X168Y273 [get_cells po_delay_done_i_2__0]
set_property LOC SLICE_X165Y270 [get_cells po_en_r_i_13]
set_property LOC SLICE_X166Y270 [get_cells po_en_r_i_15]
set_property LOC SLICE_X165Y272 [get_cells po_en_r_i_2]
set_property LOC SLICE_X167Y270 [get_cells po_en_r_i_21]
set_property LOC SLICE_X164Y272 [get_cells po_en_r_i_7]
set_property LOC SLICE_X159Y271 [get_cells po_en_r_i_8]
set_property LOC SLICE_X169Y296 [get_cells po_fine_skew_delay_en_i_1]
set_property LOC SLICE_X170Y294 [get_cells po_fine_skew_delay_en_i_1__0]
set_property LOC SLICE_X169Y275 [get_cells po_fine_skew_delay_en_i_1__2]
set_property LOC SLICE_X169Y293 [get_cells po_fine_skew_delay_en_i_2]
set_property LOC SLICE_X169Y270 [get_cells {po_rdval_cnt[1]_i_1}]
set_property LOC SLICE_X169Y271 [get_cells {po_rdval_cnt[4]_i_3}]
set_property LOC SLICE_X170Y273 [get_cells {po_rdval_cnt[6]_i_2}]
set_property LOC SLICE_X169Y272 [get_cells {po_rdval_cnt[7]_i_3}]
set_property LOC SLICE_X168Y270 [get_cells {po_rdval_cnt[8]_i_1}]
set_property LOC SLICE_X168Y271 [get_cells {po_rdval_cnt[8]_i_3}]
set_property LOC SLICE_X170Y271 [get_cells {po_rdval_cnt[8]_i_7}]
set_property LOC SLICE_X159Y274 [get_cells poc_backup_ns0_carry__0_i_4]
set_property LOC SLICE_X160Y274 [get_cells poc_backup_ns0_carry_i_11]
set_property LOC SLICE_X159Y273 [get_cells poc_backup_ns0_carry_i_3]
set_property LOC SLICE_X158Y273 [get_cells poc_backup_ns0_carry_i_5]
set_property LOC SLICE_X161Y272 [get_cells poc_backup_r_i_2]
set_property LOC SLICE_X169Y276 [get_cells {qcntr_r[5]_i_1}]
set_property LOC SLICE_X168Y277 [get_cells {qcntr_r[8]_i_1}]
set_property LOC SLICE_X170Y293 [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1__0}]
set_property LOC SLICE_X170Y268 [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[0]_i_1}]
set_property LOC SLICE_X168Y275 [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1}]
set_property LOC SLICE_X166Y322 [get_cells {rd_data_counts_asked[6]_i_1}]
set_property LOC SLICE_X168Y239 [get_cells {rd_data_lane_r[16]_i_1}]
set_property LOC SLICE_X164Y240 [get_cells {rd_data_lane_r[21]_i_1}]
set_property LOC SLICE_X166Y239 [get_cells {rd_data_lane_r[23]_i_1}]
set_property LOC SLICE_X164Y239 [get_cells {rd_data_lane_r[32]_i_1}]
set_property LOC SLICE_X169Y240 [get_cells {rd_data_lane_r[6]_i_1}]
set_property LOC SLICE_X164Y318 [get_cells {rd_data_received_counts[6]_i_1}]
set_property LOC SLICE_X165Y323 [get_cells rdcmd_in_progress_i_3]
set_property LOC SLICE_X161Y262 [get_cells rdlvl_pi_stg2_f_incdec_r_i_3]
set_property LOC SLICE_X166Y261 [get_cells rdlvl_stg1_start_r_i_2]
set_property LOC SLICE_X165Y262 [get_cells {rdlvl_work_lane_r[1]_i_1}]
set_property LOC SLICE_X164Y265 [get_cells {right_r[5]_i_1}]
set_property LOC SLICE_X164Y267 [get_cells {right_r[5]_i_3}]
set_property LOC SLICE_X156Y279 [get_cells {rise_lead_center_offset_r[5]_i_2}]
set_property LOC SLICE_X166Y275 [get_cells {rise_trail_center_offset_r[5]_i_2}]
set_property LOC SLICE_X162Y276 [get_cells {rise_trail_r[3]_i_3}]
set_property LOC SLICE_X162Y277 [get_cells {rise_trail_r[7]_i_5}]
set_property LOC SLICE_X167Y274 [get_cells run_end_r2_reg_srl3_i_1]
set_property LOC SLICE_X165Y277 [get_cells {run_r[5]_i_1}]
set_property LOC SLICE_X166Y274 [get_cells run_too_small_r2_reg_srl2_i_1]
set_property LOC SLICE_X155Y262 [get_cells {samp_cnt_r[0]_i_3}]
set_property LOC SLICE_X156Y261 [get_cells {samp_cnt_r[3]_i_2}]
set_property LOC SLICE_X157Y261 [get_cells {samp_cnt_r[3]_i_3}]
set_property LOC SLICE_X158Y261 [get_cells {samp_cnt_r[4]_i_2}]
set_property LOC SLICE_X157Y263 [get_cells {samp_cnt_r[5]_i_3}]
set_property LOC SLICE_X157Y262 [get_cells {samp_cnt_r[5]_i_4}]
set_property LOC SLICE_X168Y279 [get_cells {samp_cntr_r[8]_i_1}]
set_property LOC SLICE_X162Y282 [get_cells {samp_wait_r[5]_i_2}]
set_property LOC SLICE_X168Y280 [get_cells {samps_hi_r[12]_i_1}]
set_property LOC SLICE_X168Y278 [get_cells {samps_hi_r[1]_i_1}]
set_property LOC SLICE_X167Y279 [get_cells samps_lo_carry__0_i_1]
set_property LOC SLICE_X167Y278 [get_cells samps_lo_carry_i_2]
set_property LOC SLICE_X169Y261 [get_cells {samps_match_r[5]_i_1}]
set_property LOC SLICE_X169Y254 [get_cells {samps_match_r[5]_i_5}]
set_property LOC SLICE_X166Y278 [get_cells samps_one_r0_carry_i_3]
set_property LOC SLICE_X162Y278 [get_cells samps_zero_r0_carry_i_3]
set_property LOC SLICE_X169Y326 [get_cells {seq_addr_gen.addr_counts[13]_i_1}]
set_property LOC SLICE_X161Y329 [get_cells {seq_addr_gen.addr_counts[21]_i_1}]
set_property LOC SLICE_X165Y328 [get_cells {seq_addr_gen.addr_counts[31]_i_18}]
set_property LOC SLICE_X165Y327 [get_cells {seq_addr_gen.addr_counts[31]_i_25}]
set_property LOC SLICE_X165Y326 [get_cells {seq_addr_gen.addr_counts[31]_i_29}]
set_property LOC SLICE_X165Y329 [get_cells {seq_addr_gen.addr_counts[31]_i_9}]
set_property LOC SLICE_X164Y325 [get_cells {seq_addr_gen.addr_counts_next_r[8]_i_2}]
set_property LOC SLICE_X167Y263 [get_cells {seq_sm_r[1]_i_2}]
set_property LOC SLICE_X165Y263 [get_cells {simp_min_eye_r[0]_i_3}]
set_property LOC SLICE_X164Y262 [get_cells {simp_min_eye_r[1]_i_2}]
set_property LOC SLICE_X163Y260 [get_cells {sm_cntr_r[3]_i_4}]
set_property LOC SLICE_X164Y261 [get_cells {sm_cntr_r[4]_i_7}]
set_property LOC SLICE_X163Y259 [get_cells {sm_cntr_r[4]_i_8}]
set_property LOC SLICE_X165Y259 [get_cells {sm_cntr_r[8]_i_1}]
set_property LOC SLICE_X164Y260 [get_cells {sm_cntr_r[8]_i_5}]
set_property LOC SLICE_X169Y279 [get_cells sm_ns0_carry_i_1]
set_property LOC SLICE_X163Y262 [get_cells {sm_wait_r[1]_i_2}]
set_property LOC SLICE_X162Y261 [get_cells {sm_wait_r[1]_i_4}]
set_property LOC SLICE_X160Y262 [get_cells {sm_wait_r[4]_i_4}]
set_property LOC SLICE_X161Y261 [get_cells {sm_wait_r[4]_i_6}]
set_property LOC SLICE_X164Y245 [get_cells {start_cnt[4]_i_1}]
set_property LOC SLICE_X160Y275 [get_cells {tap_r[7]_i_3}]
set_property LOC SLICE_X165Y275 [get_cells trailing_edge1_carry_i_5]
set_property LOC SLICE_X159Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_2]
set_property LOC SLICE_X159Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_1]
set_property LOC SLICE_X160Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_1]
set_property LOC SLICE_X160Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_1]
set_property LOC SLICE_X163Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_2]
set_property LOC SLICE_X164Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_6]
set_property LOC SLICE_X163Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_1]
set_property LOC SLICE_X161Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_1]
set_property LOC SLICE_X161Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_1]
set_property LOC SLICE_X158Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_5]
set_property LOC SLICE_X160Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_5]
set_property LOC SLICE_X160Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_5]
set_property LOC SLICE_X164Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___1]
set_property LOC SLICE_X171Y300 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_TOP_AND_1]
set_property LOC SLICE_X158Y270 [get_cells {wrcal_byte_sel_r[0]_i_3}]
set_property LOC SLICE_X164Y271 [get_cells wrcal_adj_done_r_i_3]
set_property LOC SLICE_X159Y326 [get_cells wr_ubr.user_burst_cnt_larger_1_r_i_2]
set_property LOC SLICE_X168Y326 [get_cells wr_ubr.user_burst_cnt_larger_1_r_i_1]
set_property LOC SLICE_X161Y321 [get_cells {wr_ptr[4]_i_1}]
set_property LOC SLICE_X164Y284 [get_cells {wr_ptr[2]_i_2__2}]
set_property LOC SLICE_X169Y333 [get_cells {wr_ptr[2]_i_2__0}]
set_property LOC SLICE_X169Y334 [get_cells {wr_ptr[2]_i_1__0}]
set_property LOC SLICE_X165Y284 [get_cells {wr_ptr[1]_i_1__4}]
set_property LOC SLICE_X169Y256 [get_cells {wr_ptr[1]_i_1__3}]
set_property LOC SLICE_X169Y332 [get_cells {wr_ptr[1]_i_1__2}]
set_property LOC SLICE_X164Y337 [get_cells {wr_ptr[1]_i_1}]
set_property LOC SLICE_X169Y244 [get_cells {wr_ptr[0]_i_1__1}]
set_property LOC SLICE_X169Y249 [get_cells {valid_latency[4]_i_1}]
set_property LOC SLICE_X159Y319 [get_cells {user_burst_cnt[9]_i_6}]
set_property LOC SLICE_X159Y327 [get_cells {user_burst_cnt[9]_i_3__0}]
set_property LOC SLICE_X158Y317 [get_cells {user_burst_cnt[9]_i_1}]
set_property LOC SLICE_X158Y318 [get_cells {user_burst_cnt[7]_i_3}]
set_property LOC SLICE_X158Y326 [get_cells {user_burst_cnt[7]_i_2__0}]
set_property LOC SLICE_X158Y319 [get_cells {user_burst_cnt[5]_i_2}]
set_property LOC SLICE_X169Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/inc_byte_cnt_i_1]
set_property LOC SLICE_X164Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_27}]
set_property LOC SLICE_X164Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_31}]
set_property LOC SLICE_X163Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_35}]
set_property LOC SLICE_X165Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_36}]
set_property LOC SLICE_X165Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_40}]
set_property LOC SLICE_X166Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_46}]
set_property LOC SLICE_X160Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7}]
set_property LOC SLICE_X164Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_9}]
set_property LOC SLICE_X156Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_27}]
set_property LOC SLICE_X157Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_29}]
set_property LOC SLICE_X162Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_33}]
set_property LOC SLICE_X160Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_37}]
set_property LOC SLICE_X160Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_5}]
set_property LOC SLICE_X161Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_6}]
set_property LOC SLICE_X166Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_15}]
set_property LOC SLICE_X165Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_23}]
set_property LOC SLICE_X159Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_26}]
set_property LOC SLICE_X166Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_30}]
set_property LOC SLICE_X167Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_31}]
set_property LOC SLICE_X167Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_34}]
set_property LOC SLICE_X165Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_37}]
set_property LOC SLICE_X166Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_4}]
set_property LOC SLICE_X158Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_12}]
set_property LOC SLICE_X158Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_17}]
set_property LOC SLICE_X156Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_23}]
set_property LOC SLICE_X157Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_4}]
set_property LOC SLICE_X159Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_7}]
set_property LOC SLICE_X159Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_8}]
set_property LOC SLICE_X157Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_15}]
set_property LOC SLICE_X158Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_5}]
set_property LOC SLICE_X159Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_2}]
set_property LOC SLICE_X160Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_7}]
set_property LOC SLICE_X163Y274 [get_cells {u_poc_meta/edge_diff_r[3]_i_1}]
set_property LOC SLICE_X165Y333 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[15]_i_1}]
set_property LOC SLICE_X169Y329 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[2]_i_1}]
set_property LOC SLICE_X168Y333 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[3]_i_1}]
set_property LOC SLICE_X160Y329 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5]
set_property LOC SLICE_X170Y328 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17]
set_property LOC SLICE_X170Y333 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23]
set_property LOC SLICE_X170Y329 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29]
set_property LOC SLICE_X160Y328 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35]
set_property LOC SLICE_X170Y330 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41]
set_property LOC SLICE_X166Y333 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47]
set_property LOC SLICE_X160Y334 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53]
set_property LOC SLICE_X166Y334 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59]
set_property LOC SLICE_X170Y334 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65]
set_property LOC SLICE_X170Y331 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71]
set_property LOC SLICE_X170Y332 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11]
set_property LOC SLICE_X170Y335 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77]
set_property LOC SLICE_X170Y339 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5]
set_property LOC SLICE_X166Y338 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17]
set_property LOC SLICE_X170Y338 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23]
set_property LOC SLICE_X166Y340 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29]
set_property LOC SLICE_X166Y337 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35]
set_property LOC SLICE_X170Y341 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41]
set_property LOC SLICE_X170Y343 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47]
set_property LOC SLICE_X166Y339 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53]
set_property LOC SLICE_X166Y341 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59]
set_property LOC SLICE_X170Y342 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65]
set_property LOC SLICE_X170Y340 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71]
set_property LOC SLICE_X166Y336 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11]
set_property LOC SLICE_X166Y342 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77]
set_property LOC SLICE_X166Y253 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17]
set_property LOC SLICE_X170Y255 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23]
set_property LOC SLICE_X166Y254 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29]
set_property LOC SLICE_X166Y255 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35]
set_property LOC SLICE_X170Y256 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41]
set_property LOC SLICE_X166Y257 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47]
set_property LOC SLICE_X166Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53]
set_property LOC SLICE_X166Y260 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59]
set_property LOC SLICE_X170Y257 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65]
set_property LOC SLICE_X170Y258 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71]
set_property LOC SLICE_X170Y254 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11]
set_property LOC SLICE_X170Y260 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77]
set_property LOC SLICE_X166Y281 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5]
set_property LOC SLICE_X170Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17]
set_property LOC SLICE_X170Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23]
set_property LOC SLICE_X170Y281 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29]
set_property LOC SLICE_X160Y281 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35]
set_property LOC SLICE_X170Y282 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41]
set_property LOC SLICE_X166Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47]
set_property LOC SLICE_X166Y285 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53]
set_property LOC SLICE_X166Y284 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59]
set_property LOC SLICE_X170Y284 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65]
set_property LOC SLICE_X170Y285 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71]
set_property LOC SLICE_X170Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11]
set_property LOC SLICE_X160Y284 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77]
set_property LOC SLICE_X170Y283 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79]
set_property LOC SLICE_X170Y230 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5]
set_property LOC SLICE_X170Y232 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35]
set_property LOC SLICE_X170Y229 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41]
set_property LOC SLICE_X170Y233 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47]
set_property LOC SLICE_X166Y233 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53]
set_property LOC SLICE_X170Y234 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59]
set_property LOC SLICE_X166Y234 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65]
set_property LOC SLICE_X170Y235 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71]
set_property LOC SLICE_X166Y235 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77]
set_property LOC SLICE_X170Y243 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29]
set_property LOC SLICE_X170Y242 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35]
set_property LOC SLICE_X170Y244 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41]
set_property LOC SLICE_X166Y247 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47]
set_property LOC SLICE_X166Y244 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53]
set_property LOC SLICE_X166Y243 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59]
set_property LOC SLICE_X170Y246 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65]
set_property LOC SLICE_X170Y247 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71]
set_property LOC SLICE_X166Y246 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77]
set_property LOC SLICE_X166Y245 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3}]
set_property LOC SLICE_X166Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4}]
set_property LOC SLICE_X160Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3}]
set_property LOC SLICE_X166Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4}]
set_property LOC SLICE_X166Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3}]
set_property LOC SLICE_X170Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4}]
set_property LOC SLICE_X158Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3}]
set_property LOC SLICE_X160Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4}]
set_property LOC SLICE_X170Y237 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3}]
set_property LOC SLICE_X170Y236 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4}]
set_property LOC SLICE_X160Y236 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3}]
set_property LOC SLICE_X166Y237 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4}]
set_property LOC SLICE_X170Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3}]
set_property LOC SLICE_X170Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4}]
set_property LOC SLICE_X160Y237 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3}]
set_property LOC SLICE_X166Y236 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4}]
set_property LOC SLICE_X160Y320 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35]
set_property LOC SLICE_X160Y319 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41]
set_property LOC SLICE_X164Y324 [get_cells AC1_G_E1_i_1]
set_property LOC SLICE_X161Y325 [get_cells AC1_G_E1_i_6]
set_property LOC SLICE_X161Y325 [get_cells AC1_G_E1_i_7]
set_property LOC SLICE_X161Y325 [get_cells AC1_G_E1_i_8]
set_property LOC SLICE_X171Y329 [get_cells {ADDRESS_PATTERN.acounts[0]_i_5}]
set_property LOC SLICE_X171Y329 [get_cells {ADDRESS_PATTERN.acounts[0]_i_6}]
set_property LOC SLICE_X171Y329 [get_cells {ADDRESS_PATTERN.acounts[0]_i_7}]
set_property LOC SLICE_X171Y332 [get_cells {ADDRESS_PATTERN.acounts[12]_i_3}]
set_property LOC SLICE_X171Y332 [get_cells {ADDRESS_PATTERN.acounts[12]_i_4}]
set_property LOC SLICE_X171Y332 [get_cells {ADDRESS_PATTERN.acounts[12]_i_5}]
set_property LOC SLICE_X171Y333 [get_cells {ADDRESS_PATTERN.acounts[16]_i_3}]
set_property LOC SLICE_X171Y333 [get_cells {ADDRESS_PATTERN.acounts[16]_i_4}]
set_property LOC SLICE_X171Y333 [get_cells {ADDRESS_PATTERN.acounts[16]_i_5}]
set_property LOC SLICE_X171Y334 [get_cells {ADDRESS_PATTERN.acounts[20]_i_3}]
set_property LOC SLICE_X171Y334 [get_cells {ADDRESS_PATTERN.acounts[20]_i_4}]
set_property LOC SLICE_X171Y334 [get_cells {ADDRESS_PATTERN.acounts[20]_i_5}]
set_property LOC SLICE_X171Y335 [get_cells {ADDRESS_PATTERN.acounts[24]_i_3}]
set_property LOC SLICE_X171Y335 [get_cells {ADDRESS_PATTERN.acounts[24]_i_4}]
set_property LOC SLICE_X171Y335 [get_cells {ADDRESS_PATTERN.acounts[24]_i_5}]
set_property LOC SLICE_X171Y336 [get_cells {ADDRESS_PATTERN.acounts[28]_i_3}]
set_property LOC SLICE_X171Y336 [get_cells {ADDRESS_PATTERN.acounts[28]_i_4}]
set_property LOC SLICE_X171Y336 [get_cells {ADDRESS_PATTERN.acounts[28]_i_5}]
set_property LOC SLICE_X171Y330 [get_cells {ADDRESS_PATTERN.acounts[4]_i_3}]
set_property LOC SLICE_X171Y330 [get_cells {ADDRESS_PATTERN.acounts[4]_i_4}]
set_property LOC SLICE_X171Y330 [get_cells {ADDRESS_PATTERN.acounts[4]_i_5}]
set_property LOC SLICE_X171Y331 [get_cells {ADDRESS_PATTERN.acounts[8]_i_3}]
set_property LOC SLICE_X171Y331 [get_cells {ADDRESS_PATTERN.acounts[8]_i_4}]
set_property LOC SLICE_X171Y331 [get_cells {ADDRESS_PATTERN.acounts[8]_i_5}]
set_property LOC SLICE_X170Y267 [get_cells A_po_fine_enable_i_1]
set_property LOC SLICE_X170Y267 [get_cells A_po_sel_fine_oclk_delay_i_1]
set_property LOC SLICE_X169Y260 [get_cells C_pi_counter_read_en_i_1]
set_property LOC SLICE_X171Y263 [get_cells C_pi_edge_adv_i_1]
set_property LOC SLICE_X171Y260 [get_cells C_pi_edge_adv_i_2]
set_property LOC SLICE_X170Y261 [get_cells C_pi_fine_enable_i_1]
set_property LOC SLICE_X170Y261 [get_cells C_pi_fine_inc_i_1]
set_property LOC SLICE_X170Y269 [get_cells C_po_fine_enable_i_1__0]
set_property LOC SLICE_X171Y269 [get_cells C_po_fine_enable_i_2]
set_property LOC SLICE_X171Y269 [get_cells C_po_sel_fine_oclk_delay_i_1__0]
set_property LOC SLICE_X170Y287 [get_cells {FSM_sequential_pc_ctl_ns[0]_i_1}]
set_property LOC SLICE_X169Y286 [get_cells {FSM_sequential_pc_ctl_ns[0]_i_2}]
set_property LOC SLICE_X171Y287 [get_cells {FSM_sequential_pc_ctl_ns[1]_i_1}]
set_property LOC SLICE_X159Y263 [get_cells {FSM_sequential_sm_r[0]_i_1}]
set_property LOC SLICE_X163Y271 [get_cells {FSM_sequential_sm_r[0]_i_1__0}]
set_property LOC SLICE_X160Y263 [get_cells {FSM_sequential_sm_r[0]_i_2}]
set_property LOC SLICE_X164Y272 [get_cells {FSM_sequential_sm_r[1]_i_1}]
set_property LOC SLICE_X159Y263 [get_cells {FSM_sequential_sm_r[1]_i_1__0}]
set_property LOC SLICE_X163Y263 [get_cells {FSM_sequential_sm_r[1]_i_2}]
set_property LOC SLICE_X160Y263 [get_cells {FSM_sequential_sm_r[1]_i_3}]
set_property LOC SLICE_X164Y264 [get_cells {FSM_sequential_sm_r[1]_i_4}]
set_property LOC SLICE_X163Y264 [get_cells {FSM_sequential_sm_r[1]_i_6}]
set_property LOC SLICE_X163Y271 [get_cells {FSM_sequential_sm_r[2]_i_1}]
set_property LOC SLICE_X156Y260 [get_cells {FSM_sequential_sm_r[2]_i_11}]
set_property LOC SLICE_X158Y261 [get_cells {FSM_sequential_sm_r[2]_i_12}]
set_property LOC SLICE_X158Y262 [get_cells {FSM_sequential_sm_r[2]_i_13}]
set_property LOC SLICE_X156Y260 [get_cells {FSM_sequential_sm_r[2]_i_14}]
set_property LOC SLICE_X156Y262 [get_cells {FSM_sequential_sm_r[2]_i_15}]
set_property LOC SLICE_X165Y262 [get_cells {FSM_sequential_sm_r[2]_i_1__0}]
set_property LOC SLICE_X163Y263 [get_cells {FSM_sequential_sm_r[2]_i_3}]
set_property LOC SLICE_X159Y262 [get_cells {FSM_sequential_sm_r[2]_i_4}]
set_property LOC SLICE_X159Y262 [get_cells {FSM_sequential_sm_r[2]_i_7}]
set_property LOC SLICE_X157Y262 [get_cells {FSM_sequential_sm_r[2]_i_8}]
set_property LOC SLICE_X158Y261 [get_cells {FSM_sequential_sm_r[2]_i_9}]
set_property LOC SLICE_X164Y271 [get_cells {FSM_sequential_sm_r[3]_i_2}]
set_property LOC SLICE_X164Y272 [get_cells {FSM_sequential_sm_r[3]_i_3}]
set_property LOC SLICE_X164Y272 [get_cells {FSM_sequential_sm_r[3]_i_4}]
set_property LOC SLICE_X164Y271 [get_cells {FSM_sequential_sm_r[3]_i_5}]
set_property LOC SLICE_X160Y272 [get_cells {FSM_sequential_sm_r[3]_i_7}]
set_property LOC SLICE_X165Y337 [get_cells GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_]
set_property LOC SLICE_X164Y337 [get_cells {GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1}]
set_property LOC SLICE_X162Y330 [get_cells {addr_out[10]_i_1}]
set_property LOC SLICE_X163Y328 [get_cells {addr_out[11]_i_1}]
set_property LOC SLICE_X159Y330 [get_cells {addr_out[12]_i_1}]
set_property LOC SLICE_X162Y330 [get_cells {addr_out[13]_i_1}]
set_property LOC SLICE_X163Y328 [get_cells {addr_out[14]_i_1}]
set_property LOC SLICE_X163Y328 [get_cells {addr_out[17]_i_1}]
set_property LOC SLICE_X162Y330 [get_cells {addr_out[25]_i_1}]
set_property LOC SLICE_X167Y326 [get_cells {addr_out[27]_i_1}]
set_property LOC SLICE_X167Y326 [get_cells {addr_out[28]_i_1}]
set_property LOC SLICE_X161Y331 [get_cells {addr_out[29]_i_1}]
set_property LOC SLICE_X168Y315 [get_cells {addr_r[0]_i_1}]
set_property LOC SLICE_X170Y317 [get_cells {addr_r[10]_i_1}]
set_property LOC SLICE_X168Y317 [get_cells {addr_r[11]_i_1}]
set_property LOC SLICE_X168Y320 [get_cells {addr_r[12]_i_1}]
set_property LOC SLICE_X168Y320 [get_cells {addr_r[13]_i_1}]
set_property LOC SLICE_X168Y319 [get_cells {addr_r[14]_i_1}]
set_property LOC SLICE_X168Y320 [get_cells {addr_r[15]_i_1}]
set_property LOC SLICE_X168Y319 [get_cells {addr_r[16]_i_1}]
set_property LOC SLICE_X170Y319 [get_cells {addr_r[18]_i_1}]
set_property LOC SLICE_X168Y322 [get_cells {addr_r[19]_i_1}]
set_property LOC SLICE_X168Y319 [get_cells {addr_r[19]_i_2}]
set_property LOC SLICE_X168Y322 [get_cells {addr_r[19]_i_3}]
set_property LOC SLICE_X168Y315 [get_cells {addr_r[1]_i_1}]
set_property LOC SLICE_X168Y315 [get_cells {addr_r[2]_i_1}]
set_property LOC SLICE_X170Y315 [get_cells {addr_r[3]_i_1}]
set_property LOC SLICE_X170Y315 [get_cells {addr_r[4]_i_1}]
set_property LOC SLICE_X168Y317 [get_cells {addr_r[5]_i_1}]
set_property LOC SLICE_X170Y317 [get_cells {addr_r[6]_i_1}]
set_property LOC SLICE_X170Y316 [get_cells {addr_r[7]_i_1}]
set_property LOC SLICE_X168Y318 [get_cells {addr_r[8]_i_1}]
set_property LOC SLICE_X170Y319 [get_cells {addr_r[9]_i_1}]
set_property LOC SLICE_X168Y316 [get_cells {addr_reg[0]_i_1}]
set_property LOC SLICE_X171Y317 [get_cells {addr_reg[10]_i_1}]
set_property LOC SLICE_X168Y316 [get_cells {addr_reg[11]_i_1}]
set_property LOC SLICE_X169Y320 [get_cells {addr_reg[12]_i_1}]
set_property LOC SLICE_X169Y320 [get_cells {addr_reg[13]_i_1}]
set_property LOC SLICE_X168Y321 [get_cells {addr_reg[14]_i_1}]
set_property LOC SLICE_X169Y320 [get_cells {addr_reg[15]_i_1}]
set_property LOC SLICE_X168Y321 [get_cells {addr_reg[16]_i_1}]
set_property LOC SLICE_X171Y319 [get_cells {addr_reg[18]_i_1}]
set_property LOC SLICE_X168Y321 [get_cells {addr_reg[19]_i_2}]
set_property LOC SLICE_X168Y316 [get_cells {addr_reg[1]_i_1}]
set_property LOC SLICE_X171Y316 [get_cells {addr_reg[3]_i_1}]
set_property LOC SLICE_X167Y317 [get_cells {addr_reg[5]_i_1}]
set_property LOC SLICE_X171Y317 [get_cells {addr_reg[6]_i_1}]
set_property LOC SLICE_X171Y316 [get_cells {addr_reg[7]_i_1}]
set_property LOC SLICE_X170Y318 [get_cells {addr_reg[8]_i_1}]
set_property LOC SLICE_X171Y319 [get_cells {addr_reg[9]_i_1}]
set_property LOC SLICE_X169Y249 [get_cells adj_lat_inst.cal_stage2_done_i_1]
set_property LOC SLICE_X169Y248 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1}]
set_property LOC SLICE_X168Y248 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1}]
set_property LOC SLICE_X168Y249 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2}]
set_property LOC SLICE_X168Y249 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3}]
set_property LOC SLICE_X168Y248 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1}]
set_property LOC SLICE_X167Y248 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2}]
set_property LOC SLICE_X168Y248 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3}]
set_property LOC SLICE_X169Y249 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_1}]
set_property LOC SLICE_X169Y249 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3}]
set_property LOC SLICE_X168Y249 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5}]
set_property LOC SLICE_X170Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1}]
set_property LOC SLICE_X169Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1}]
set_property LOC SLICE_X168Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2}]
set_property LOC SLICE_X168Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3}]
set_property LOC SLICE_X169Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1}]
set_property LOC SLICE_X167Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2}]
set_property LOC SLICE_X169Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3}]
set_property LOC SLICE_X168Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3}]
set_property LOC SLICE_X164Y320 [get_cells {buf_avail_r[5]_i_1}]
set_property LOC SLICE_X164Y320 [get_cells {buf_avail_r[6]_i_1}]
set_property LOC SLICE_X166Y319 [get_cells {buf_avail_r[6]_i_4}]
set_property LOC SLICE_X166Y319 [get_cells {buf_avail_r[6]_i_5}]
set_property LOC SLICE_X166Y318 [get_cells {buf_avail_r[6]_i_7}]
set_property LOC SLICE_X166Y318 [get_cells {buf_avail_r[6]_i_8}]
set_property LOC SLICE_X166Y318 [get_cells {buf_avail_r[6]_i_9}]
set_property LOC SLICE_X170Y259 [get_cells {byte_cnt[0]_i_1}]
set_property LOC SLICE_X171Y262 [get_cells {byte_cnt[1]_i_1}]
set_property LOC SLICE_X170Y263 [get_cells {byte_sel_cnt[0]_i_1}]
set_property LOC SLICE_X170Y265 [get_cells {byte_sel_cnt[1]_i_1}]
set_property LOC SLICE_X170Y265 [get_cells {byte_sel_cnt[2]_i_1}]
set_property LOC SLICE_X159Y273 [get_cells {byte_sel_r[1]_i_1}]
set_property LOC SLICE_X159Y272 [get_cells {byte_sel_r[1]_i_2}]
set_property LOC SLICE_X159Y272 [get_cells {byte_sel_r[1]_i_3}]
set_property LOC SLICE_X159Y272 [get_cells {byte_sel_r[1]_i_4}]
set_property LOC SLICE_X166Y258 [get_cells cal_stage2_start_r_i_1]
set_property LOC SLICE_X168Y269 [get_cells calib_in_common_i_1]
set_property LOC SLICE_X170Y263 [get_cells {calib_sel[0]_i_1}]
set_property LOC SLICE_X170Y263 [get_cells {calib_sel[0]_i_2}]
set_property LOC SLICE_X170Y265 [get_cells {calib_sel[1]_i_1}]
set_property LOC SLICE_X169Y266 [get_cells {calib_sel[3]_i_1}]
set_property LOC SLICE_X170Y264 [get_cells {calib_sel[4]_i_1}]
set_property LOC SLICE_X170Y266 [get_cells {calib_zero_inputs[1]_i_1}]
set_property LOC SLICE_X158Y279 [get_cells center0_return1__0_carry__0_i_1]
set_property LOC SLICE_X164Y277 [get_cells center_return1__0_carry__0_i_1]
set_property LOC SLICE_X167Y241 [get_cells clkdiv_phase_cal_done_i_1]
set_property LOC SLICE_X167Y239 [get_cells clkdiv_phase_cal_done_i_2]
set_property LOC SLICE_X164Y241 [get_cells clkdiv_phase_cal_done_i_4]
set_property LOC SLICE_X167Y323 [get_cells {cmd_counts[0]_i_1}]
set_property LOC SLICE_X164Y323 [get_cells {cmd_counts[10]_i_1}]
set_property LOC SLICE_X167Y323 [get_cells {cmd_counts[2]_i_1}]
set_property LOC SLICE_X167Y323 [get_cells {cmd_counts[3]_i_1}]
set_property LOC SLICE_X165Y323 [get_cells {cmd_counts[4]_i_1}]
set_property LOC SLICE_X166Y323 [get_cells {cmd_counts[5]_i_1}]
set_property LOC SLICE_X166Y324 [get_cells {cmd_counts[6]_i_1}]
set_property LOC SLICE_X166Y324 [get_cells {cmd_counts[7]_i_1}]
set_property LOC SLICE_X166Y323 [get_cells {cmd_counts[7]_i_2}]
set_property LOC SLICE_X166Y324 [get_cells {cmd_counts[8]_i_1}]
set_property LOC SLICE_X166Y322 [get_cells {cmd_counts[9]_i_1}]
set_property LOC SLICE_X165Y323 [get_cells {cmd_counts[9]_i_2}]
set_property LOC SLICE_X165Y323 [get_cells {cmd_counts[9]_i_4}]
set_property LOC SLICE_X166Y322 [get_cells cmd_en_r1_i_1]
set_property LOC SLICE_X167Y324 [get_cells cmd_fifo_rdy_i_1]
set_property LOC SLICE_X167Y322 [get_cells {cmd_o[0]_i_1}]
set_property LOC SLICE_X168Y322 [get_cells {cmd_o[0]_i_3}]
set_property LOC SLICE_X168Y326 [get_cells cmd_rdyD_i_1]
set_property LOC SLICE_X167Y326 [get_cells cmd_rdyE_i_1]
set_property LOC SLICE_X166Y325 [get_cells cmd_rdy_i_1__0]
set_property LOC SLICE_X159Y318 [get_cells cmd_rdy_i_2]
set_property LOC SLICE_X158Y318 [get_cells cmd_rdy_i_3]
set_property LOC SLICE_X159Y318 [get_cells cmd_rdy_i_4]
set_property LOC SLICE_X168Y323 [get_cells {cmd_reg[0]_i_1}]
set_property LOC SLICE_X168Y326 [get_cells cmd_startE_i_1]
set_property LOC SLICE_X168Y326 [get_cells cmd_start_i_1]
set_property LOC SLICE_X168Y324 [get_cells cmd_wr_pending_r1_i_1]
set_property LOC SLICE_X169Y295 [get_cells {coarse_delay_cnt[0]_i_1}]
set_property LOC SLICE_X169Y295 [get_cells {coarse_delay_cnt[1]_i_1}]
set_property LOC SLICE_X169Y295 [get_cells {coarse_delay_cnt[2]_i_1}]
set_property LOC SLICE_X170Y272 [get_cells {coarse_delay_cnt[2]_i_2__0}]
set_property LOC SLICE_X170Y274 [get_cells {coarse_delay_cnt[2]_i_2__1}]
set_property LOC SLICE_X168Y295 [get_cells {cq_cnt_r[0]_i_1}]
set_property LOC SLICE_X168Y294 [get_cells {cq_cnt_r[10]_i_1}]
set_property LOC SLICE_X168Y293 [get_cells {cq_cnt_r[10]_i_2}]
set_property LOC SLICE_X168Y293 [get_cells {cq_cnt_r[10]_i_3}]
set_property LOC SLICE_X168Y295 [get_cells {cq_cnt_r[2]_i_1}]
set_property LOC SLICE_X168Y293 [get_cells {cq_cnt_r[5]_i_1}]
set_property LOC SLICE_X168Y294 [get_cells {cq_cnt_r[7]_i_1}]
set_property LOC SLICE_X168Y294 [get_cells {cq_cnt_r[9]_i_1}]
set_property LOC SLICE_X167Y293 [get_cells cq_stable_r_i_1]
set_property LOC SLICE_X163Y322 [get_cells {current_address[0]_i_2}]
set_property LOC SLICE_X168Y325 [get_cells {current_state[0]_i_1}]
set_property LOC SLICE_X169Y325 [get_cells {current_state[0]_i_2}]
set_property LOC SLICE_X167Y325 [get_cells {current_state[0]_i_4}]
set_property LOC SLICE_X167Y324 [get_cells {current_state[1]_i_1}]
set_property LOC SLICE_X168Y324 [get_cells {current_state[1]_i_3}]
set_property LOC SLICE_X168Y325 [get_cells {current_state[2]_i_1}]
set_property LOC SLICE_X169Y326 [get_cells {current_state[2]_i_2}]
set_property LOC SLICE_X168Y324 [get_cells {current_state[3]_i_1}]
set_property LOC SLICE_X168Y323 [get_cells {current_state[3]_i_2}]
set_property LOC SLICE_X169Y324 [get_cells {current_state[3]_i_3}]
set_property LOC SLICE_X167Y324 [get_cells {current_state[3]_i_4}]
set_property LOC SLICE_X169Y324 [get_cells {current_state[3]_i_6}]
set_property LOC SLICE_X164Y324 [get_cells data_valid_i_1]
set_property LOC SLICE_X164Y320 [get_cells dfifo_has_enough_room_i_1]
set_property LOC SLICE_X156Y277 [get_cells diff_ns0_carry__0_i_4]
set_property LOC SLICE_X156Y277 [get_cells diff_ns0_carry__0_i_5]
set_property LOC SLICE_X156Y278 [get_cells diff_ns0_carry__1_i_2]
set_property LOC SLICE_X156Y278 [get_cells diff_ns0_carry__1_i_3]
set_property LOC SLICE_X156Y276 [get_cells diff_ns0_carry_i_2]
set_property LOC SLICE_X156Y276 [get_cells diff_ns0_carry_i_3]
set_property LOC SLICE_X156Y276 [get_cells diff_ns0_carry_i_4]
set_property LOC SLICE_X157Y276 [get_cells {diff_r[0]_i_3}]
set_property LOC SLICE_X158Y275 [get_cells diffs_eq_carry_i_2]
set_property LOC SLICE_X158Y275 [get_cells diffs_eq_carry_i_3]
set_property LOC SLICE_X158Y275 [get_cells diffs_eq_carry_i_4]
set_property LOC SLICE_X159Y275 [get_cells diffs_eq_carry_i_5]
set_property LOC SLICE_X159Y274 [get_cells diffs_eq_r_i_1]
set_property LOC SLICE_X169Y263 [get_cells {dlyval_dq_r[44]_i_1}]
set_property LOC SLICE_X169Y263 [get_cells {dlyval_dq_r[89]_i_1}]
set_property LOC SLICE_X169Y264 [get_cells {dlyval_r[0]_i_1}]
set_property LOC SLICE_X167Y264 [get_cells {dlyval_r[0]_i_3}]
set_property LOC SLICE_X167Y264 [get_cells {dlyval_r[0]_i_4}]
set_property LOC SLICE_X167Y265 [get_cells {dlyval_r[1]_i_1}]
set_property LOC SLICE_X166Y265 [get_cells {dlyval_r[1]_i_2}]
set_property LOC SLICE_X166Y264 [get_cells {dlyval_r[1]_i_3}]
set_property LOC SLICE_X166Y265 [get_cells {dlyval_r[1]_i_4}]
set_property LOC SLICE_X168Y265 [get_cells {dlyval_r[2]_i_1}]
set_property LOC SLICE_X168Y265 [get_cells {dlyval_r[2]_i_2}]
set_property LOC SLICE_X168Y265 [get_cells {dlyval_r[2]_i_3}]
set_property LOC SLICE_X168Y264 [get_cells {dlyval_r[3]_i_2}]
set_property LOC SLICE_X168Y264 [get_cells {dlyval_r[3]_i_4}]
set_property LOC SLICE_X168Y264 [get_cells {dlyval_r[3]_i_6}]
set_property LOC SLICE_X169Y265 [get_cells {dlyval_r[4]_i_1}]
set_property LOC SLICE_X167Y265 [get_cells {dlyval_r[4]_i_2}]
set_property LOC SLICE_X167Y264 [get_cells {dlyval_r[4]_i_4}]
set_property LOC SLICE_X167Y265 [get_cells {dlyval_r[4]_i_7}]
set_property LOC SLICE_X169Y264 [get_cells dlyval_r_zero_r_i_1]
set_property LOC SLICE_X166Y274 [get_cells done_r_i_1]
set_property LOC SLICE_X170Y269 [get_cells {drive_on_calib_in_common_0[3]_i_1}]
set_property LOC SLICE_X171Y268 [get_cells {drive_on_calib_in_common_2[3]_i_1}]
set_property LOC SLICE_X165Y243 [get_cells edge_adv_cal_done_i_1]
set_property LOC SLICE_X165Y242 [get_cells edge_adv_cal_done_i_2]
set_property LOC SLICE_X164Y259 [get_cells edge_adv_cal_start_r_i_1]
set_property LOC SLICE_X165Y245 [get_cells edge_adv_cal_start_r_i_1__0]
set_property LOC SLICE_X161Y273 [get_cells edge_aligned_r_i_1]
set_property LOC SLICE_X159Y274 [get_cells edge_aligned_r_i_2]
set_property LOC SLICE_X161Y321 [get_cells empty_i_1]
set_property LOC SLICE_X160Y321 [get_cells empty_i_2]
set_property LOC SLICE_X161Y321 [get_cells empty_i_4]
set_property LOC SLICE_X160Y321 [get_cells empty_i_7]
set_property LOC SLICE_X166Y248 [get_cells en_mem_latency_i_1]
set_property LOC SLICE_X160Y324 [get_cells end_addr_reached_i_1]
set_property LOC SLICE_X163Y270 [get_cells {eye_sz_cnt_r[0]_i_1}]
set_property LOC SLICE_X163Y270 [get_cells {eye_sz_cnt_r[0]_i_4}]
set_property LOC SLICE_X161Y270 [get_cells {eye_sz_cnt_r[0]_i_8}]
set_property LOC SLICE_X163Y271 [get_cells {eye_sz_cnt_r[0]_i_9}]
set_property LOC SLICE_X159Y270 [get_cells {eye_sz_cnt_r[1]_i_1}]
set_property LOC SLICE_X160Y270 [get_cells {eye_sz_cnt_r[1]_i_2}]
set_property LOC SLICE_X159Y270 [get_cells {eye_sz_cnt_r[1]_i_3}]
set_property LOC SLICE_X162Y270 [get_cells {eye_sz_cnt_r[2]_i_1}]
set_property LOC SLICE_X163Y270 [get_cells {eye_sz_cnt_r[3]_i_2}]
set_property LOC SLICE_X158Y271 [get_cells {eye_sz_cnt_r[3]_i_4}]
set_property LOC SLICE_X162Y270 [get_cells {eye_sz_cnt_r[3]_i_5}]
set_property LOC SLICE_X158Y271 [get_cells {eye_sz_cnt_r[4]_i_4}]
set_property LOC SLICE_X161Y271 [get_cells {eye_sz_cnt_r[4]_i_9}]
set_property LOC SLICE_X160Y271 [get_cells {eye_sz_cnt_r[5]_i_1}]
set_property LOC SLICE_X160Y271 [get_cells {eye_sz_cnt_r[5]_i_2}]
set_property LOC SLICE_X160Y272 [get_cells {eye_sz_cnt_r[6]_i_1}]
set_property LOC SLICE_X161Y272 [get_cells {eye_sz_cnt_r[7]_i_1}]
set_property LOC SLICE_X159Y270 [get_cells {eye_sz_cnt_r[7]_i_10}]
set_property LOC SLICE_X162Y270 [get_cells {eye_sz_cnt_r[7]_i_11}]
set_property LOC SLICE_X160Y271 [get_cells {eye_sz_cnt_r[7]_i_2}]
set_property LOC SLICE_X161Y272 [get_cells {eye_sz_cnt_r[7]_i_3}]
set_property LOC SLICE_X159Y271 [get_cells {eye_sz_cnt_r[7]_i_4}]
set_property LOC SLICE_X159Y271 [get_cells {eye_sz_cnt_r[7]_i_8}]
set_property LOC SLICE_X159Y271 [get_cells {eye_sz_cnt_r[7]_i_9}]
set_property LOC SLICE_X166Y263 [get_cells {eye_width_r[0]_i_1}]
set_property LOC SLICE_X166Y263 [get_cells {eye_width_r[1]_i_1}]
set_property LOC SLICE_X166Y262 [get_cells {eye_width_r[2]_i_1}]
set_property LOC SLICE_X166Y262 [get_cells {eye_width_r[4]_i_1}]
set_property LOC SLICE_X165Y264 [get_cells {eye_width_r[5]_i_4}]
set_property LOC SLICE_X167Y296 [get_cells {fine_delay_cnt[0]_i_1}]
set_property LOC SLICE_X168Y273 [get_cells {fine_delay_cnt[0]_i_1__0}]
set_property LOC SLICE_X171Y273 [get_cells {fine_delay_cnt[0]_i_1__1}]
set_property LOC SLICE_X169Y292 [get_cells {fine_delay_cnt[0]_i_1__2}]
set_property LOC SLICE_X171Y266 [get_cells {fine_delay_cnt[0]_i_1__3}]
set_property LOC SLICE_X171Y276 [get_cells {fine_delay_cnt[0]_i_1__4}]
set_property LOC SLICE_X168Y296 [get_cells {fine_delay_cnt[1]_i_1}]
set_property LOC SLICE_X167Y273 [get_cells {fine_delay_cnt[1]_i_1__0}]
set_property LOC SLICE_X171Y273 [get_cells {fine_delay_cnt[1]_i_1__1}]
set_property LOC SLICE_X169Y293 [get_cells {fine_delay_cnt[1]_i_1__2}]
set_property LOC SLICE_X171Y266 [get_cells {fine_delay_cnt[1]_i_1__3}]
set_property LOC SLICE_X171Y276 [get_cells {fine_delay_cnt[1]_i_1__4}]
set_property LOC SLICE_X167Y296 [get_cells {fine_delay_cnt[3]_i_1}]
set_property LOC SLICE_X168Y273 [get_cells {fine_delay_cnt[3]_i_1__0}]
set_property LOC SLICE_X171Y273 [get_cells {fine_delay_cnt[3]_i_1__1}]
set_property LOC SLICE_X169Y293 [get_cells {fine_delay_cnt[3]_i_1__2}]
set_property LOC SLICE_X171Y266 [get_cells {fine_delay_cnt[3]_i_1__3}]
set_property LOC SLICE_X171Y276 [get_cells {fine_delay_cnt[3]_i_1__4}]
set_property LOC SLICE_X167Y296 [get_cells {fine_delay_cnt[5]_i_1}]
set_property LOC SLICE_X170Y274 [get_cells {fine_delay_cnt[5]_i_1__1}]
set_property LOC SLICE_X169Y293 [get_cells {fine_delay_cnt[5]_i_1__2}]
set_property LOC SLICE_X171Y265 [get_cells {fine_delay_cnt[5]_i_1__3}]
set_property LOC SLICE_X170Y276 [get_cells {fine_delay_cnt[5]_i_1__4}]
set_property LOC SLICE_X168Y273 [get_cells {fine_delay_cnt[5]_i_2}]
set_property LOC SLICE_X169Y262 [get_cells first_lane_r_i_1]
set_property LOC SLICE_X159Y326 [get_cells first_load_pulse_i_1]
set_property LOC SLICE_X160Y332 [get_cells {force_rd_counts[0]_i_1}]
set_property LOC SLICE_X160Y332 [get_cells {force_rd_counts[2]_i_1}]
set_property LOC SLICE_X162Y321 [get_cells full_i_1]
set_property LOC SLICE_X162Y321 [get_cells full_i_2]
set_property LOC SLICE_X162Y321 [get_cells full_i_6]
set_property LOC SLICE_X159Y333 [get_cells {gen20_taps.lfsr_q[10]_i_1}]
set_property LOC SLICE_X159Y333 [get_cells {gen20_taps.lfsr_q[11]_i_1}]
set_property LOC SLICE_X158Y333 [get_cells {gen20_taps.lfsr_q[12]_i_1}]
set_property LOC SLICE_X161Y327 [get_cells {gen20_taps.lfsr_q[13]_i_1}]
set_property LOC SLICE_X158Y331 [get_cells {gen20_taps.lfsr_q[13]_i_2}]
set_property LOC SLICE_X159Y331 [get_cells {gen20_taps.lfsr_q[14]_i_1}]
set_property LOC SLICE_X159Y331 [get_cells {gen20_taps.lfsr_q[15]_i_1}]
set_property LOC SLICE_X159Y331 [get_cells {gen20_taps.lfsr_q[1]_i_1}]
set_property LOC SLICE_X160Y333 [get_cells {gen20_taps.lfsr_q[2]_i_1}]
set_property LOC SLICE_X161Y333 [get_cells {gen20_taps.lfsr_q[3]_i_1}]
set_property LOC SLICE_X161Y333 [get_cells {gen20_taps.lfsr_q[4]_i_1}]
set_property LOC SLICE_X161Y333 [get_cells {gen20_taps.lfsr_q[5]_i_1}]
set_property LOC SLICE_X161Y332 [get_cells {gen20_taps.lfsr_q[6]_i_1}]
set_property LOC SLICE_X160Y333 [get_cells {gen20_taps.lfsr_q[8]_i_1}]
set_property LOC SLICE_X159Y333 [get_cells {gen20_taps.lfsr_q[9]_i_1}]
set_property LOC SLICE_X168Y330 [get_cells gen_addr_larger_i_15]
set_property LOC SLICE_X168Y330 [get_cells gen_addr_larger_i_16]
set_property LOC SLICE_X168Y330 [get_cells gen_addr_larger_i_17]
set_property LOC SLICE_X168Y329 [get_cells gen_addr_larger_i_21]
set_property LOC SLICE_X168Y329 [get_cells gen_addr_larger_i_22]
set_property LOC SLICE_X168Y329 [get_cells gen_addr_larger_i_23]
set_property LOC SLICE_X168Y331 [get_cells gen_addr_larger_i_6]
set_property LOC SLICE_X168Y331 [get_cells gen_addr_larger_i_7]
set_property LOC SLICE_X168Y331 [get_cells gen_addr_larger_i_8]
set_property LOC SLICE_X165Y332 [get_cells gen_bl_larger_i_10]
set_property LOC SLICE_X165Y331 [get_cells gen_bl_larger_i_17]
set_property LOC SLICE_X165Y331 [get_cells gen_bl_larger_i_18]
set_property LOC SLICE_X165Y331 [get_cells gen_bl_larger_i_19]
set_property LOC SLICE_X165Y330 [get_cells gen_bl_larger_i_27]
set_property LOC SLICE_X165Y330 [get_cells gen_bl_larger_i_28]
set_property LOC SLICE_X165Y330 [get_cells gen_bl_larger_i_29]
set_property LOC SLICE_X163Y329 [get_cells gen_bl_larger_i_41]
set_property LOC SLICE_X165Y332 [get_cells gen_bl_larger_i_8]
set_property LOC SLICE_X165Y332 [get_cells gen_bl_larger_i_9]
set_property LOC SLICE_X167Y251 [get_cells {gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1}]
set_property LOC SLICE_X167Y250 [get_cells {gen_rd_valid[0].u_vld_gen_srl_inst_i_1}]
set_property LOC SLICE_X166Y264 [get_cells hyst_warmup_r_i_2]
set_property LOC SLICE_X163Y261 [get_cells hyst_warmup_r_i_3]
set_property LOC SLICE_X165Y319 [get_cells i__carry__0_i_1__1]
set_property LOC SLICE_X157Y279 [get_cells i__carry__0_i_2__0]
set_property LOC SLICE_X165Y319 [get_cells i__carry__0_i_2__1]
set_property LOC SLICE_X164Y276 [get_cells i__carry__0_i_3]
set_property LOC SLICE_X157Y279 [get_cells i__carry__0_i_3__0]
set_property LOC SLICE_X164Y276 [get_cells i__carry__0_i_4]
set_property LOC SLICE_X157Y279 [get_cells i__carry__0_i_4__0]
set_property LOC SLICE_X164Y276 [get_cells i__carry__0_i_5]
set_property LOC SLICE_X157Y280 [get_cells i__carry__1_i_1]
set_property LOC SLICE_X164Y275 [get_cells i__carry_i_2]
set_property LOC SLICE_X157Y278 [get_cells i__carry_i_2__0]
set_property LOC SLICE_X165Y318 [get_cells i__carry_i_2__1]
set_property LOC SLICE_X164Y275 [get_cells i__carry_i_3]
set_property LOC SLICE_X157Y278 [get_cells i__carry_i_3__0]
set_property LOC SLICE_X165Y318 [get_cells i__carry_i_3__1]
set_property LOC SLICE_X164Y275 [get_cells i__carry_i_4]
set_property LOC SLICE_X157Y278 [get_cells i__carry_i_4__0]
set_property LOC SLICE_X165Y318 [get_cells i__carry_i_4__1]
set_property LOC SLICE_X165Y244 [get_cells if_empty_r_i_1]
set_property LOC SLICE_X165Y271 [get_cells inc_r_i_1]
set_property LOC SLICE_X165Y273 [get_cells inc_r_i_2]
set_property LOC SLICE_X165Y272 [get_cells inc_r_i_3]
set_property LOC SLICE_X164Y273 [get_cells inc_r_i_5]
set_property LOC SLICE_X164Y260 [get_cells init_calib_complete_r_i_1]
set_property LOC SLICE_X165Y260 [get_cells init_calib_complete_r_i_2]
set_property LOC SLICE_X166Y261 [get_cells {init_rd_cmd_r[0]_i_1}]
set_property LOC SLICE_X166Y258 [get_cells {init_rd_cmd_r[0]_i_2}]
set_property LOC SLICE_X167Y261 [get_cells {init_rd_cmd_r[0]_i_3}]
set_property LOC SLICE_X165Y261 [get_cells {init_rd_cmd_r[0]_i_4}]
set_property LOC SLICE_X166Y261 [get_cells {init_wr_cmd_r[1]_i_1}]
set_property LOC SLICE_X167Y260 [get_cells {init_wr_cmd_r[1]_i_3}]
set_property LOC SLICE_X165Y259 [get_cells {init_wr_cmd_r[1]_i_4}]
set_property LOC SLICE_X165Y261 [get_cells {init_wr_cmd_r[1]_i_5}]
set_property LOC SLICE_X171Y265 [get_cells {init_wr_data0_r[16]_i_1}]
set_property LOC SLICE_X159Y332 [get_cells {instr_out[0]_i_1}]
set_property LOC SLICE_X161Y326 [get_cells instr_vld_i_1]
set_property LOC SLICE_X168Y277 [get_cells inv_poc_sample_r_i_1]
set_property LOC SLICE_X168Y276 [get_cells inv_poc_sample_r_i_2]
set_property LOC SLICE_X170Y287 [get_cells io_fifo_rden_cal_done_r_i_1]
set_property LOC SLICE_X168Y262 [get_cells {iob_addr_rise1[0]_i_1}]
set_property LOC SLICE_X170Y288 [get_cells {iob_addr_rise1[10]_i_1}]
set_property LOC SLICE_X169Y288 [get_cells {iob_addr_rise1[11]_i_1}]
set_property LOC SLICE_X168Y288 [get_cells {iob_addr_rise1[12]_i_1}]
set_property LOC SLICE_X168Y288 [get_cells {iob_addr_rise1[13]_i_1}]
set_property LOC SLICE_X168Y285 [get_cells {iob_addr_rise1[14]_i_1}]
set_property LOC SLICE_X169Y288 [get_cells {iob_addr_rise1[17]_i_1}]
set_property LOC SLICE_X168Y288 [get_cells {iob_addr_rise1[19]_i_1}]
set_property LOC SLICE_X168Y262 [get_cells {iob_addr_rise1[2]_i_1}]
set_property LOC SLICE_X170Y262 [get_cells {iob_addr_rise1[4]_i_1}]
set_property LOC SLICE_X169Y240 [get_cells {iserdes_comp_r[0]_i_1}]
set_property LOC SLICE_X168Y239 [get_cells {iserdes_comp_r[1]_i_1}]
set_property LOC SLICE_X166Y239 [get_cells {iserdes_comp_r[2]_i_1}]
set_property LOC SLICE_X165Y240 [get_cells {iserdes_comp_r[2]_i_2}]
set_property LOC SLICE_X164Y240 [get_cells {iserdes_comp_r[3]_i_1}]
set_property LOC SLICE_X156Y271 [get_cells {k_left_cnt_r[0]_i_1}]
set_property LOC SLICE_X156Y269 [get_cells {k_left_cnt_r[1]_i_1}]
set_property LOC SLICE_X156Y269 [get_cells {k_left_cnt_r[2]_i_1}]
set_property LOC SLICE_X156Y269 [get_cells {k_left_cnt_r[3]_i_1}]
set_property LOC SLICE_X156Y270 [get_cells {k_left_cnt_r[4]_i_1}]
set_property LOC SLICE_X158Y271 [get_cells {k_left_cnt_r[5]_i_1}]
set_property LOC SLICE_X157Y270 [get_cells {k_left_cnt_r[5]_i_2}]
set_property LOC SLICE_X156Y270 [get_cells {k_left_cnt_r[5]_i_3}]
set_property LOC SLICE_X156Y270 [get_cells {k_left_cnt_r[5]_i_4}]
set_property LOC SLICE_X171Y268 [get_cells {klane_stg3_left_r[0]_i_1}]
set_property LOC SLICE_X163Y272 [get_cells {klane_stg3_left_r[5]_i_1}]
set_property LOC SLICE_X162Y272 [get_cells {klane_stg3_left_r[5]_i_3}]
set_property LOC SLICE_X161Y273 [get_cells ktap_at_right_edge_r_i_1]
set_property LOC SLICE_X162Y271 [get_cells ktap_at_right_edge_r_i_2]
set_property LOC SLICE_X161Y273 [get_cells ktap_at_right_edge_r_i_4]
set_property LOC SLICE_X167Y266 [get_cells {left_r[1]_i_1}]
set_property LOC SLICE_X166Y265 [get_cells {left_r[2]_i_1}]
set_property LOC SLICE_X167Y266 [get_cells {left_r[3]_i_1}]
set_property LOC SLICE_X167Y266 [get_cells {left_r[4]_i_1}]
set_property LOC SLICE_X165Y265 [get_cells {left_r[5]_i_1}]
set_property LOC SLICE_X167Y263 [get_cells {left_r[5]_i_2}]
set_property LOC SLICE_X168Y263 [get_cells {left_r[5]_i_4}]
set_property LOC SLICE_X157Y267 [get_cells {left_slew_r[3]_i_15}]
set_property LOC SLICE_X158Y268 [get_cells {left_slew_r[3]_i_20}]
set_property LOC SLICE_X163Y323 [get_cells lower_end_matched_i_1]
set_property LOC SLICE_X167Y263 [get_cells {match_out_r[0]_i_1}]
set_property LOC SLICE_X167Y263 [get_cells {match_out_r[1]_i_1}]
set_property LOC SLICE_X168Y263 [get_cells {match_out_r[2]_i_1}]
set_property LOC SLICE_X168Y263 [get_cells {match_out_r[3]_i_1}]
set_property LOC SLICE_X167Y262 [get_cells {match_out_r[4]_i_2}]
set_property LOC SLICE_X167Y262 [get_cells {match_out_r[4]_i_3}]
set_property LOC SLICE_X169Y262 [get_cells {match_out_r[4]_i_4}]
set_property LOC SLICE_X166Y249 [get_cells {max_lat_inst.max_latency[2]_i_1}]
set_property LOC SLICE_X165Y249 [get_cells {max_lat_inst.max_latency[4]_i_1}]
set_property LOC SLICE_X165Y250 [get_cells {max_lat_inst.max_latency[4]_i_2}]
set_property LOC SLICE_X166Y249 [get_cells {max_lat_inst.max_latency[4]_i_3}]
set_property LOC SLICE_X166Y249 [get_cells {max_lat_inst.max_latency[4]_i_4}]
set_property LOC SLICE_X165Y249 [get_cells {max_lat_inst.max_latency[4]_i_5}]
set_property LOC SLICE_X164Y250 [get_cells {max_lat_inst.mem_cntr[0]_i_1}]
set_property LOC SLICE_X165Y250 [get_cells {max_lat_inst.mem_cntr[1]_i_1}]
set_property LOC SLICE_X165Y250 [get_cells {max_lat_inst.mem_cntr[3]_i_1}]
set_property LOC SLICE_X167Y248 [get_cells {max_lat_inst.mem_cntr[4]_i_2}]
set_property LOC SLICE_X164Y250 [get_cells max_lat_inst.mem_cntr_done_i_1]
set_property LOC SLICE_X164Y250 [get_cells max_lat_inst.mem_cntr_done_i_2]
set_property LOC SLICE_X167Y241 [get_cells {mem_lat_inst[0].fd0_vld[0]_i_1}]
set_property LOC SLICE_X167Y240 [get_cells {mem_lat_inst[0].fd0_vld[0]_i_2}]
set_property LOC SLICE_X167Y241 [get_cells {mem_lat_inst[0].fd1_vld[0]_i_1}]
set_property LOC SLICE_X167Y247 [get_cells {mem_lat_inst[0].latency_cntr[0][0]_i_1}]
set_property LOC SLICE_X167Y247 [get_cells {mem_lat_inst[0].latency_cntr[0][2]_i_1}]
set_property LOC SLICE_X167Y247 [get_cells {mem_lat_inst[0].latency_cntr[0][3]_i_1}]
set_property LOC SLICE_X165Y243 [get_cells {mem_lat_inst[0].latency_measured[0]_i_1}]
set_property LOC SLICE_X168Y241 [get_cells {mem_lat_inst[0].rd0_vld[0]_i_1}]
set_property LOC SLICE_X169Y239 [get_cells {mem_lat_inst[0].rd0_vld[0]_i_2}]
set_property LOC SLICE_X169Y241 [get_cells {mem_lat_inst[0].rd1_bslip_vld[0]_i_1}]
set_property LOC SLICE_X162Y241 [get_cells {mem_lat_inst[0].rd1_vld[0]_i_1}]
set_property LOC SLICE_X162Y241 [get_cells {mem_lat_inst[0].rd1_vld[0]_i_2}]
set_property LOC SLICE_X169Y239 [get_cells {mem_lat_inst[1].fd0_vld[1]_i_1}]
set_property LOC SLICE_X169Y239 [get_cells {mem_lat_inst[1].fd0_vld[1]_i_2}]
set_property LOC SLICE_X166Y238 [get_cells {mem_lat_inst[1].fd1_vld[1]_i_1}]
set_property LOC SLICE_X166Y238 [get_cells {mem_lat_inst[1].fd1_vld[1]_i_2}]
set_property LOC SLICE_X170Y249 [get_cells {mem_lat_inst[1].latency_cntr[1][0]_i_1}]
set_property LOC SLICE_X170Y249 [get_cells {mem_lat_inst[1].latency_cntr[1][2]_i_1}]
set_property LOC SLICE_X170Y249 [get_cells {mem_lat_inst[1].latency_cntr[1][3]_i_1}]
set_property LOC SLICE_X165Y242 [get_cells {mem_lat_inst[1].latency_measured[1]_i_1}]
set_property LOC SLICE_X168Y241 [get_cells {mem_lat_inst[1].rd0_vld[1]_i_1}]
set_property LOC SLICE_X168Y241 [get_cells {mem_lat_inst[1].rd1_bslip_vld[1]_i_1}]
set_property LOC SLICE_X164Y238 [get_cells {mem_lat_inst[1].rd1_vld[1]_i_1}]
set_property LOC SLICE_X164Y238 [get_cells {mem_lat_inst[1].rd1_vld[1]_i_2}]
set_property LOC SLICE_X163Y325 [get_cells mem_pattern_init_done_o0_carry__0_i_4]
set_property LOC SLICE_X163Y325 [get_cells mem_pattern_init_done_o0_carry__0_i_5]
set_property LOC SLICE_X163Y325 [get_cells mem_pattern_init_done_o0_carry__0_i_6]
set_property LOC SLICE_X163Y326 [get_cells mem_pattern_init_done_o0_carry__1_i_6]
set_property LOC SLICE_X163Y326 [get_cells mem_pattern_init_done_o0_carry__1_i_7]
set_property LOC SLICE_X163Y326 [get_cells mem_pattern_init_done_o0_carry__1_i_8]
set_property LOC SLICE_X163Y327 [get_cells mem_pattern_init_done_o0_carry__2_i_6]
set_property LOC SLICE_X163Y327 [get_cells mem_pattern_init_done_o0_carry__2_i_7]
set_property LOC SLICE_X163Y327 [get_cells mem_pattern_init_done_o0_carry__2_i_8]
set_property LOC SLICE_X163Y324 [get_cells mem_pattern_init_done_o0_carry_i_5]
set_property LOC SLICE_X163Y324 [get_cells mem_pattern_init_done_o0_carry_i_6]
set_property LOC SLICE_X163Y324 [get_cells mem_pattern_init_done_o0_carry_i_7]
set_property LOC SLICE_X167Y325 [get_cells mem_pattern_init_done_o_i_1]
set_property LOC SLICE_X161Y321 [get_cells mem_reg_0_15_30_35_i_1]
set_property LOC SLICE_X168Y244 [get_cells mem_reg_0_3_24_29_i_1]
set_property LOC SLICE_X165Y336 [get_cells mem_reg_0_7_0_5_i_1]
set_property LOC SLICE_X164Y284 [get_cells mem_reg_0_7_0_5_i_1__1]
set_property LOC SLICE_X169Y257 [get_cells mem_reg_0_7_6_11_i_1]
set_property LOC SLICE_X168Y236 [get_cells memory_fd0_0_reg_0_15_0_3_i_1]
set_property LOC SLICE_X171Y246 [get_cells memory_fd0_0_reg_0_15_0_3_i_1__0]
set_property LOC SLICE_X169Y235 [get_cells memory_fd0_0_reg_0_15_0_3_i_2]
set_property LOC SLICE_X167Y246 [get_cells memory_fd0_0_reg_0_15_0_3_i_2__0]
set_property LOC SLICE_X167Y233 [get_cells memory_fd0_0_reg_0_15_0_3_i_3]
set_property LOC SLICE_X167Y244 [get_cells memory_fd0_0_reg_0_15_0_3_i_3__0]
set_property LOC SLICE_X171Y234 [get_cells memory_fd0_0_reg_0_15_0_3_i_4]
set_property LOC SLICE_X167Y245 [get_cells memory_fd0_0_reg_0_15_0_3_i_4__0]
set_property LOC SLICE_X171Y233 [get_cells memory_fd0_1_reg_0_15_0_4_i_1]
set_property LOC SLICE_X167Y244 [get_cells memory_fd0_1_reg_0_15_0_4_i_1__0]
set_property LOC SLICE_X167Y233 [get_cells memory_fd0_1_reg_0_15_0_4_i_2]
set_property LOC SLICE_X167Y244 [get_cells memory_fd0_1_reg_0_15_0_4_i_2__0]
set_property LOC SLICE_X171Y232 [get_cells memory_fd0_1_reg_0_15_0_4_i_3]
set_property LOC SLICE_X169Y242 [get_cells memory_fd0_1_reg_0_15_0_4_i_3__0]
set_property LOC SLICE_X171Y230 [get_cells memory_fd0_1_reg_0_15_0_4_i_4]
set_property LOC SLICE_X171Y242 [get_cells memory_fd0_1_reg_0_15_0_4_i_4__0]
set_property LOC SLICE_X171Y230 [get_cells memory_fd0_1_reg_0_15_0_4_i_5]
set_property LOC SLICE_X171Y243 [get_cells memory_fd0_1_reg_0_15_0_4_i_5__0]
set_property LOC SLICE_X171Y235 [get_cells memory_fd1_0_reg_0_15_0_3_i_1]
set_property LOC SLICE_X171Y247 [get_cells memory_fd1_0_reg_0_15_0_3_i_1__0]
set_property LOC SLICE_X167Y235 [get_cells memory_fd1_0_reg_0_15_0_3_i_2]
set_property LOC SLICE_X167Y246 [get_cells memory_fd1_0_reg_0_15_0_3_i_2__0]
set_property LOC SLICE_X167Y233 [get_cells memory_fd1_0_reg_0_15_0_3_i_3]
set_property LOC SLICE_X165Y244 [get_cells memory_fd1_0_reg_0_15_0_3_i_3__0]
set_property LOC SLICE_X171Y234 [get_cells memory_fd1_0_reg_0_15_0_3_i_4]
set_property LOC SLICE_X165Y243 [get_cells memory_fd1_0_reg_0_15_0_3_i_4__0]
set_property LOC SLICE_X169Y233 [get_cells memory_fd1_1_reg_0_15_0_4_i_1]
set_property LOC SLICE_X171Y234 [get_cells memory_fd1_1_reg_0_15_0_4_i_2]
set_property LOC SLICE_X167Y243 [get_cells memory_fd1_1_reg_0_15_0_4_i_2__0]
set_property LOC SLICE_X169Y242 [get_cells memory_fd1_1_reg_0_15_0_4_i_3__0]
set_property LOC SLICE_X169Y233 [get_cells memory_fd1_1_reg_0_15_0_4_i_4]
set_property LOC SLICE_X165Y244 [get_cells memory_fd1_1_reg_0_15_0_4_i_4__0]
set_property LOC SLICE_X170Y231 [get_cells memory_fd1_1_reg_0_15_0_4_i_5]
set_property LOC SLICE_X169Y242 [get_cells memory_fd1_1_reg_0_15_0_4_i_5__0]
set_property LOC SLICE_X171Y235 [get_cells memory_rd0_0_reg_0_15_0_3_i_1]
set_property LOC SLICE_X171Y246 [get_cells memory_rd0_0_reg_0_15_0_3_i_1__0]
set_property LOC SLICE_X169Y235 [get_cells memory_rd0_0_reg_0_15_0_3_i_2]
set_property LOC SLICE_X167Y246 [get_cells memory_rd0_0_reg_0_15_0_3_i_2__0]
set_property LOC SLICE_X168Y233 [get_cells memory_rd0_0_reg_0_15_0_3_i_3]
set_property LOC SLICE_X168Y244 [get_cells memory_rd0_0_reg_0_15_0_3_i_3__0]
set_property LOC SLICE_X171Y235 [get_cells memory_rd0_0_reg_0_15_0_3_i_4]
set_property LOC SLICE_X167Y243 [get_cells memory_rd0_0_reg_0_15_0_3_i_4__0]
set_property LOC SLICE_X171Y233 [get_cells memory_rd0_1_reg_0_15_0_4_i_1]
set_property LOC SLICE_X168Y242 [get_cells memory_rd0_1_reg_0_15_0_4_i_1__0]
set_property LOC SLICE_X168Y233 [get_cells memory_rd0_1_reg_0_15_0_4_i_2]
set_property LOC SLICE_X171Y233 [get_cells memory_rd0_1_reg_0_15_0_4_i_3]
set_property LOC SLICE_X171Y242 [get_cells memory_rd0_1_reg_0_15_0_4_i_3__0]
set_property LOC SLICE_X171Y230 [get_cells memory_rd0_1_reg_0_15_0_4_i_4]
set_property LOC SLICE_X171Y242 [get_cells memory_rd0_1_reg_0_15_0_4_i_4__0]
set_property LOC SLICE_X171Y247 [get_cells memory_rd1_0_reg_0_15_0_3_i_1__0]
set_property LOC SLICE_X171Y236 [get_cells memory_rd1_0_reg_0_15_0_3_i_4]
set_property LOC SLICE_X167Y243 [get_cells memory_rd1_0_reg_0_15_0_3_i_4__0]
set_property LOC SLICE_X169Y233 [get_cells memory_rd1_1_reg_0_15_0_4_i_1]
set_property LOC SLICE_X168Y243 [get_cells memory_rd1_1_reg_0_15_0_4_i_1__0]
set_property LOC SLICE_X170Y231 [get_cells memory_rd1_1_reg_0_15_0_4_i_5]
set_property LOC SLICE_X171Y243 [get_cells memory_rd1_1_reg_0_15_0_4_i_5__0]
set_property LOC SLICE_X168Y262 [get_cells min_eye_r_i_1]
set_property LOC SLICE_X165Y273 [get_cells mmcm_edge_detect_rdy_r_i_2]
set_property LOC SLICE_X165Y273 [get_cells mmcm_edge_detect_rdy_r_i_3]
set_property LOC SLICE_X164Y273 [get_cells mmcm_edge_detect_rdy_r_i_4]
set_property LOC SLICE_X166Y273 [get_cells mmcm_edge_detect_rdy_r_i_5]
set_property LOC SLICE_X168Y277 [get_cells mmcm_hi0_r_i_1]
set_property LOC SLICE_X158Y281 [get_cells mod_sub0_return0__0_carry__0_i_2]
set_property LOC SLICE_X158Y281 [get_cells mod_sub0_return0__0_carry__0_i_3]
set_property LOC SLICE_X158Y281 [get_cells mod_sub0_return0__0_carry__0_i_4]
set_property LOC SLICE_X158Y280 [get_cells mod_sub0_return0__0_carry_i_2]
set_property LOC SLICE_X158Y280 [get_cells mod_sub0_return0__0_carry_i_3]
set_property LOC SLICE_X158Y280 [get_cells mod_sub0_return0__0_carry_i_4]
set_property LOC SLICE_X159Y281 [get_cells mod_sub0_return0_carry__0_i_3]
set_property LOC SLICE_X159Y281 [get_cells mod_sub0_return0_carry__0_i_5]
set_property LOC SLICE_X159Y280 [get_cells mod_sub0_return0_carry_i_2]
set_property LOC SLICE_X159Y280 [get_cells mod_sub0_return0_carry_i_3]
set_property LOC SLICE_X159Y280 [get_cells mod_sub0_return0_carry_i_4]
set_property LOC SLICE_X161Y275 [get_cells mod_sub_return0__0_carry__0_i_2]
set_property LOC SLICE_X161Y275 [get_cells mod_sub_return0__0_carry__0_i_3]
set_property LOC SLICE_X161Y275 [get_cells mod_sub_return0__0_carry__0_i_4]
set_property LOC SLICE_X161Y274 [get_cells mod_sub_return0__0_carry_i_2]
set_property LOC SLICE_X161Y274 [get_cells mod_sub_return0__0_carry_i_3]
set_property LOC SLICE_X161Y274 [get_cells mod_sub_return0__0_carry_i_4]
set_property LOC SLICE_X162Y275 [get_cells mod_sub_return0_carry__0_i_3]
set_property LOC SLICE_X162Y275 [get_cells mod_sub_return0_carry__0_i_5]
set_property LOC SLICE_X162Y274 [get_cells mod_sub_return0_carry_i_2]
set_property LOC SLICE_X162Y274 [get_cells mod_sub_return0_carry_i_3]
set_property LOC SLICE_X162Y274 [get_cells mod_sub_return0_carry_i_4]
set_property LOC SLICE_X158Y332 [get_cells mode_load_d1_i_1]
set_property LOC SLICE_X159Y334 [get_cells mode_load_pulse_i_1]
set_property LOC SLICE_X165Y337 [get_cells {mux_data_fall0_r[0]_i_1}]
set_property LOC SLICE_X164Y334 [get_cells {mux_data_fall0_r[11]_i_1}]
set_property LOC SLICE_X164Y334 [get_cells {mux_data_fall0_r[13]_i_1}]
set_property LOC SLICE_X165Y335 [get_cells {mux_data_fall0_r[2]_i_1}]
set_property LOC SLICE_X163Y334 [get_cells {mux_data_fall0_r[4]_i_1}]
set_property LOC SLICE_X165Y333 [get_cells {mux_data_rise0_r[16]_i_1}]
set_property LOC SLICE_X162Y336 [get_cells {mux_data_rise1_r[10]_i_1}]
set_property LOC SLICE_X165Y337 [get_cells {mux_data_rise1_r[12]_i_1}]
set_property LOC SLICE_X166Y335 [get_cells {mux_data_rise1_r[13]_i_1}]
set_property LOC SLICE_X168Y235 [get_cells my_empty_i_1]
set_property LOC SLICE_X169Y244 [get_cells my_empty_i_1__0]
set_property LOC SLICE_X165Y336 [get_cells {my_full[3]_i_1}]
set_property LOC SLICE_X169Y331 [get_cells {my_full[3]_i_1__0}]
set_property LOC SLICE_X168Y256 [get_cells {my_full[3]_i_1__1}]
set_property LOC SLICE_X164Y284 [get_cells {my_full[3]_i_1__2}]
set_property LOC SLICE_X168Y235 [get_cells my_full_i_1]
set_property LOC SLICE_X169Y244 [get_cells my_full_i_1__0]
set_property LOC SLICE_X168Y235 [get_cells my_full_i_2]
set_property LOC SLICE_X168Y244 [get_cells my_full_i_2__0]
set_property LOC SLICE_X170Y262 [get_cells {next_lane_r[0]_i_1}]
set_property LOC SLICE_X169Y341 [get_cells out_fifo_inst.out_fifo_i_1]
set_property LOC SLICE_X171Y327 [get_cells out_fifo_inst.out_fifo_i_10__0]
set_property LOC SLICE_X171Y278 [get_cells out_fifo_inst.out_fifo_i_10__2]
set_property LOC SLICE_X171Y279 [get_cells out_fifo_inst.out_fifo_i_11__2]
set_property LOC SLICE_X171Y253 [get_cells out_fifo_inst.out_fifo_i_14__1]
set_property LOC SLICE_X171Y280 [get_cells out_fifo_inst.out_fifo_i_14__2]
set_property LOC SLICE_X171Y253 [get_cells out_fifo_inst.out_fifo_i_15__1]
set_property LOC SLICE_X171Y280 [get_cells out_fifo_inst.out_fifo_i_15__2]
set_property LOC SLICE_X167Y335 [get_cells out_fifo_inst.out_fifo_i_16]
set_property LOC SLICE_X169Y332 [get_cells out_fifo_inst.out_fifo_i_17__0]
set_property LOC SLICE_X167Y253 [get_cells out_fifo_inst.out_fifo_i_18__1]
set_property LOC SLICE_X169Y254 [get_cells out_fifo_inst.out_fifo_i_20__1]
set_property LOC SLICE_X171Y254 [get_cells out_fifo_inst.out_fifo_i_21__1]
set_property LOC SLICE_X171Y278 [get_cells out_fifo_inst.out_fifo_i_21__2]
set_property LOC SLICE_X171Y338 [get_cells out_fifo_inst.out_fifo_i_22]
set_property LOC SLICE_X171Y254 [get_cells out_fifo_inst.out_fifo_i_22__1]
set_property LOC SLICE_X171Y277 [get_cells out_fifo_inst.out_fifo_i_22__2]
set_property LOC SLICE_X171Y277 [get_cells out_fifo_inst.out_fifo_i_23__2]
set_property LOC SLICE_X169Y338 [get_cells out_fifo_inst.out_fifo_i_24]
set_property LOC SLICE_X167Y254 [get_cells out_fifo_inst.out_fifo_i_24__1]
set_property LOC SLICE_X171Y278 [get_cells out_fifo_inst.out_fifo_i_26__1]
set_property LOC SLICE_X171Y281 [get_cells out_fifo_inst.out_fifo_i_27__1]
set_property LOC SLICE_X171Y254 [get_cells out_fifo_inst.out_fifo_i_27__2]
set_property LOC SLICE_X171Y339 [get_cells out_fifo_inst.out_fifo_i_28]
set_property LOC SLICE_X171Y280 [get_cells out_fifo_inst.out_fifo_i_28__2]
set_property LOC SLICE_X171Y327 [get_cells out_fifo_inst.out_fifo_i_30__0]
set_property LOC SLICE_X171Y281 [get_cells out_fifo_inst.out_fifo_i_30__2]
set_property LOC SLICE_X169Y255 [get_cells out_fifo_inst.out_fifo_i_31__1]
set_property LOC SLICE_X171Y281 [get_cells out_fifo_inst.out_fifo_i_31__2]
set_property LOC SLICE_X167Y335 [get_cells out_fifo_inst.out_fifo_i_32]
set_property LOC SLICE_X168Y255 [get_cells out_fifo_inst.out_fifo_i_32__0]
set_property LOC SLICE_X171Y327 [get_cells out_fifo_inst.out_fifo_i_33__0]
set_property LOC SLICE_X167Y255 [get_cells out_fifo_inst.out_fifo_i_33__1]
set_property LOC SLICE_X169Y331 [get_cells out_fifo_inst.out_fifo_i_34__0]
set_property LOC SLICE_X169Y341 [get_cells out_fifo_inst.out_fifo_i_35]
set_property LOC SLICE_X169Y330 [get_cells out_fifo_inst.out_fifo_i_35__0]
set_property LOC SLICE_X170Y327 [get_cells out_fifo_inst.out_fifo_i_36__0]
set_property LOC SLICE_X168Y257 [get_cells out_fifo_inst.out_fifo_i_36__1]
set_property LOC SLICE_X171Y282 [get_cells out_fifo_inst.out_fifo_i_36__2]
set_property LOC SLICE_X168Y257 [get_cells out_fifo_inst.out_fifo_i_37__1]
set_property LOC SLICE_X167Y338 [get_cells out_fifo_inst.out_fifo_i_38]
set_property LOC SLICE_X168Y328 [get_cells out_fifo_inst.out_fifo_i_38__0]
set_property LOC SLICE_X167Y281 [get_cells out_fifo_inst.out_fifo_i_38__2]
set_property LOC SLICE_X171Y338 [get_cells out_fifo_inst.out_fifo_i_39]
set_property LOC SLICE_X169Y328 [get_cells out_fifo_inst.out_fifo_i_39__0]
set_property LOC SLICE_X167Y337 [get_cells out_fifo_inst.out_fifo_i_40]
set_property LOC SLICE_X169Y328 [get_cells out_fifo_inst.out_fifo_i_40__0]
set_property LOC SLICE_X171Y256 [get_cells out_fifo_inst.out_fifo_i_40__1]
set_property LOC SLICE_X168Y281 [get_cells out_fifo_inst.out_fifo_i_40__2]
set_property LOC SLICE_X167Y337 [get_cells out_fifo_inst.out_fifo_i_41]
set_property LOC SLICE_X169Y329 [get_cells out_fifo_inst.out_fifo_i_41__0]
set_property LOC SLICE_X169Y256 [get_cells out_fifo_inst.out_fifo_i_41__1]
set_property LOC SLICE_X168Y280 [get_cells out_fifo_inst.out_fifo_i_42__2]
set_property LOC SLICE_X171Y340 [get_cells out_fifo_inst.out_fifo_i_43]
set_property LOC SLICE_X164Y332 [get_cells out_fifo_inst.out_fifo_i_43__0]
set_property LOC SLICE_X168Y280 [get_cells out_fifo_inst.out_fifo_i_43__2]
set_property LOC SLICE_X171Y340 [get_cells out_fifo_inst.out_fifo_i_44]
set_property LOC SLICE_X169Y259 [get_cells out_fifo_inst.out_fifo_i_44__1]
set_property LOC SLICE_X168Y333 [get_cells out_fifo_inst.out_fifo_i_45__0]
set_property LOC SLICE_X169Y259 [get_cells out_fifo_inst.out_fifo_i_45__1]
set_property LOC SLICE_X169Y280 [get_cells out_fifo_inst.out_fifo_i_46__2]
set_property LOC SLICE_X169Y332 [get_cells out_fifo_inst.out_fifo_i_47__0]
set_property LOC SLICE_X171Y338 [get_cells out_fifo_inst.out_fifo_i_48]
set_property LOC SLICE_X167Y259 [get_cells out_fifo_inst.out_fifo_i_48__0]
set_property LOC SLICE_X171Y340 [get_cells out_fifo_inst.out_fifo_i_49]
set_property LOC SLICE_X169Y330 [get_cells out_fifo_inst.out_fifo_i_49__0]
set_property LOC SLICE_X169Y329 [get_cells out_fifo_inst.out_fifo_i_4__0]
set_property LOC SLICE_X171Y253 [get_cells out_fifo_inst.out_fifo_i_4__1]
set_property LOC SLICE_X171Y341 [get_cells out_fifo_inst.out_fifo_i_50]
set_property LOC SLICE_X168Y333 [get_cells out_fifo_inst.out_fifo_i_50__0]
set_property LOC SLICE_X169Y259 [get_cells out_fifo_inst.out_fifo_i_50__1]
set_property LOC SLICE_X167Y283 [get_cells out_fifo_inst.out_fifo_i_50__2]
set_property LOC SLICE_X169Y333 [get_cells out_fifo_inst.out_fifo_i_51__0]
set_property LOC SLICE_X167Y283 [get_cells out_fifo_inst.out_fifo_i_51__2]
set_property LOC SLICE_X171Y341 [get_cells out_fifo_inst.out_fifo_i_52]
set_property LOC SLICE_X171Y256 [get_cells out_fifo_inst.out_fifo_i_52__0]
set_property LOC SLICE_X169Y333 [get_cells out_fifo_inst.out_fifo_i_53__0]
set_property LOC SLICE_X171Y339 [get_cells out_fifo_inst.out_fifo_i_54]
set_property LOC SLICE_X171Y256 [get_cells out_fifo_inst.out_fifo_i_54__1]
set_property LOC SLICE_X169Y285 [get_cells out_fifo_inst.out_fifo_i_54__2]
set_property LOC SLICE_X171Y339 [get_cells out_fifo_inst.out_fifo_i_55]
set_property LOC SLICE_X169Y333 [get_cells out_fifo_inst.out_fifo_i_55__0]
set_property LOC SLICE_X167Y339 [get_cells out_fifo_inst.out_fifo_i_56]
set_property LOC SLICE_X165Y334 [get_cells out_fifo_inst.out_fifo_i_56__0]
set_property LOC SLICE_X167Y260 [get_cells out_fifo_inst.out_fifo_i_56__1]
set_property LOC SLICE_X169Y285 [get_cells out_fifo_inst.out_fifo_i_56__2]
set_property LOC SLICE_X167Y340 [get_cells out_fifo_inst.out_fifo_i_57]
set_property LOC SLICE_X168Y333 [get_cells out_fifo_inst.out_fifo_i_57__0]
set_property LOC SLICE_X168Y260 [get_cells out_fifo_inst.out_fifo_i_58__1]
set_property LOC SLICE_X171Y284 [get_cells out_fifo_inst.out_fifo_i_58__2]
set_property LOC SLICE_X171Y342 [get_cells out_fifo_inst.out_fifo_i_59]
set_property LOC SLICE_X171Y328 [get_cells out_fifo_inst.out_fifo_i_59__0]
set_property LOC SLICE_X169Y342 [get_cells out_fifo_inst.out_fifo_i_60]
set_property LOC SLICE_X171Y255 [get_cells out_fifo_inst.out_fifo_i_60__1]
set_property LOC SLICE_X171Y283 [get_cells out_fifo_inst.out_fifo_i_60__2]
set_property LOC SLICE_X171Y328 [get_cells out_fifo_inst.out_fifo_i_61__0]
set_property LOC SLICE_X171Y255 [get_cells out_fifo_inst.out_fifo_i_61__1]
set_property LOC SLICE_X171Y283 [get_cells out_fifo_inst.out_fifo_i_61__2]
set_property LOC SLICE_X167Y339 [get_cells out_fifo_inst.out_fifo_i_62]
set_property LOC SLICE_X168Y334 [get_cells out_fifo_inst.out_fifo_i_62__0]
set_property LOC SLICE_X171Y258 [get_cells out_fifo_inst.out_fifo_i_62__1]
set_property LOC SLICE_X169Y284 [get_cells out_fifo_inst.out_fifo_i_62__2]
set_property LOC SLICE_X169Y340 [get_cells out_fifo_inst.out_fifo_i_63]
set_property LOC SLICE_X167Y334 [get_cells out_fifo_inst.out_fifo_i_63__0]
set_property LOC SLICE_X171Y258 [get_cells out_fifo_inst.out_fifo_i_63__1]
set_property LOC SLICE_X167Y341 [get_cells out_fifo_inst.out_fifo_i_64]
set_property LOC SLICE_X167Y334 [get_cells out_fifo_inst.out_fifo_i_64__0]
set_property LOC SLICE_X171Y260 [get_cells out_fifo_inst.out_fifo_i_64__1]
set_property LOC SLICE_X168Y284 [get_cells out_fifo_inst.out_fifo_i_64__2]
set_property LOC SLICE_X169Y341 [get_cells out_fifo_inst.out_fifo_i_65]
set_property LOC SLICE_X169Y334 [get_cells out_fifo_inst.out_fifo_i_65__0]
set_property LOC SLICE_X171Y260 [get_cells out_fifo_inst.out_fifo_i_65__1]
set_property LOC SLICE_X171Y342 [get_cells out_fifo_inst.out_fifo_i_66]
set_property LOC SLICE_X169Y334 [get_cells out_fifo_inst.out_fifo_i_66__0]
set_property LOC SLICE_X171Y284 [get_cells out_fifo_inst.out_fifo_i_67__2]
set_property LOC SLICE_X171Y328 [get_cells out_fifo_inst.out_fifo_i_68__0]
set_property LOC SLICE_X171Y342 [get_cells out_fifo_inst.out_fifo_i_69]
set_property LOC SLICE_X171Y255 [get_cells out_fifo_inst.out_fifo_i_69__1]
set_property LOC SLICE_X171Y284 [get_cells out_fifo_inst.out_fifo_i_69__2]
set_property LOC SLICE_X168Y281 [get_cells out_fifo_inst.out_fifo_i_6__2]
set_property LOC SLICE_X171Y285 [get_cells out_fifo_inst.out_fifo_i_70__2]
set_property LOC SLICE_X169Y335 [get_cells out_fifo_inst.out_fifo_i_71__0]
set_property LOC SLICE_X171Y285 [get_cells out_fifo_inst.out_fifo_i_71__2]
set_property LOC SLICE_X171Y341 [get_cells out_fifo_inst.out_fifo_i_72]
set_property LOC SLICE_X171Y261 [get_cells out_fifo_inst.out_fifo_i_72__1]
set_property LOC SLICE_X171Y343 [get_cells out_fifo_inst.out_fifo_i_74]
set_property LOC SLICE_X169Y335 [get_cells out_fifo_inst.out_fifo_i_74__0]
set_property LOC SLICE_X171Y285 [get_cells out_fifo_inst.out_fifo_i_74__1]
set_property LOC SLICE_X171Y343 [get_cells out_fifo_inst.out_fifo_i_75]
set_property LOC SLICE_X169Y334 [get_cells out_fifo_inst.out_fifo_i_75__0]
set_property LOC SLICE_X171Y283 [get_cells out_fifo_inst.out_fifo_i_75__1]
set_property LOC SLICE_X167Y338 [get_cells out_fifo_inst.out_fifo_i_76]
set_property LOC SLICE_X170Y336 [get_cells out_fifo_inst.out_fifo_i_76__0]
set_property LOC SLICE_X169Y342 [get_cells out_fifo_inst.out_fifo_i_77]
set_property LOC SLICE_X171Y343 [get_cells out_fifo_inst.out_fifo_i_78]
set_property LOC SLICE_X170Y336 [get_cells out_fifo_inst.out_fifo_i_78__0]
set_property LOC SLICE_X168Y284 [get_cells out_fifo_inst.out_fifo_i_78__1]
set_property LOC SLICE_X167Y339 [get_cells out_fifo_inst.out_fifo_i_79]
set_property LOC SLICE_X169Y335 [get_cells out_fifo_inst.out_fifo_i_79__0]
set_property LOC SLICE_X167Y281 [get_cells out_fifo_inst.out_fifo_i_7__2]
set_property LOC SLICE_X168Y284 [get_cells out_fifo_inst.out_fifo_i_80]
set_property LOC SLICE_X170Y327 [get_cells out_fifo_inst.out_fifo_i_8__0]
set_property LOC SLICE_X168Y255 [get_cells out_fifo_inst.out_fifo_i_9__1]
set_property LOC SLICE_X170Y286 [get_cells {pc_cmd[2]_i_1}]
set_property LOC SLICE_X171Y286 [get_cells {pc_cmd[2]_i_2}]
set_property LOC SLICE_X171Y286 [get_cells {pc_command_offset[4]_i_1}]
set_property LOC SLICE_X171Y286 [get_cells {pc_data_offset[5]_i_1}]
set_property LOC SLICE_X165Y259 [get_cells {phy_init_r[12]_i_1}]
set_property LOC SLICE_X167Y260 [get_cells {phy_init_r[13]_i_1}]
set_property LOC SLICE_X165Y260 [get_cells {phy_init_r[14]_i_2}]
set_property LOC SLICE_X170Y274 [get_cells {phy_init_r[14]_i_3}]
set_property LOC SLICE_X165Y260 [get_cells {phy_init_r[14]_i_4}]
set_property LOC SLICE_X167Y259 [get_cells {phy_init_r[3]_i_1}]
set_property LOC SLICE_X167Y259 [get_cells {phy_init_r[7]_i_1}]
set_property LOC SLICE_X171Y231 [get_cells {pi_counter_read_val[0]_i_1}]
set_property LOC SLICE_X171Y231 [get_cells {pi_counter_read_val[1]_i_1}]
set_property LOC SLICE_X171Y231 [get_cells {pi_counter_read_val[2]_i_1}]
set_property LOC SLICE_X171Y232 [get_cells {pi_counter_read_val[3]_i_1}]
set_property LOC SLICE_X171Y232 [get_cells {pi_counter_read_val[4]_i_1}]
set_property LOC SLICE_X170Y270 [get_cells {pi_counter_read_val_r[1]_i_1}]
set_property LOC SLICE_X171Y269 [get_cells {pi_counter_read_val_r[2]_i_1}]
set_property LOC SLICE_X170Y270 [get_cells {pi_counter_read_val_r[3]_i_1}]
set_property LOC SLICE_X169Y270 [get_cells {pi_counter_read_val_r[4]_i_1}]
set_property LOC SLICE_X170Y269 [get_cells {pi_counter_read_val_r[5]_i_1}]
set_property LOC SLICE_X168Y259 [get_cells {pi_edge_adv_wait_cnt[0]_i_1}]
set_property LOC SLICE_X168Y259 [get_cells {pi_edge_adv_wait_cnt[1]_i_1}]
set_property LOC SLICE_X168Y259 [get_cells {pi_edge_adv_wait_cnt[3]_i_2}]
set_property LOC SLICE_X162Y264 [get_cells {pi_step_cnt_r[0]_i_1}]
set_property LOC SLICE_X162Y264 [get_cells {pi_step_cnt_r[0]_i_3}]
set_property LOC SLICE_X162Y264 [get_cells {pi_step_cnt_r[0]_i_4}]
set_property LOC SLICE_X159Y264 [get_cells {pi_step_cnt_r[1]_i_1}]
set_property LOC SLICE_X159Y264 [get_cells {pi_step_cnt_r[1]_i_2}]
set_property LOC SLICE_X160Y264 [get_cells {pi_step_cnt_r[1]_i_3}]
set_property LOC SLICE_X160Y264 [get_cells {pi_step_cnt_r[1]_i_4}]
set_property LOC SLICE_X159Y264 [get_cells {pi_step_cnt_r[2]_i_1}]
set_property LOC SLICE_X159Y263 [get_cells {pi_step_cnt_r[2]_i_3}]
set_property LOC SLICE_X162Y263 [get_cells {pi_step_cnt_r[3]_i_1}]
set_property LOC SLICE_X162Y263 [get_cells {pi_step_cnt_r[3]_i_4}]
set_property LOC SLICE_X163Y264 [get_cells {pi_step_cnt_r[3]_i_6}]
set_property LOC SLICE_X157Y264 [get_cells {pi_step_cnt_r[4]_i_1}]
set_property LOC SLICE_X158Y264 [get_cells {pi_step_cnt_r[4]_i_2}]
set_property LOC SLICE_X157Y264 [get_cells {pi_step_cnt_r[4]_i_3}]
set_property LOC SLICE_X155Y262 [get_cells {pi_step_cnt_r[5]_i_1}]
set_property LOC SLICE_X158Y265 [get_cells {pi_step_cnt_r[5]_i_2}]
set_property LOC SLICE_X156Y262 [get_cells {pi_step_cnt_r[5]_i_3}]
set_property LOC SLICE_X158Y264 [get_cells {pi_step_cnt_r[5]_i_4}]
set_property LOC SLICE_X158Y265 [get_cells {pi_step_cnt_r[5]_i_5}]
set_property LOC SLICE_X158Y265 [get_cells {pi_step_cnt_r[5]_i_6}]
set_property LOC SLICE_X160Y264 [get_cells {pi_step_r[0]_i_1}]
set_property LOC SLICE_X161Y264 [get_cells {pi_step_r[1]_i_1}]
set_property LOC SLICE_X160Y263 [get_cells {pi_step_r[2]_i_1}]
set_property LOC SLICE_X160Y265 [get_cells {pi_step_r[2]_i_2}]
set_property LOC SLICE_X161Y263 [get_cells {pi_step_r[3]_i_1}]
set_property LOC SLICE_X161Y265 [get_cells {pi_step_r[3]_i_2}]
set_property LOC SLICE_X159Y265 [get_cells {pi_step_r[4]_i_1}]
set_property LOC SLICE_X160Y265 [get_cells {pi_step_r[5]_i_1}]
set_property LOC SLICE_X159Y265 [get_cells {pi_step_r[5]_i_2}]
set_property LOC SLICE_X160Y265 [get_cells {pi_step_r[5]_i_4}]
set_property LOC SLICE_X165Y264 [get_cells {pi_step_r[5]_i_5}]
set_property LOC SLICE_X156Y263 [get_cells {pi_wait_r[0]_i_1}]
set_property LOC SLICE_X159Y261 [get_cells {pi_wait_r[1]_i_1}]
set_property LOC SLICE_X156Y263 [get_cells {pi_wait_r[2]_i_1}]
set_property LOC SLICE_X156Y263 [get_cells {pi_wait_r[2]_i_2}]
set_property LOC SLICE_X155Y263 [get_cells {pi_wait_r[2]_i_3}]
set_property LOC SLICE_X155Y262 [get_cells {pi_wait_r[3]_i_2}]
set_property LOC SLICE_X159Y261 [get_cells {pi_wait_r[3]_i_3}]
set_property LOC SLICE_X155Y262 [get_cells {pi_wait_r[3]_i_4}]
set_property LOC SLICE_X158Y262 [get_cells {pi_wait_r[3]_i_5}]
set_property LOC SLICE_X158Y264 [get_cells {pi_wait_r[3]_i_8}]
set_property LOC SLICE_X161Y330 [get_cells {pipe_data_in[10]_i_1}]
set_property LOC SLICE_X169Y328 [get_cells {pipe_data_in[11]_i_1}]
set_property LOC SLICE_X161Y330 [get_cells {pipe_data_in[12]_i_1}]
set_property LOC SLICE_X168Y327 [get_cells {pipe_data_in[14]_i_1}]
set_property LOC SLICE_X169Y330 [get_cells {pipe_data_in[16]_i_1}]
set_property LOC SLICE_X161Y330 [get_cells {pipe_data_in[20]_i_1}]
set_property LOC SLICE_X168Y332 [get_cells {pipe_data_in[22]_i_1}]
set_property LOC SLICE_X168Y332 [get_cells {pipe_data_in[24]_i_1}]
set_property LOC SLICE_X168Y332 [get_cells {pipe_data_in[26]_i_1}]
set_property LOC SLICE_X161Y331 [get_cells {pipe_data_in[29]_i_1}]
set_property LOC SLICE_X166Y325 [get_cells {pipe_data_in[36]_i_1}]
set_property LOC SLICE_X166Y325 [get_cells {pipe_data_in[38]_i_1}]
set_property LOC SLICE_X166Y331 [get_cells {pipe_data_in[41]_i_12}]
set_property LOC SLICE_X166Y331 [get_cells {pipe_data_in[41]_i_13}]
set_property LOC SLICE_X166Y331 [get_cells {pipe_data_in[41]_i_14}]
set_property LOC SLICE_X166Y330 [get_cells {pipe_data_in[41]_i_22}]
set_property LOC SLICE_X166Y330 [get_cells {pipe_data_in[41]_i_23}]
set_property LOC SLICE_X166Y330 [get_cells {pipe_data_in[41]_i_24}]
set_property LOC SLICE_X166Y329 [get_cells {pipe_data_in[41]_i_32}]
set_property LOC SLICE_X166Y329 [get_cells {pipe_data_in[41]_i_33}]
set_property LOC SLICE_X166Y329 [get_cells {pipe_data_in[41]_i_34}]
set_property LOC SLICE_X166Y328 [get_cells {pipe_data_in[41]_i_42}]
set_property LOC SLICE_X166Y328 [get_cells {pipe_data_in[41]_i_43}]
set_property LOC SLICE_X166Y328 [get_cells {pipe_data_in[41]_i_44}]
set_property LOC SLICE_X166Y332 [get_cells {pipe_data_in[41]_i_6}]
set_property LOC SLICE_X166Y326 [get_cells {pipe_data_in[41]_i_61}]
set_property LOC SLICE_X167Y327 [get_cells {pipe_data_in[41]_i_66}]
set_property LOC SLICE_X166Y332 [get_cells {pipe_data_in[41]_i_7}]
set_property LOC SLICE_X166Y332 [get_cells {pipe_data_in[41]_i_8}]
set_property LOC SLICE_X169Y327 [get_cells {pipe_data_in[6]_i_1}]
set_property LOC SLICE_X169Y327 [get_cells {pipe_data_in[7]_i_1}]
set_property LOC SLICE_X167Y269 [get_cells po_adj_done_r_i_1]
set_property LOC SLICE_X168Y270 [get_cells po_cnt_dec_i_1]
set_property LOC SLICE_X168Y268 [get_cells po_cnt_dec_i_2]
set_property LOC SLICE_X171Y293 [get_cells po_coarse_enable_w_i_1]
set_property LOC SLICE_X171Y267 [get_cells po_coarse_enable_w_i_1__0]
set_property LOC SLICE_X170Y275 [get_cells po_coarse_enable_w_i_1__1]
set_property LOC SLICE_X170Y296 [get_cells po_coarse_enable_w_i_1__2]
set_property LOC SLICE_X170Y296 [get_cells po_coarse_inc_w_i_1]
set_property LOC SLICE_X171Y293 [get_cells po_coarse_inc_w_i_1__0]
set_property LOC SLICE_X170Y267 [get_cells po_coarse_inc_w_i_1__1]
set_property LOC SLICE_X170Y275 [get_cells po_coarse_inc_w_i_1__2]
set_property LOC SLICE_X170Y295 [get_cells po_coarse_skew_delay_en_i_1]
set_property LOC SLICE_X170Y292 [get_cells po_coarse_skew_delay_en_i_1__0]
set_property LOC SLICE_X169Y268 [get_cells po_coarse_skew_delay_en_i_1__1]
set_property LOC SLICE_X168Y274 [get_cells po_coarse_skew_delay_en_i_1__2]
set_property LOC SLICE_X171Y270 [get_cells {po_counter_read_val[0]_i_1}]
set_property LOC SLICE_X171Y325 [get_cells {po_counter_read_val[0]_i_1__0}]
set_property LOC SLICE_X170Y270 [get_cells {po_counter_read_val[1]_i_1}]
set_property LOC SLICE_X170Y325 [get_cells {po_counter_read_val[1]_i_1__0}]
set_property LOC SLICE_X171Y270 [get_cells {po_counter_read_val[2]_i_1}]
set_property LOC SLICE_X171Y325 [get_cells {po_counter_read_val[2]_i_1__0}]
set_property LOC SLICE_X171Y270 [get_cells {po_counter_read_val[3]_i_1}]
set_property LOC SLICE_X170Y325 [get_cells {po_counter_read_val[3]_i_1__0}]
set_property LOC SLICE_X171Y326 [get_cells {po_counter_read_val[4]_i_1__0}]
set_property LOC SLICE_X171Y325 [get_cells {po_counter_read_val[5]_i_1__0}]
set_property LOC SLICE_X169Y273 [get_cells {po_counter_read_val[6]_i_1}]
set_property LOC SLICE_X171Y326 [get_cells {po_counter_read_val[6]_i_1__0}]
set_property LOC SLICE_X171Y272 [get_cells {po_counter_read_val[7]_i_1}]
set_property LOC SLICE_X171Y326 [get_cells {po_counter_read_val[7]_i_1__0}]
set_property LOC SLICE_X171Y272 [get_cells {po_counter_read_val[8]_i_1}]
set_property LOC SLICE_X168Y271 [get_cells po_dec_done_i_1]
set_property LOC SLICE_X168Y272 [get_cells po_dec_done_i_2]
set_property LOC SLICE_X168Y272 [get_cells po_dec_done_i_3]
set_property LOC SLICE_X169Y272 [get_cells po_delay_done_i_1__0]
set_property LOC SLICE_X170Y273 [get_cells po_delay_done_i_1__1]
set_property LOC SLICE_X170Y293 [get_cells po_delay_done_i_1__2]
set_property LOC SLICE_X170Y268 [get_cells po_delay_done_i_1__3]
set_property LOC SLICE_X168Y275 [get_cells po_delay_done_i_1__4]
set_property LOC SLICE_X170Y273 [get_cells po_delay_done_i_2__1]
set_property LOC SLICE_X165Y272 [get_cells po_en_r_i_1]
set_property LOC SLICE_X166Y270 [get_cells po_en_r_i_10]
set_property LOC SLICE_X166Y271 [get_cells po_en_r_i_11]
set_property LOC SLICE_X166Y271 [get_cells po_en_r_i_12]
set_property LOC SLICE_X167Y270 [get_cells po_en_r_i_14]
set_property LOC SLICE_X166Y270 [get_cells po_en_r_i_17]
set_property LOC SLICE_X167Y271 [get_cells po_en_r_i_18]
set_property LOC SLICE_X167Y271 [get_cells po_en_r_i_19]
set_property LOC SLICE_X166Y269 [get_cells po_en_r_i_20]
set_property LOC SLICE_X166Y270 [get_cells po_en_r_i_22]
set_property LOC SLICE_X160Y272 [get_cells po_en_r_i_3]
set_property LOC SLICE_X165Y272 [get_cells po_en_r_i_4]
set_property LOC SLICE_X163Y272 [get_cells po_en_r_i_5]
set_property LOC SLICE_X166Y272 [get_cells po_en_r_i_6]
set_property LOC SLICE_X166Y271 [get_cells po_en_r_i_9]
set_property LOC SLICE_X169Y267 [get_cells po_fine_skew_delay_en_i_1__1]
set_property LOC SLICE_X171Y265 [get_cells po_fine_skew_delay_en_i_2__0]
set_property LOC SLICE_X170Y276 [get_cells po_fine_skew_delay_en_i_2__1]
set_property LOC SLICE_X168Y268 [get_cells {po_gap_enforcer[1]_i_1}]
set_property LOC SLICE_X168Y268 [get_cells {po_gap_enforcer[2]_i_1}]
set_property LOC SLICE_X169Y269 [get_cells {po_gap_enforcer[3]_i_1}]
set_property LOC SLICE_X168Y271 [get_cells {po_rdval_cnt[1]_i_2}]
set_property LOC SLICE_X169Y270 [get_cells {po_rdval_cnt[2]_i_1}]
set_property LOC SLICE_X169Y271 [get_cells {po_rdval_cnt[3]_i_1}]
set_property LOC SLICE_X169Y271 [get_cells {po_rdval_cnt[3]_i_2}]
set_property LOC SLICE_X169Y271 [get_cells {po_rdval_cnt[4]_i_1}]
set_property LOC SLICE_X168Y271 [get_cells {po_rdval_cnt[4]_i_2}]
set_property LOC SLICE_X170Y271 [get_cells {po_rdval_cnt[5]_i_1}]
set_property LOC SLICE_X170Y271 [get_cells {po_rdval_cnt[6]_i_1}]
set_property LOC SLICE_X170Y271 [get_cells {po_rdval_cnt[7]_i_1}]
set_property LOC SLICE_X169Y270 [get_cells {po_rdval_cnt[7]_i_2}]
set_property LOC SLICE_X171Y271 [get_cells {po_rdval_cnt[8]_i_2}]
set_property LOC SLICE_X171Y271 [get_cells {po_rdval_cnt[8]_i_4}]
set_property LOC SLICE_X171Y271 [get_cells {po_rdval_cnt[8]_i_6}]
set_property LOC SLICE_X167Y269 [get_cells po_setup_r_i_1]
set_property LOC SLICE_X168Y269 [get_cells po_su_rdy_r_i_2]
set_property LOC SLICE_X169Y269 [get_cells po_su_rdy_r_i_3]
set_property LOC SLICE_X167Y269 [get_cells {po_wait_r[0]_i_1}]
set_property LOC SLICE_X167Y270 [get_cells {po_wait_r[1]_i_1}]
set_property LOC SLICE_X165Y271 [get_cells {po_wait_r[1]_i_2}]
set_property LOC SLICE_X162Y271 [get_cells {po_wait_r[1]_i_3}]
set_property LOC SLICE_X168Y270 [get_cells {po_wait_r[2]_i_1}]
set_property LOC SLICE_X168Y270 [get_cells {po_wait_r[3]_i_1}]
set_property LOC SLICE_X167Y270 [get_cells {po_wait_r[3]_i_2}]
set_property LOC SLICE_X158Y274 [get_cells poc_backup_ns0_carry__0_i_2]
set_property LOC SLICE_X157Y274 [get_cells poc_backup_ns0_carry__0_i_3]
set_property LOC SLICE_X159Y273 [get_cells poc_backup_ns0_carry_i_1]
set_property LOC SLICE_X159Y274 [get_cells poc_backup_ns0_carry_i_10]
set_property LOC SLICE_X159Y273 [get_cells poc_backup_ns0_carry_i_12]
set_property LOC SLICE_X158Y273 [get_cells poc_backup_ns0_carry_i_6]
set_property LOC SLICE_X158Y273 [get_cells poc_backup_ns0_carry_i_7]
set_property LOC SLICE_X158Y273 [get_cells poc_backup_ns0_carry_i_8]
set_property LOC SLICE_X159Y275 [get_cells poc_backup_ns0_carry_i_9]
set_property LOC SLICE_X161Y272 [get_cells poc_backup_r_i_1]
set_property LOC SLICE_X160Y273 [get_cells poc_backup_r_i_1__0]
set_property LOC SLICE_X168Y277 [get_cells poc_sample_pd_r_i_1]
set_property LOC SLICE_X161Y318 [get_cells prefetch_i_1]
set_property LOC SLICE_X168Y261 [get_cells prev_match_r_i_2]
set_property LOC SLICE_X169Y324 [get_cells push_cmd_r_i_1]
set_property LOC SLICE_X169Y276 [get_cells {qcntr_r[0]_i_1}]
set_property LOC SLICE_X169Y276 [get_cells {qcntr_r[2]_i_1}]
set_property LOC SLICE_X168Y276 [get_cells {qcntr_r[6]_i_1}]
set_property LOC SLICE_X168Y276 [get_cells {qcntr_r[8]_i_2}]
set_property LOC SLICE_X169Y276 [get_cells {qcntr_r[8]_i_3}]
set_property LOC SLICE_X166Y322 [get_cells qdr_rd_cmd_o_i_1]
set_property LOC SLICE_X164Y332 [get_cells qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_]
set_property LOC SLICE_X164Y332 [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1}]
set_property LOC SLICE_X169Y331 [get_cells qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_]
set_property LOC SLICE_X169Y272 [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1}]
set_property LOC SLICE_X170Y293 [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1__0}]
set_property LOC SLICE_X169Y272 [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1}]
set_property LOC SLICE_X170Y293 [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1__0}]
set_property LOC SLICE_X171Y274 [get_cells {qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[0]_i_1}]
set_property LOC SLICE_X170Y273 [get_cells {qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[1]_i_1}]
set_property LOC SLICE_X168Y256 [get_cells qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_]
set_property LOC SLICE_X169Y256 [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1}]
set_property LOC SLICE_X168Y256 [get_cells qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_]
set_property LOC SLICE_X170Y268 [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[1]_i_1}]
set_property LOC SLICE_X170Y268 [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[2]_i_1}]
set_property LOC SLICE_X164Y284 [get_cells qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_]
set_property LOC SLICE_X165Y284 [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1}]
set_property LOC SLICE_X167Y284 [get_cells qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_]
set_property LOC SLICE_X168Y275 [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1}]
set_property LOC SLICE_X168Y275 [get_cells {qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1}]
set_property LOC SLICE_X166Y320 [get_cells {rd_data_counts_asked[0]_i_1}]
set_property LOC SLICE_X167Y319 [get_cells {rd_data_counts_asked[2]_i_1}]
set_property LOC SLICE_X164Y319 [get_cells {rd_data_counts_asked[4]_i_1}]
set_property LOC SLICE_X167Y319 [get_cells {rd_data_counts_asked[5]_i_1}]
set_property LOC SLICE_X164Y319 [get_cells {rd_data_counts_asked[6]_i_2}]
set_property LOC SLICE_X168Y240 [get_cells {rd_data_lane_r[0]_i_1}]
set_property LOC SLICE_X167Y240 [get_cells {rd_data_lane_r[10]_i_1}]
set_property LOC SLICE_X168Y238 [get_cells {rd_data_lane_r[11]_i_1}]
set_property LOC SLICE_X166Y239 [get_cells {rd_data_lane_r[12]_i_1}]
set_property LOC SLICE_X168Y239 [get_cells {rd_data_lane_r[13]_i_1}]
set_property LOC SLICE_X168Y239 [get_cells {rd_data_lane_r[14]_i_1}]
set_property LOC SLICE_X168Y238 [get_cells {rd_data_lane_r[15]_i_1}]
set_property LOC SLICE_X171Y239 [get_cells {rd_data_lane_r[17]_i_1}]
set_property LOC SLICE_X164Y240 [get_cells {rd_data_lane_r[18]_i_1}]
set_property LOC SLICE_X164Y240 [get_cells {rd_data_lane_r[19]_i_1}]
set_property LOC SLICE_X168Y240 [get_cells {rd_data_lane_r[1]_i_1}]
set_property LOC SLICE_X165Y238 [get_cells {rd_data_lane_r[20]_i_1}]
set_property LOC SLICE_X166Y239 [get_cells {rd_data_lane_r[22]_i_1}]
set_property LOC SLICE_X165Y239 [get_cells {rd_data_lane_r[24]_i_1}]
set_property LOC SLICE_X165Y239 [get_cells {rd_data_lane_r[25]_i_1}]
set_property LOC SLICE_X165Y239 [get_cells {rd_data_lane_r[26]_i_1}]
set_property LOC SLICE_X164Y239 [get_cells {rd_data_lane_r[27]_i_1}]
set_property LOC SLICE_X164Y239 [get_cells {rd_data_lane_r[28]_i_1}]
set_property LOC SLICE_X168Y240 [get_cells {rd_data_lane_r[2]_i_1}]
set_property LOC SLICE_X164Y239 [get_cells {rd_data_lane_r[31]_i_1}]
set_property LOC SLICE_X165Y240 [get_cells {rd_data_lane_r[35]_i_1}]
set_property LOC SLICE_X169Y240 [get_cells {rd_data_lane_r[3]_i_1}]
set_property LOC SLICE_X169Y240 [get_cells {rd_data_lane_r[4]_i_1}]
set_property LOC SLICE_X170Y240 [get_cells {rd_data_lane_r[5]_i_1}]
set_property LOC SLICE_X170Y240 [get_cells {rd_data_lane_r[7]_i_1}]
set_property LOC SLICE_X170Y240 [get_cells {rd_data_lane_r[8]_i_1}]
set_property LOC SLICE_X167Y240 [get_cells {rd_data_lane_r[9]_i_1}]
set_property LOC SLICE_X164Y318 [get_cells {rd_data_received_counts[0]_i_1}]
set_property LOC SLICE_X164Y318 [get_cells {rd_data_received_counts[2]_i_1}]
set_property LOC SLICE_X164Y318 [get_cells {rd_data_received_counts[4]_i_1}]
set_property LOC SLICE_X167Y318 [get_cells {rd_data_received_counts[5]_i_1}]
set_property LOC SLICE_X161Y318 [get_cells rd_en_r_i_1]
set_property LOC SLICE_X171Y337 [get_cells {rd_ptr[0]_i_1}]
set_property LOC SLICE_X167Y234 [get_cells {rd_ptr[0]_i_1__0}]
set_property LOC SLICE_X169Y244 [get_cells {rd_ptr[0]_i_1__1}]
set_property LOC SLICE_X161Y320 [get_cells {rd_ptr[0]_i_1__5}]
set_property LOC SLICE_X164Y337 [get_cells {rd_ptr[1]_i_1}]
set_property LOC SLICE_X168Y328 [get_cells {rd_ptr[1]_i_1__2}]
set_property LOC SLICE_X171Y258 [get_cells {rd_ptr[1]_i_1__3}]
set_property LOC SLICE_X165Y284 [get_cells {rd_ptr[1]_i_1__4}]
set_property LOC SLICE_X161Y320 [get_cells {rd_ptr[1]_i_1__5}]
set_property LOC SLICE_X161Y320 [get_cells {rd_ptr[3]_i_1}]
set_property LOC SLICE_X163Y244 [get_cells {rd_r_ptr_rep[0]_i_1}]
set_property LOC SLICE_X164Y244 [get_cells {rd_r_ptr_rep[0]_i_1__0}]
set_property LOC SLICE_X167Y239 [get_cells {rd_r_ptr_rep[0]_i_2}]
set_property LOC SLICE_X163Y243 [get_cells {rd_r_ptr_rep[0]_i_2__0}]
set_property LOC SLICE_X167Y239 [get_cells {rd_r_ptr_rep[2]_i_1}]
set_property LOC SLICE_X163Y243 [get_cells {rd_r_ptr_rep[2]_i_1__0}]
set_property LOC SLICE_X167Y325 [get_cells rdcmd_in_progress_i_1]
set_property LOC SLICE_X166Y323 [get_cells rdcmd_in_progress_i_2]
set_property LOC SLICE_X156Y262 [get_cells rdlvl_pi_en_stg2_f_r_i_1]
set_property LOC SLICE_X156Y261 [get_cells rdlvl_pi_en_stg2_f_r_i_3]
set_property LOC SLICE_X156Y261 [get_cells rdlvl_pi_en_stg2_f_r_i_4]
set_property LOC SLICE_X162Y261 [get_cells rdlvl_pi_stg2_f_incdec_r_i_2]
set_property LOC SLICE_X164Y264 [get_cells rdlvl_stg1_done_r_i_1]
set_property LOC SLICE_X162Y261 [get_cells rdlvl_stg1_done_r_i_2]
set_property LOC SLICE_X166Y261 [get_cells rdlvl_stg1_start_r_i_1]
set_property LOC SLICE_X164Y262 [get_cells {rdlvl_work_lane_r[0]_i_1}]
set_property LOC SLICE_X166Y264 [get_cells {rdlvl_work_lane_r[1]_i_2}]
set_property LOC SLICE_X168Y323 [get_cells rdp_valid_o_i_1]
set_property LOC SLICE_X165Y265 [get_cells {right_r[0]_i_1}]
set_property LOC SLICE_X164Y265 [get_cells {right_r[1]_i_1}]
set_property LOC SLICE_X161Y264 [get_cells {right_r[1]_i_2}]
set_property LOC SLICE_X164Y265 [get_cells {right_r[2]_i_1}]
set_property LOC SLICE_X163Y264 [get_cells {right_r[2]_i_2}]
set_property LOC SLICE_X164Y265 [get_cells {right_r[3]_i_1}]
set_property LOC SLICE_X165Y265 [get_cells {right_r[4]_i_1}]
set_property LOC SLICE_X164Y264 [get_cells {right_r[4]_i_2}]
set_property LOC SLICE_X169Y265 [get_cells {right_r[5]_i_2}]
set_property LOC SLICE_X159Y276 [get_cells {rise_lead_r[7]_i_1}]
set_property LOC SLICE_X159Y276 [get_cells {rise_lead_r[7]_i_1__0}]
set_property LOC SLICE_X163Y275 [get_cells {rise_trail_r[1]_i_1}]
set_property LOC SLICE_X163Y275 [get_cells {rise_trail_r[3]_i_1}]
set_property LOC SLICE_X162Y276 [get_cells {rise_trail_r[3]_i_4}]
set_property LOC SLICE_X162Y276 [get_cells {rise_trail_r[3]_i_5}]
set_property LOC SLICE_X162Y276 [get_cells {rise_trail_r[3]_i_6}]
set_property LOC SLICE_X164Y277 [get_cells {rise_trail_r[6]_i_1}]
set_property LOC SLICE_X164Y274 [get_cells {rise_trail_r[7]_i_1}]
set_property LOC SLICE_X159Y276 [get_cells {rise_trail_r[7]_i_1__0}]
set_property LOC SLICE_X164Y277 [get_cells {rise_trail_r[7]_i_2}]
set_property LOC SLICE_X165Y276 [get_cells {rise_trail_r[7]_i_3}]
set_property LOC SLICE_X162Y277 [get_cells {rise_trail_r[7]_i_6}]
set_property LOC SLICE_X162Y277 [get_cells {rise_trail_r[7]_i_7}]
set_property LOC SLICE_X162Y277 [get_cells {rise_trail_r[7]_i_8}]
set_property LOC SLICE_X171Y300 [get_cells {rst_phaser_ref_sync_r[12]_i_1}]
set_property LOC SLICE_X170Y250 [get_cells {rst_ref_sync_r[0][14]_i_1}]
set_property LOC SLICE_X164Y268 [get_cells rst_stg1_r_i_1]
set_property LOC SLICE_X171Y300 [get_cells {rstdiv2_sync_r[11]_i_1}]
set_property LOC SLICE_X167Y274 [get_cells run_polarity_held_r_i_1]
set_property LOC SLICE_X163Y274 [get_cells run_polarity_r_i_1]
set_property LOC SLICE_X160Y274 [get_cells {run_r[0]_i_1}]
set_property LOC SLICE_X165Y276 [get_cells {run_r[2]_i_1}]
set_property LOC SLICE_X165Y277 [get_cells {run_r[4]_i_1}]
set_property LOC SLICE_X165Y277 [get_cells {run_r[6]_i_1}]
set_property LOC SLICE_X165Y277 [get_cells {run_r[6]_i_2}]
set_property LOC SLICE_X164Y274 [get_cells {run_r[7]_i_1}]
set_property LOC SLICE_X164Y274 [get_cells {run_r[7]_i_2}]
set_property LOC SLICE_X165Y274 [get_cells run_too_small_r_i_1]
set_property LOC SLICE_X165Y274 [get_cells run_too_small_r_i_2]
set_property LOC SLICE_X157Y263 [get_cells {samp_cnt_r[0]_i_1}]
set_property LOC SLICE_X157Y263 [get_cells {samp_cnt_r[0]_i_2}]
set_property LOC SLICE_X157Y262 [get_cells {samp_cnt_r[1]_i_1}]
set_property LOC SLICE_X157Y262 [get_cells {samp_cnt_r[1]_i_2}]
set_property LOC SLICE_X157Y261 [get_cells {samp_cnt_r[2]_i_1}]
set_property LOC SLICE_X157Y261 [get_cells {samp_cnt_r[2]_i_2}]
set_property LOC SLICE_X156Y261 [get_cells {samp_cnt_r[3]_i_1}]
set_property LOC SLICE_X158Y261 [get_cells {samp_cnt_r[4]_i_1}]
set_property LOC SLICE_X157Y260 [get_cells {samp_cnt_r[4]_i_3}]
set_property LOC SLICE_X157Y263 [get_cells {samp_cnt_r[5]_i_2}]
set_property LOC SLICE_X168Y279 [get_cells {samp_cntr_r[0]_i_1}]
set_property LOC SLICE_X163Y281 [get_cells {samp_cntr_r[11]_i_1}]
set_property LOC SLICE_X168Y279 [get_cells {samp_cntr_r[11]_i_2}]
set_property LOC SLICE_X166Y277 [get_cells {samp_cntr_r[1]_i_1}]
set_property LOC SLICE_X168Y278 [get_cells {samp_cntr_r[2]_i_1}]
set_property LOC SLICE_X168Y278 [get_cells {samp_cntr_r[4]_i_1}]
set_property LOC SLICE_X163Y279 [get_cells {samp_cntr_r[5]_i_1}]
set_property LOC SLICE_X168Y279 [get_cells {samp_cntr_r[6]_i_1}]
set_property LOC SLICE_X166Y277 [get_cells {samp_cntr_r[7]_i_1}]
set_property LOC SLICE_X168Y280 [get_cells {samp_cntr_r[9]_i_1}]
set_property LOC SLICE_X168Y261 [get_cells samp_result_r_i_1]
set_property LOC SLICE_X169Y261 [get_cells samp_result_r_i_2]
set_property LOC SLICE_X163Y282 [get_cells {samp_wait_r[0]_i_1}]
set_property LOC SLICE_X162Y283 [get_cells {samp_wait_r[1]_i_1}]
set_property LOC SLICE_X162Y283 [get_cells {samp_wait_r[3]_i_1}]
set_property LOC SLICE_X162Y282 [get_cells {samp_wait_r[4]_i_1}]
set_property LOC SLICE_X162Y282 [get_cells {samp_wait_r[5]_i_1}]
set_property LOC SLICE_X162Y281 [get_cells {samp_wait_r[6]_i_1}]
set_property LOC SLICE_X162Y281 [get_cells {samp_wait_r[7]_i_1}]
set_property LOC SLICE_X162Y282 [get_cells {samp_wait_r[7]_i_3}]
set_property LOC SLICE_X168Y278 [get_cells {samps_hi_r[0]_i_1}]
set_property LOC SLICE_X167Y279 [get_cells samps_lo_carry__0_i_2]
set_property LOC SLICE_X167Y279 [get_cells samps_lo_carry__0_i_3]
set_property LOC SLICE_X167Y279 [get_cells samps_lo_carry__0_i_4]
set_property LOC SLICE_X167Y280 [get_cells samps_lo_carry__1_i_1]
set_property LOC SLICE_X167Y280 [get_cells samps_lo_carry__1_i_3]
set_property LOC SLICE_X167Y278 [get_cells samps_lo_carry_i_3]
set_property LOC SLICE_X167Y278 [get_cells samps_lo_carry_i_4]
set_property LOC SLICE_X167Y278 [get_cells samps_lo_carry_i_5]
set_property LOC SLICE_X169Y254 [get_cells {samps_match_r[0]_i_1}]
set_property LOC SLICE_X169Y254 [get_cells {samps_match_r[1]_i_1}]
set_property LOC SLICE_X169Y261 [get_cells {samps_match_r[2]_i_1}]
set_property LOC SLICE_X169Y261 [get_cells {samps_match_r[4]_i_1}]
set_property LOC SLICE_X168Y261 [get_cells {samps_match_r[5]_i_2}]
set_property LOC SLICE_X157Y261 [get_cells {samps_match_r[5]_i_4}]
set_property LOC SLICE_X166Y279 [get_cells samps_one_r0_carry__0_i_1]
set_property LOC SLICE_X166Y279 [get_cells samps_one_r0_carry__0_i_2]
set_property LOC SLICE_X166Y279 [get_cells samps_one_r0_carry__0_i_3]
set_property LOC SLICE_X166Y278 [get_cells samps_one_r0_carry_i_4]
set_property LOC SLICE_X166Y278 [get_cells samps_one_r0_carry_i_5]
set_property LOC SLICE_X166Y278 [get_cells samps_one_r0_carry_i_6]
set_property LOC SLICE_X162Y279 [get_cells samps_zero_r0_carry__0_i_1]
set_property LOC SLICE_X162Y279 [get_cells samps_zero_r0_carry__0_i_2]
set_property LOC SLICE_X162Y279 [get_cells samps_zero_r0_carry__0_i_3]
set_property LOC SLICE_X162Y278 [get_cells samps_zero_r0_carry_i_4]
set_property LOC SLICE_X162Y278 [get_cells samps_zero_r0_carry_i_5]
set_property LOC SLICE_X162Y278 [get_cells samps_zero_r0_carry_i_6]
set_property LOC SLICE_X169Y326 [get_cells {seq_addr_gen.addr_counts[10]_i_1}]
set_property LOC SLICE_X169Y326 [get_cells {seq_addr_gen.addr_counts[11]_i_1}]
set_property LOC SLICE_X162Y331 [get_cells {seq_addr_gen.addr_counts[12]_i_1}]
set_property LOC SLICE_X161Y329 [get_cells {seq_addr_gen.addr_counts[16]_i_1}]
set_property LOC SLICE_X161Y329 [get_cells {seq_addr_gen.addr_counts[17]_i_1}]
set_property LOC SLICE_X161Y328 [get_cells {seq_addr_gen.addr_counts[18]_i_1}]
set_property LOC SLICE_X161Y329 [get_cells {seq_addr_gen.addr_counts[19]_i_1}]
set_property LOC SLICE_X160Y330 [get_cells {seq_addr_gen.addr_counts[22]_i_1}]
set_property LOC SLICE_X162Y331 [get_cells {seq_addr_gen.addr_counts[29]_i_1}]
set_property LOC SLICE_X162Y331 [get_cells {seq_addr_gen.addr_counts[30]_i_1}]
set_property LOC SLICE_X159Y328 [get_cells {seq_addr_gen.addr_counts[31]_i_1}]
set_property LOC SLICE_X165Y329 [get_cells {seq_addr_gen.addr_counts[31]_i_10}]
set_property LOC SLICE_X165Y329 [get_cells {seq_addr_gen.addr_counts[31]_i_11}]
set_property LOC SLICE_X165Y329 [get_cells {seq_addr_gen.addr_counts[31]_i_12}]
set_property LOC SLICE_X165Y328 [get_cells {seq_addr_gen.addr_counts[31]_i_19}]
set_property LOC SLICE_X165Y328 [get_cells {seq_addr_gen.addr_counts[31]_i_20}]
set_property LOC SLICE_X165Y328 [get_cells {seq_addr_gen.addr_counts[31]_i_21}]
set_property LOC SLICE_X165Y327 [get_cells {seq_addr_gen.addr_counts[31]_i_26}]
set_property LOC SLICE_X165Y327 [get_cells {seq_addr_gen.addr_counts[31]_i_27}]
set_property LOC SLICE_X165Y327 [get_cells {seq_addr_gen.addr_counts[31]_i_28}]
set_property LOC SLICE_X165Y325 [get_cells {seq_addr_gen.addr_counts[6]_i_1}]
set_property LOC SLICE_X165Y325 [get_cells {seq_addr_gen.addr_counts[8]_i_1}]
set_property LOC SLICE_X164Y325 [get_cells {seq_addr_gen.addr_counts_next_r[8]_i_4}]
set_property LOC SLICE_X164Y325 [get_cells {seq_addr_gen.addr_counts_next_r[8]_i_5}]
set_property LOC SLICE_X161Y327 [get_cells seq_addr_gen.cmd_clk_en_r_i_1]
set_property LOC SLICE_X159Y332 [get_cells seq_addr_gen.first_mode_load_pulse_r1_i_1]
set_property LOC SLICE_X158Y332 [get_cells seq_addr_gen.first_mode_load_pulse_set_i_1]
set_property LOC SLICE_X159Y328 [get_cells seq_addr_gen.mem_init_done_i_1]
set_property LOC SLICE_X165Y264 [get_cells {seq_sm_r[0]_i_1}]
set_property LOC SLICE_X165Y263 [get_cells {seq_sm_r[1]_i_1}]
set_property LOC SLICE_X167Y262 [get_cells {seq_sm_r[1]_i_3}]
set_property LOC SLICE_X165Y263 [get_cells {seq_sm_r[1]_i_4}]
set_property LOC SLICE_X165Y263 [get_cells {seq_sm_r[1]_i_5}]
set_property LOC SLICE_X165Y262 [get_cells {simp_min_eye_r[0]_i_1}]
set_property LOC SLICE_X164Y263 [get_cells {simp_min_eye_r[0]_i_2}]
set_property LOC SLICE_X164Y263 [get_cells {simp_min_eye_r[1]_i_1}]
set_property LOC SLICE_X164Y263 [get_cells {simp_min_eye_r[1]_i_4}]
set_property LOC SLICE_X166Y263 [get_cells {simp_min_eye_r[1]_i_5}]
set_property LOC SLICE_X162Y260 [get_cells {sm_cntr_r[0]_i_1}]
set_property LOC SLICE_X162Y260 [get_cells {sm_cntr_r[1]_i_1}]
set_property LOC SLICE_X164Y261 [get_cells {sm_cntr_r[2]_i_1}]
set_property LOC SLICE_X164Y261 [get_cells {sm_cntr_r[3]_i_1}]
set_property LOC SLICE_X163Y259 [get_cells {sm_cntr_r[3]_i_2}]
set_property LOC SLICE_X162Y260 [get_cells {sm_cntr_r[3]_i_3}]
set_property LOC SLICE_X164Y262 [get_cells {sm_cntr_r[3]_i_5}]
set_property LOC SLICE_X162Y259 [get_cells {sm_cntr_r[4]_i_1}]
set_property LOC SLICE_X164Y261 [get_cells {sm_cntr_r[4]_i_2}]
set_property LOC SLICE_X162Y259 [get_cells {sm_cntr_r[4]_i_3}]
set_property LOC SLICE_X163Y259 [get_cells {sm_cntr_r[4]_i_4}]
set_property LOC SLICE_X164Y260 [get_cells {sm_cntr_r[4]_i_5}]
set_property LOC SLICE_X163Y260 [get_cells {sm_cntr_r[5]_i_1}]
set_property LOC SLICE_X164Y260 [get_cells {sm_cntr_r[5]_i_2}]
set_property LOC SLICE_X163Y260 [get_cells {sm_cntr_r[6]_i_1}]
set_property LOC SLICE_X163Y260 [get_cells {sm_cntr_r[8]_i_2}]
set_property LOC SLICE_X165Y261 [get_cells {sm_cntr_r[8]_i_3}]
set_property LOC SLICE_X163Y259 [get_cells {sm_cntr_r[8]_i_4}]
set_property LOC SLICE_X169Y279 [get_cells sm_ns0_carry_i_2]
set_property LOC SLICE_X169Y279 [get_cells sm_ns0_carry_i_3]
set_property LOC SLICE_X169Y279 [get_cells sm_ns0_carry_i_4]
set_property LOC SLICE_X163Y281 [get_cells {sm_r[0]_i_2}]
set_property LOC SLICE_X164Y289 [get_cells {sm_r[1]_i_1}]
set_property LOC SLICE_X163Y262 [get_cells {sm_wait_r[0]_i_1}]
set_property LOC SLICE_X163Y262 [get_cells {sm_wait_r[0]_i_2}]
set_property LOC SLICE_X163Y262 [get_cells {sm_wait_r[0]_i_3}]
set_property LOC SLICE_X162Y262 [get_cells {sm_wait_r[1]_i_1}]
set_property LOC SLICE_X162Y262 [get_cells {sm_wait_r[1]_i_3}]
set_property LOC SLICE_X163Y263 [get_cells {sm_wait_r[1]_i_6}]
set_property LOC SLICE_X164Y262 [get_cells {sm_wait_r[1]_i_7}]
set_property LOC SLICE_X161Y261 [get_cells {sm_wait_r[2]_i_1}]
set_property LOC SLICE_X160Y261 [get_cells {sm_wait_r[2]_i_2}]
set_property LOC SLICE_X161Y261 [get_cells {sm_wait_r[2]_i_3}]
set_property LOC SLICE_X162Y262 [get_cells {sm_wait_r[2]_i_4}]
set_property LOC SLICE_X161Y262 [get_cells {sm_wait_r[3]_i_1}]
set_property LOC SLICE_X161Y262 [get_cells {sm_wait_r[3]_i_2}]
set_property LOC SLICE_X161Y262 [get_cells {sm_wait_r[3]_i_3}]
set_property LOC SLICE_X160Y262 [get_cells {sm_wait_r[4]_i_1}]
set_property LOC SLICE_X162Y261 [get_cells {sm_wait_r[4]_i_10}]
set_property LOC SLICE_X161Y261 [get_cells {sm_wait_r[4]_i_2}]
set_property LOC SLICE_X160Y261 [get_cells {sm_wait_r[4]_i_3}]
set_property LOC SLICE_X163Y261 [get_cells {sm_wait_r[4]_i_5}]
set_property LOC SLICE_X165Y262 [get_cells {sm_wait_r[4]_i_7}]
set_property LOC SLICE_X160Y262 [get_cells {sm_wait_r[4]_i_8}]
set_property LOC SLICE_X162Y271 [get_cells solid_valid_r_i_1]
set_property LOC SLICE_X162Y272 [get_cells solid_valid_r_i_3]
set_property LOC SLICE_X164Y245 [get_cells {start_cnt[0]_i_1}]
set_property LOC SLICE_X164Y245 [get_cells {start_cnt[1]_i_1}]
set_property LOC SLICE_X164Y245 [get_cells {start_cnt[3]_i_1}]
set_property LOC SLICE_X159Y262 [get_cells stg2_2_zero_r_i_2]
set_property LOC SLICE_X167Y271 [get_cells {stg3_0_r[5]_i_1}]
set_property LOC SLICE_X168Y269 [get_cells {stg3_1_r[5]_i_1}]
set_property LOC SLICE_X163Y272 [get_cells stg3_r_i_1]
set_property LOC SLICE_X160Y270 [get_cells stg3_r_i_2]
set_property LOC SLICE_X160Y270 [get_cells stg3_r_i_3]
set_property LOC SLICE_X162Y272 [get_cells stg3_r_i_4]
set_property LOC SLICE_X160Y274 [get_cells {tap_r[0]_i_1}]
set_property LOC SLICE_X160Y274 [get_cells {tap_r[2]_i_1}]
set_property LOC SLICE_X160Y275 [get_cells {tap_r[4]_i_1}]
set_property LOC SLICE_X160Y275 [get_cells {tap_r[4]_i_2}]
set_property LOC SLICE_X160Y275 [get_cells {tap_r[4]_i_3}]
set_property LOC SLICE_X159Y275 [get_cells {tap_r[5]_i_1}]
set_property LOC SLICE_X168Y274 [get_cells {tap_r[7]_i_1}]
set_property LOC SLICE_X165Y275 [get_cells trailing_edge1_carry_i_6]
set_property LOC SLICE_X165Y275 [get_cells trailing_edge1_carry_i_7]
set_property LOC SLICE_X165Y275 [get_cells trailing_edge1_carry_i_8]
set_property LOC SLICE_X169Y252 [get_cells u_dll_off_n_obuf_i_1]
set_property LOC SLICE_X171Y301 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/PHY_CONTROL_INST.phy_control_i_i_1]
set_property LOC SLICE_X159Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_3]
set_property LOC SLICE_X159Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_4]
set_property LOC SLICE_X159Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_5]
set_property LOC SLICE_X159Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__1_i_1]
set_property LOC SLICE_X159Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_2]
set_property LOC SLICE_X159Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_3]
set_property LOC SLICE_X160Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_2]
set_property LOC SLICE_X160Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_3]
set_property LOC SLICE_X160Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_4]
set_property LOC SLICE_X160Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_2]
set_property LOC SLICE_X160Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_3]
set_property LOC SLICE_X163Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_3]
set_property LOC SLICE_X163Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_4]
set_property LOC SLICE_X163Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_5]
set_property LOC SLICE_X163Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__1_i_1]
set_property LOC SLICE_X163Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_2]
set_property LOC SLICE_X163Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_3]
set_property LOC SLICE_X161Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_2]
set_property LOC SLICE_X161Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_3]
set_property LOC SLICE_X161Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_4]
set_property LOC SLICE_X161Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_2]
set_property LOC SLICE_X161Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_3]
set_property LOC SLICE_X156Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_3]
set_property LOC SLICE_X158Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry__0_i_2]
set_property LOC SLICE_X158Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_6]
set_property LOC SLICE_X158Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_7]
set_property LOC SLICE_X158Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_8]
set_property LOC SLICE_X159Y281 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_4]
set_property LOC SLICE_X160Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_6]
set_property LOC SLICE_X160Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_7]
set_property LOC SLICE_X160Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_8]
set_property LOC SLICE_X162Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_4]
set_property LOC SLICE_X160Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_6]
set_property LOC SLICE_X160Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_7]
set_property LOC SLICE_X160Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_8]
set_property LOC SLICE_X165Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r[3]_i_6}]
set_property LOC SLICE_X165Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___0]
set_property LOC SLICE_X164Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___3]
set_property LOC SLICE_X164Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___4]
set_property LOC SLICE_X171Y300 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_TOP_AND]
set_property LOC SLICE_X168Y325 [get_cells wrcmd_in_progress_i_1]
set_property LOC SLICE_X158Y270 [get_cells {wrcal_byte_sel_r[0]_i_5}]
set_property LOC SLICE_X158Y270 [get_cells {wrcal_byte_sel_r[0]_i_4}]
set_property LOC SLICE_X158Y270 [get_cells {wrcal_byte_sel_r[0]_i_2}]
set_property LOC SLICE_X157Y270 [get_cells {wrcal_byte_sel_r[0]_i_1}]
set_property LOC SLICE_X165Y271 [get_cells wrcal_adj_done_r_i_4]
set_property LOC SLICE_X164Y273 [get_cells wrcal_adj_done_r_i_2]
set_property LOC SLICE_X164Y271 [get_cells wrcal_adj_done_r_i_1]
set_property LOC SLICE_X160Y321 [get_cells {wr_ptr[3]_i_1__0}]
set_property LOC SLICE_X169Y257 [get_cells {wr_ptr[2]_i_2__1}]
set_property LOC SLICE_X164Y336 [get_cells {wr_ptr[2]_i_2}]
set_property LOC SLICE_X159Y321 [get_cells {wr_ptr[2]_i_1__4}]
set_property LOC SLICE_X165Y242 [get_cells {wr_ptr[2]_i_1__3}]
set_property LOC SLICE_X164Y285 [get_cells {wr_ptr[2]_i_1__2}]
set_property LOC SLICE_X169Y257 [get_cells {wr_ptr[2]_i_1__1}]
set_property LOC SLICE_X164Y336 [get_cells {wr_ptr[2]_i_1}]
set_property LOC SLICE_X159Y321 [get_cells {wr_ptr[1]_i_1__6}]
set_property LOC SLICE_X168Y243 [get_cells {wr_ptr[1]_i_1__1}]
set_property LOC SLICE_X167Y235 [get_cells {wr_ptr[1]_i_1__0}]
set_property LOC SLICE_X159Y321 [get_cells {wr_ptr[0]_i_1__6}]
set_property LOC SLICE_X164Y242 [get_cells {wr_ptr[0]_i_1__5}]
set_property LOC SLICE_X165Y284 [get_cells {wr_ptr[0]_i_1__4}]
set_property LOC SLICE_X169Y256 [get_cells {wr_ptr[0]_i_1__3}]
set_property LOC SLICE_X169Y332 [get_cells {wr_ptr[0]_i_1__2}]
set_property LOC SLICE_X167Y235 [get_cells {wr_ptr[0]_i_1__0}]
set_property LOC SLICE_X164Y337 [get_cells {wr_ptr[0]_i_1}]
set_property LOC SLICE_X169Y325 [get_cells wr_in_progress_i_1]
set_property LOC SLICE_X159Y325 [get_cells {wr_data_gen/user_burst_cnt[10]_i_1}]
set_property LOC SLICE_X169Y325 [get_cells wdp_valid_o_i_1]
set_property LOC SLICE_X167Y322 [get_cells wait_done_i_1]
set_property LOC SLICE_X169Y274 [get_cells {wait_cnt[3]_i_1__4}]
set_property LOC SLICE_X171Y272 [get_cells {wait_cnt[3]_i_1__3}]
set_property LOC SLICE_X169Y275 [get_cells {wait_cnt[3]_i_1__2}]
set_property LOC SLICE_X169Y267 [get_cells {wait_cnt[3]_i_1__1}]
set_property LOC SLICE_X170Y294 [get_cells {wait_cnt[3]_i_1__0}]
set_property LOC SLICE_X169Y296 [get_cells {wait_cnt[3]_i_1}]
set_property LOC SLICE_X169Y274 [get_cells {wait_cnt[2]_i_1__1}]
set_property LOC SLICE_X170Y272 [get_cells {wait_cnt[2]_i_1__0}]
set_property LOC SLICE_X167Y322 [get_cells {wait_cnt[1]_i_1__5}]
set_property LOC SLICE_X169Y275 [get_cells {wait_cnt[1]_i_1__4}]
set_property LOC SLICE_X169Y267 [get_cells {wait_cnt[1]_i_1__3}]
set_property LOC SLICE_X170Y294 [get_cells {wait_cnt[1]_i_1__2}]
set_property LOC SLICE_X169Y296 [get_cells {wait_cnt[1]_i_1}]
set_property LOC SLICE_X167Y321 [get_cells {wait_cnt[0]_i_1__5}]
set_property LOC SLICE_X169Y275 [get_cells {wait_cnt[0]_i_1__4}]
set_property LOC SLICE_X169Y269 [get_cells {wait_cnt[0]_i_1__3}]
set_property LOC SLICE_X170Y294 [get_cells {wait_cnt[0]_i_1__2}]
set_property LOC SLICE_X169Y274 [get_cells {wait_cnt[0]_i_1__1}]
set_property LOC SLICE_X170Y272 [get_cells {wait_cnt[0]_i_1__0}]
set_property LOC SLICE_X169Y296 [get_cells {wait_cnt[0]_i_1}]
set_property LOC SLICE_X167Y249 [get_cells {valid_latency[3]_i_1}]
set_property LOC SLICE_X167Y249 [get_cells {valid_latency[1]_i_1}]
set_property LOC SLICE_X167Y249 [get_cells {valid_latency[0]_i_1}]
set_property LOC SLICE_X158Y317 [get_cells {user_burst_cnt[9]_i_5}]
set_property LOC SLICE_X159Y319 [get_cells {user_burst_cnt[9]_i_4}]
set_property LOC SLICE_X159Y317 [get_cells {user_burst_cnt[9]_i_3}]
set_property LOC SLICE_X160Y325 [get_cells {user_burst_cnt[9]_i_2__0}]
set_property LOC SLICE_X161Y318 [get_cells {user_burst_cnt[9]_i_2}]
set_property LOC SLICE_X160Y325 [get_cells {user_burst_cnt[9]_i_1__0}]
set_property LOC SLICE_X159Y326 [get_cells {user_burst_cnt[8]_i_2}]
set_property LOC SLICE_X159Y327 [get_cells {user_burst_cnt[8]_i_1__0}]
set_property LOC SLICE_X171Y344 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.LUT1_tri]
set_property LOC SLICE_X159Y317 [get_cells {user_burst_cnt[8]_i_1}]
set_property LOC SLICE_X158Y317 [get_cells {user_burst_cnt[7]_i_2}]
set_property LOC SLICE_X158Y326 [get_cells {user_burst_cnt[7]_i_1__0}]
set_property LOC SLICE_X158Y318 [get_cells {user_burst_cnt[7]_i_1}]
set_property LOC SLICE_X159Y327 [get_cells {user_burst_cnt[6]_i_1__0}]
set_property LOC SLICE_X158Y318 [get_cells {user_burst_cnt[6]_i_1}]
set_property LOC SLICE_X159Y327 [get_cells {user_burst_cnt[5]_i_3}]
set_property LOC SLICE_X158Y326 [get_cells {user_burst_cnt[5]_i_2__0}]
set_property LOC SLICE_X158Y327 [get_cells {user_burst_cnt[5]_i_1__0}]
set_property LOC SLICE_X158Y319 [get_cells {user_burst_cnt[5]_i_1}]
set_property LOC SLICE_X158Y327 [get_cells {user_burst_cnt[4]_i_1__0}]
set_property LOC SLICE_X159Y319 [get_cells {user_burst_cnt[4]_i_1}]
set_property LOC SLICE_X158Y325 [get_cells {user_burst_cnt[3]_i_1__0}]
set_property LOC SLICE_X159Y319 [get_cells {user_burst_cnt[3]_i_1}]
set_property LOC SLICE_X158Y325 [get_cells {user_burst_cnt[2]_i_1__0}]
set_property LOC SLICE_X158Y319 [get_cells {user_burst_cnt[2]_i_1}]
set_property LOC SLICE_X158Y326 [get_cells {user_burst_cnt[1]_i_2}]
set_property LOC SLICE_X160Y326 [get_cells {user_burst_cnt[1]_i_1__0}]
set_property LOC SLICE_X158Y319 [get_cells {user_burst_cnt[1]_i_1}]
set_property LOC SLICE_X159Y326 [get_cells {user_burst_cnt[10]_i_3}]
set_property LOC SLICE_X159Y325 [get_cells {user_burst_cnt[10]_i_2__0}]
set_property LOC SLICE_X159Y317 [get_cells {user_burst_cnt[10]_i_2}]
set_property LOC SLICE_X158Y317 [get_cells {user_burst_cnt[10]_i_1}]
set_property LOC SLICE_X160Y325 [get_cells {user_burst_cnt[0]_i_1__0}]
set_property LOC SLICE_X159Y318 [get_cells {user_burst_cnt[0]_i_1}]
set_property LOC SLICE_X164Y324 [get_cells upper_end_matched_i_1]
set_property LOC SLICE_X163Y246 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1}]
set_property LOC SLICE_X166Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1}]
set_property LOC SLICE_X164Y247 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1}]
set_property LOC SLICE_X166Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].lat_adj_done[1]_i_1}]
set_property LOC SLICE_X169Y264 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/hyst_warmup_r_i_1]
set_property LOC SLICE_X167Y252 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[0].phase_bslip_vld_chk[0]_i_1}]
set_property LOC SLICE_X168Y258 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_edge_adv_i_1]
set_property LOC SLICE_X169Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_lane_r[0]_i_1}]
set_property LOC SLICE_X167Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/prev_match_r_i_1]
set_property LOC SLICE_X167Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/rdlvl_pi_stg2_f_incdec_r_i_1]
set_property LOC SLICE_X160Y262 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/stg2_2_zero_r_i_1]
set_property LOC SLICE_X164Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_1}]
set_property LOC SLICE_X164Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_10}]
set_property LOC SLICE_X164Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_12}]
set_property LOC SLICE_X164Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_13}]
set_property LOC SLICE_X162Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_14}]
set_property LOC SLICE_X163Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_15}]
set_property LOC SLICE_X164Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_16}]
set_property LOC SLICE_X164Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_17}]
set_property LOC SLICE_X164Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_2}]
set_property LOC SLICE_X164Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_21}]
set_property LOC SLICE_X164Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_22}]
set_property LOC SLICE_X164Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_23}]
set_property LOC SLICE_X165Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_24}]
set_property LOC SLICE_X164Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_25}]
set_property LOC SLICE_X164Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_26}]
set_property LOC SLICE_X164Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_3}]
set_property LOC SLICE_X164Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_30}]
set_property LOC SLICE_X163Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_33}]
set_property LOC SLICE_X163Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_34}]
set_property LOC SLICE_X165Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_37}]
set_property LOC SLICE_X165Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_38}]
set_property LOC SLICE_X165Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_39}]
set_property LOC SLICE_X165Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_41}]
set_property LOC SLICE_X165Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_42}]
set_property LOC SLICE_X165Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_43}]
set_property LOC SLICE_X166Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_47}]
set_property LOC SLICE_X166Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_48}]
set_property LOC SLICE_X166Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_49}]
set_property LOC SLICE_X162Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_5}]
set_property LOC SLICE_X160Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_10}]
set_property LOC SLICE_X160Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_11}]
set_property LOC SLICE_X160Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_12}]
set_property LOC SLICE_X161Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_13}]
set_property LOC SLICE_X157Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_14}]
set_property LOC SLICE_X163Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_15}]
set_property LOC SLICE_X157Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_17}]
set_property LOC SLICE_X157Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_18}]
set_property LOC SLICE_X161Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_2}]
set_property LOC SLICE_X157Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_20}]
set_property LOC SLICE_X157Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_21}]
set_property LOC SLICE_X156Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_22}]
set_property LOC SLICE_X158Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_25}]
set_property LOC SLICE_X159Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_26}]
set_property LOC SLICE_X157Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_28}]
set_property LOC SLICE_X161Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_3}]
set_property LOC SLICE_X157Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_30}]
set_property LOC SLICE_X162Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_34}]
set_property LOC SLICE_X162Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_35}]
set_property LOC SLICE_X162Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_36}]
set_property LOC SLICE_X160Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_38}]
set_property LOC SLICE_X160Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_39}]
set_property LOC SLICE_X160Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_40}]
set_property LOC SLICE_X163Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_7}]
set_property LOC SLICE_X159Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_8}]
set_property LOC SLICE_X165Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_9}]
set_property LOC SLICE_X165Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_1}]
set_property LOC SLICE_X165Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_11}]
set_property LOC SLICE_X165Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_12}]
set_property LOC SLICE_X165Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_13}]
set_property LOC SLICE_X159Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_14}]
set_property LOC SLICE_X166Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_16}]
set_property LOC SLICE_X166Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_17}]
set_property LOC SLICE_X166Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_18}]
set_property LOC SLICE_X161Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_19}]
set_property LOC SLICE_X159Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20}]
set_property LOC SLICE_X166Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_21}]
set_property LOC SLICE_X166Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_22}]
set_property LOC SLICE_X165Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_24}]
set_property LOC SLICE_X159Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_25}]
set_property LOC SLICE_X166Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_27}]
set_property LOC SLICE_X166Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_28}]
set_property LOC SLICE_X167Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_29}]
set_property LOC SLICE_X167Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_32}]
set_property LOC SLICE_X167Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_33}]
set_property LOC SLICE_X166Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_35}]
set_property LOC SLICE_X167Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_38}]
set_property LOC SLICE_X165Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_5}]
set_property LOC SLICE_X165Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_6}]
set_property LOC SLICE_X158Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_10}]
set_property LOC SLICE_X156Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_11}]
set_property LOC SLICE_X156Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_13}]
set_property LOC SLICE_X156Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_14}]
set_property LOC SLICE_X157Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_16}]
set_property LOC SLICE_X163Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_18}]
set_property LOC SLICE_X158Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_19}]
set_property LOC SLICE_X159Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_2}]
set_property LOC SLICE_X156Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_22}]
set_property LOC SLICE_X158Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_24}]
set_property LOC SLICE_X158Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_25}]
set_property LOC SLICE_X158Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_26}]
set_property LOC SLICE_X162Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_27}]
set_property LOC SLICE_X159Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_28}]
set_property LOC SLICE_X159Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_3}]
set_property LOC SLICE_X160Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_1}]
set_property LOC SLICE_X158Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_10}]
set_property LOC SLICE_X158Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_11}]
set_property LOC SLICE_X160Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_12}]
set_property LOC SLICE_X161Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_14}]
set_property LOC SLICE_X156Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_16}]
set_property LOC SLICE_X158Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_17}]
set_property LOC SLICE_X159Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_2}]
set_property LOC SLICE_X160Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_3}]
set_property LOC SLICE_X159Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_4}]
set_property LOC SLICE_X157Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_6}]
set_property LOC SLICE_X160Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_7}]
set_property LOC SLICE_X161Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_8}]
set_property LOC SLICE_X157Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_9}]
set_property LOC SLICE_X160Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_1}]
set_property LOC SLICE_X157Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_10}]
set_property LOC SLICE_X156Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_11}]
set_property LOC SLICE_X160Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_3}]
set_property LOC SLICE_X159Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_4}]
set_property LOC SLICE_X157Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_5}]
set_property LOC SLICE_X161Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6}]
set_property LOC SLICE_X159Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_9}]
set_property LOC SLICE_X167Y258 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_gate]
set_property LOC SLICE_X162Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_1}]
set_property LOC SLICE_X162Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_2}]
set_property LOC SLICE_X166Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_1}]
set_property LOC SLICE_X167Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_2}]
set_property LOC SLICE_X163Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_1}]
set_property LOC SLICE_X160Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_2}]
set_property LOC SLICE_X163Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_1}]
set_property LOC SLICE_X163Y237 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_2}]
set_property LOC SLICE_X166Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst}]
set_property LOC SLICE_X166Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst}]
set_property LOC SLICE_X158Y279 [get_cells {u_poc_meta/center_diff_r[0]_i_1}]
set_property LOC SLICE_X158Y279 [get_cells {u_poc_meta/center_diff_r[2]_i_1}]
set_property LOC SLICE_X159Y282 [get_cells {u_poc_meta/center_diff_r[4]_i_1}]
set_property LOC SLICE_X161Y281 [get_cells {u_poc_meta/center_diff_r[5]_i_1}]
set_property LOC SLICE_X157Y276 [get_cells {u_poc_meta/diff_r[0]_i_1}]
set_property LOC SLICE_X157Y276 [get_cells {u_poc_meta/diff_r[1]_i_1}]
set_property LOC SLICE_X157Y277 [get_cells {u_poc_meta/diff_r[4]_i_1}]
set_property LOC SLICE_X157Y277 [get_cells {u_poc_meta/diff_r[5]_i_1}]
set_property LOC SLICE_X157Y277 [get_cells {u_poc_meta/diff_r[7]_i_1}]
set_property LOC SLICE_X163Y274 [get_cells {u_poc_meta/edge_diff_r[0]_i_1}]
set_property LOC SLICE_X163Y274 [get_cells {u_poc_meta/edge_diff_r[2]_i_1}]
set_property LOC SLICE_X163Y275 [get_cells {u_poc_meta/edge_diff_r[6]_i_1}]
set_property LOC SLICE_X167Y274 [get_cells {u_poc_meta/run_ends_r[0]_i_1}]
set_property LOC SLICE_X167Y274 [get_cells {u_poc_meta/run_ends_r[1]_i_1}]
set_property LOC SLICE_X168Y281 [get_cells {u_poc_tap_base/sm_r[0]_i_1}]
set_property LOC SLICE_X166Y262 [get_cells u_qdr_phy_wr_control/p_1_out]
set_property LOC SLICE_X167Y294 [get_cells u_qdr_phy_wr_control/p_1_out_inferred__0/i_]
set_property LOC SLICE_X165Y333 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[10]_i_1}]
set_property LOC SLICE_X162Y333 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[12]_i_1}]
set_property LOC SLICE_X165Y333 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[14]_i_1}]
set_property LOC SLICE_X168Y334 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[16]_i_1}]
set_property LOC SLICE_X162Y336 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[1]_i_1}]
set_property LOC SLICE_X168Y337 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[3]_i_1}]
set_property LOC SLICE_X168Y335 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[5]_i_1}]
set_property LOC SLICE_X167Y337 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[7]_i_1}]
set_property LOC SLICE_X168Y335 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[0]_i_1}]
set_property LOC SLICE_X169Y329 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[1]_i_1}]
set_property LOC SLICE_X169Y337 [get_cells {u_qdr_phy_wr_data/mux_data_rise0_r[1]_i_1}]
set_property LOC SLICE_X169Y337 [get_cells {u_qdr_phy_wr_data/mux_data_rise0_r[3]_i_1}]
set_property LOC SLICE_X164Y334 [get_cells {u_qdr_phy_wr_data/mux_data_rise0_r[5]_i_1}]
set_property LOC SLICE_X165Y335 [get_cells {u_qdr_phy_wr_data/mux_data_rise0_r[7]_i_1}]
set_property LOC SLICE_X170Y286 [get_cells u_qdr_rld_phy_cntrl_init//i_]
set_property LOC SLICE_X170Y286 [get_cells u_qdr_rld_phy_cntrl_init/__0/i_]
set_property LOC SLICE_X169Y286 [get_cells u_qdr_rld_phy_cntrl_init/__4/i_]
set_property LOC SLICE_X169Y286 [get_cells u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_i_1]
set_property LOC SLICE_X169Y287 [get_cells u_qdr_rld_phy_cntrl_init/of_data_wr_en_i_1]
set_property LOC SLICE_X171Y306 [get_cells {u_qdr_rld_phy_cntrl_init/pc_seq[0]_i_1}]
set_property LOC SLICE_X158Y332 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1]
set_property LOC SLICE_X158Y330 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1__0]
set_property LOC SLICE_X161Y325 [get_cells AC1_G_E1_i_3]
set_property LOC SLICE_X161Y325 [get_cells AC1_G_E1_i_4]
set_property LOC SLICE_X171Y329 [get_cells {ADDRESS_PATTERN.acounts[0]_i_3}]
set_property LOC SLICE_X170Y267 [get_cells C_po_fine_enable_i_1]
set_property LOC SLICE_X170Y267 [get_cells C_po_sel_fine_oclk_delay_i_1]
set_property LOC SLICE_X169Y260 [get_cells D_pi_counter_read_en_i_1]
set_property LOC SLICE_X171Y260 [get_cells D_pi_edge_adv_i_1]
set_property LOC SLICE_X170Y261 [get_cells D_pi_fine_enable_i_1]
set_property LOC SLICE_X170Y261 [get_cells D_pi_fine_inc_i_1]
set_property LOC SLICE_X171Y269 [get_cells D_po_fine_enable_i_1]
set_property LOC SLICE_X171Y269 [get_cells D_po_sel_fine_oclk_delay_i_1]
set_property LOC SLICE_X159Y263 [get_cells {FSM_sequential_sm_r[2]_i_2}]
set_property LOC SLICE_X163Y263 [get_cells {FSM_sequential_sm_r[2]_i_5}]
set_property LOC SLICE_X160Y270 [get_cells {FSM_sequential_sm_r[3]_i_8}]
set_property LOC SLICE_X166Y325 [get_cells {INC_COUNTS_V.INC_COUNTS[6]_i_1}]
set_property LOC SLICE_X168Y326 [get_cells {addr_out[15]_i_1}]
set_property LOC SLICE_X169Y325 [get_cells {addr_out[16]_i_1}]
set_property LOC SLICE_X163Y328 [get_cells {addr_out[18]_i_1}]
set_property LOC SLICE_X167Y326 [get_cells {addr_out[19]_i_1}]
set_property LOC SLICE_X163Y328 [get_cells {addr_out[20]_i_1}]
set_property LOC SLICE_X162Y330 [get_cells {addr_out[21]_i_1}]
set_property LOC SLICE_X159Y330 [get_cells {addr_out[22]_i_1}]
set_property LOC SLICE_X163Y328 [get_cells {addr_out[23]_i_1}]
set_property LOC SLICE_X162Y330 [get_cells {addr_out[24]_i_1}]
set_property LOC SLICE_X161Y331 [get_cells {addr_out[5]_i_1}]
set_property LOC SLICE_X167Y326 [get_cells {addr_out[6]_i_1}]
set_property LOC SLICE_X167Y326 [get_cells {addr_out[7]_i_1}]
set_property LOC SLICE_X162Y330 [get_cells {addr_out[8]_i_1}]
set_property LOC SLICE_X162Y330 [get_cells {addr_out[9]_i_1}]
set_property LOC SLICE_X168Y322 [get_cells {addr_r[19]_i_4}]
set_property LOC SLICE_X168Y316 [get_cells {addr_reg[2]_i_1}]
set_property LOC SLICE_X171Y316 [get_cells {addr_reg[4]_i_1}]
set_property LOC SLICE_X168Y248 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2}]
set_property LOC SLICE_X169Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2}]
set_property LOC SLICE_X171Y262 [get_cells {byte_cnt[2]_i_1}]
set_property LOC SLICE_X166Y262 [get_cells {byte_sel_cnt[0]_i_2}]
set_property LOC SLICE_X167Y270 [get_cells {calib_sel[1]_i_2}]
set_property LOC SLICE_X171Y265 [get_cells {calib_zero_inputs[0]_i_2}]
set_property LOC SLICE_X167Y323 [get_cells {cmd_counts[3]_i_2}]
set_property LOC SLICE_X167Y323 [get_cells {cmd_counts[7]_i_3}]
set_property LOC SLICE_X168Y323 [get_cells {cmd_o[0]_i_2}]
set_property LOC SLICE_X161Y318 [get_cells cmd_rdy_i_1]
set_property LOC SLICE_X168Y326 [get_cells cmd_startD_i_1]
set_property LOC SLICE_X169Y296 [get_cells {coarse_delay_cnt[2]_i_2}]
set_property LOC SLICE_X170Y294 [get_cells {coarse_delay_cnt[2]_i_2__2}]
set_property LOC SLICE_X169Y267 [get_cells {coarse_delay_cnt[2]_i_2__3}]
set_property LOC SLICE_X169Y275 [get_cells {coarse_delay_cnt[2]_i_2__4}]
set_property LOC SLICE_X169Y272 [get_cells {coarse_delay_cnt[2]_i_3}]
set_property LOC SLICE_X170Y273 [get_cells {coarse_delay_cnt[2]_i_3__0}]
set_property LOC SLICE_X168Y295 [get_cells {cq_cnt_r[1]_i_1}]
set_property LOC SLICE_X168Y293 [get_cells {cq_cnt_r[3]_i_1}]
set_property LOC SLICE_X168Y295 [get_cells {cq_cnt_r[4]_i_1}]
set_property LOC SLICE_X168Y293 [get_cells {cq_cnt_r[6]_i_1}]
set_property LOC SLICE_X168Y294 [get_cells {cq_cnt_r[8]_i_1}]
set_property LOC SLICE_X167Y322 [get_cells {current_state[1]_i_2}]
set_property LOC SLICE_X156Y278 [get_cells diff_ns0_carry__1_i_1]
set_property LOC SLICE_X158Y278 [get_cells diff_ns1_carry__0_i_1]
set_property LOC SLICE_X167Y263 [get_cells {dlyval_r[3]_i_3}]
set_property LOC SLICE_X167Y265 [get_cells {dlyval_r[3]_i_7}]
set_property LOC SLICE_X167Y264 [get_cells {dlyval_r[4]_i_3}]
set_property LOC SLICE_X159Y321 [get_cells empty_i_6]
set_property LOC SLICE_X162Y321 [get_cells empty_i_8]
set_property LOC SLICE_X160Y270 [get_cells {eye_sz_cnt_r[2]_i_2}]
set_property LOC SLICE_X162Y270 [get_cells {eye_sz_cnt_r[2]_i_3}]
set_property LOC SLICE_X163Y271 [get_cells {eye_sz_cnt_r[3]_i_6}]
set_property LOC SLICE_X159Y271 [get_cells {eye_sz_cnt_r[3]_i_7}]
set_property LOC SLICE_X159Y271 [get_cells {eye_sz_cnt_r[4]_i_10}]
set_property LOC SLICE_X162Y272 [get_cells {eye_sz_cnt_r[4]_i_2}]
set_property LOC SLICE_X162Y271 [get_cells {eye_sz_cnt_r[4]_i_5}]
set_property LOC SLICE_X162Y270 [get_cells {eye_sz_cnt_r[6]_i_2}]
set_property LOC SLICE_X160Y270 [get_cells {eye_sz_cnt_r[6]_i_3}]
set_property LOC SLICE_X159Y270 [get_cells {eye_sz_cnt_r[7]_i_13}]
set_property LOC SLICE_X160Y271 [get_cells {eye_sz_cnt_r[7]_i_6}]
set_property LOC SLICE_X166Y262 [get_cells {eye_width_r[3]_i_1}]
set_property LOC SLICE_X166Y263 [get_cells {eye_width_r[5]_i_3}]
set_property LOC SLICE_X165Y262 [get_cells {eye_width_r[5]_i_5}]
set_property LOC SLICE_X166Y263 [get_cells {eye_width_r[5]_i_6}]
set_property LOC SLICE_X168Y296 [get_cells {fine_delay_cnt[2]_i_1}]
set_property LOC SLICE_X167Y273 [get_cells {fine_delay_cnt[2]_i_1__0}]
set_property LOC SLICE_X171Y273 [get_cells {fine_delay_cnt[2]_i_1__1}]
set_property LOC SLICE_X169Y293 [get_cells {fine_delay_cnt[2]_i_1__2}]
set_property LOC SLICE_X171Y266 [get_cells {fine_delay_cnt[2]_i_1__3}]
set_property LOC SLICE_X171Y276 [get_cells {fine_delay_cnt[2]_i_1__4}]
set_property LOC SLICE_X167Y296 [get_cells {fine_delay_cnt[4]_i_1}]
set_property LOC SLICE_X168Y273 [get_cells {fine_delay_cnt[4]_i_1__0}]
set_property LOC SLICE_X171Y273 [get_cells {fine_delay_cnt[4]_i_1__1}]
set_property LOC SLICE_X169Y293 [get_cells {fine_delay_cnt[4]_i_1__2}]
set_property LOC SLICE_X171Y266 [get_cells {fine_delay_cnt[4]_i_1__3}]
set_property LOC SLICE_X171Y276 [get_cells {fine_delay_cnt[4]_i_1__4}]
set_property LOC SLICE_X169Y286 [get_cells first_rising_ps_clk_r_i_1]
set_property LOC SLICE_X160Y332 [get_cells {force_rd_counts[1]_i_1}]
set_property LOC SLICE_X160Y332 [get_cells {force_rd_counts[3]_i_1}]
set_property LOC SLICE_X160Y321 [get_cells full_i_3]
set_property LOC SLICE_X159Y321 [get_cells full_i_4]
set_property LOC SLICE_X161Y321 [get_cells full_i_5]
set_property LOC SLICE_X168Y330 [get_cells gen_addr_larger_i_10]
set_property LOC SLICE_X168Y330 [get_cells gen_addr_larger_i_11]
set_property LOC SLICE_X168Y330 [get_cells gen_addr_larger_i_12]
set_property LOC SLICE_X168Y330 [get_cells gen_addr_larger_i_13]
set_property LOC SLICE_X168Y329 [get_cells gen_addr_larger_i_18]
set_property LOC SLICE_X168Y329 [get_cells gen_addr_larger_i_19]
set_property LOC SLICE_X168Y331 [get_cells gen_addr_larger_i_3]
set_property LOC SLICE_X168Y331 [get_cells gen_addr_larger_i_4]
set_property LOC SLICE_X168Y331 [get_cells gen_addr_larger_i_5]
set_property LOC SLICE_X165Y331 [get_cells gen_bl_larger_i_12]
set_property LOC SLICE_X165Y331 [get_cells gen_bl_larger_i_13]
set_property LOC SLICE_X165Y331 [get_cells gen_bl_larger_i_14]
set_property LOC SLICE_X165Y331 [get_cells gen_bl_larger_i_15]
set_property LOC SLICE_X165Y330 [get_cells gen_bl_larger_i_24]
set_property LOC SLICE_X165Y330 [get_cells gen_bl_larger_i_25]
set_property LOC SLICE_X165Y332 [get_cells gen_bl_larger_i_4]
set_property LOC SLICE_X165Y332 [get_cells gen_bl_larger_i_5]
set_property LOC SLICE_X165Y332 [get_cells gen_bl_larger_i_6]
set_property LOC SLICE_X162Y321 [get_cells gen_v6_cmd_rdy.cmd_rdy_o_i_1]
set_property LOC SLICE_X164Y276 [get_cells i__carry__0_i_1]
set_property LOC SLICE_X167Y259 [get_cells inc_byte_cnt_i_3]
set_property LOC SLICE_X165Y261 [get_cells init_calib_complete_r_i_3]
set_property LOC SLICE_X168Y288 [get_cells {iob_addr_rise1[15]_i_1}]
set_property LOC SLICE_X169Y288 [get_cells {iob_addr_rise1[16]_i_1}]
set_property LOC SLICE_X170Y288 [get_cells {iob_addr_rise1[18]_i_1}]
set_property LOC SLICE_X168Y262 [get_cells {iob_addr_rise1[1]_i_1}]
set_property LOC SLICE_X168Y262 [get_cells {iob_addr_rise1[3]_i_1}]
set_property LOC SLICE_X168Y288 [get_cells {iob_addr_rise1[5]_i_1}]
set_property LOC SLICE_X168Y285 [get_cells {iob_addr_rise1[6]_i_1}]
set_property LOC SLICE_X170Y262 [get_cells {iob_addr_rise1[7]_i_1}]
set_property LOC SLICE_X168Y288 [get_cells {iob_addr_rise1[8]_i_1}]
set_property LOC SLICE_X169Y288 [get_cells {iob_addr_rise1[9]_i_1}]
set_property LOC SLICE_X156Y270 [get_cells {k_left_cnt_r[4]_i_2}]
set_property LOC SLICE_X170Y270 [get_cells {klane_stg3_left_r[1]_i_1}]
set_property LOC SLICE_X171Y269 [get_cells {klane_stg3_left_r[2]_i_1}]
set_property LOC SLICE_X170Y270 [get_cells {klane_stg3_left_r[3]_i_1}]
set_property LOC SLICE_X169Y270 [get_cells {klane_stg3_left_r[4]_i_1}]
set_property LOC SLICE_X170Y269 [get_cells {klane_stg3_left_r[5]_i_2}]
set_property LOC SLICE_X161Y273 [get_cells ktap_at_left_edge_r_i_1]
set_property LOC SLICE_X165Y264 [get_cells {left_r[5]_i_3}]
set_property LOC SLICE_X160Y266 [get_cells {left_slew_r[0]_i_18}]
set_property LOC SLICE_X167Y263 [get_cells {match_out_r[3]_i_2}]
set_property LOC SLICE_X166Y249 [get_cells {max_lat_inst.max_latency[0]_i_1}]
set_property LOC SLICE_X166Y249 [get_cells {max_lat_inst.max_latency[1]_i_1}]
set_property LOC SLICE_X165Y249 [get_cells {max_lat_inst.max_latency[3]_i_1}]
set_property LOC SLICE_X165Y250 [get_cells {max_lat_inst.mem_cntr[2]_i_1}]
set_property LOC SLICE_X165Y250 [get_cells {max_lat_inst.mem_cntr[4]_i_3}]
set_property LOC SLICE_X167Y241 [get_cells {mem_lat_inst[0].fd1_bslip_vld[0]_i_1}]
set_property LOC SLICE_X167Y247 [get_cells {mem_lat_inst[0].latency_cntr[0][4]_i_2}]
set_property LOC SLICE_X167Y247 [get_cells {mem_lat_inst[0].latency_cntr[0][4]_i_3}]
set_property LOC SLICE_X169Y239 [get_cells {mem_lat_inst[1].fd1_bslip_vld[1]_i_1}]
set_property LOC SLICE_X170Y249 [get_cells {mem_lat_inst[1].latency_cntr[1][4]_i_2}]
set_property LOC SLICE_X170Y249 [get_cells {mem_lat_inst[1].latency_cntr[1][4]_i_3}]
set_property LOC SLICE_X163Y325 [get_cells mem_pattern_init_done_o0_carry__0_i_1]
set_property LOC SLICE_X163Y325 [get_cells mem_pattern_init_done_o0_carry__0_i_2]
set_property LOC SLICE_X163Y326 [get_cells mem_pattern_init_done_o0_carry__1_i_1]
set_property LOC SLICE_X163Y326 [get_cells mem_pattern_init_done_o0_carry__1_i_2]
set_property LOC SLICE_X163Y326 [get_cells mem_pattern_init_done_o0_carry__1_i_3]
set_property LOC SLICE_X163Y326 [get_cells mem_pattern_init_done_o0_carry__1_i_4]
set_property LOC SLICE_X163Y327 [get_cells mem_pattern_init_done_o0_carry__2_i_1]
set_property LOC SLICE_X163Y327 [get_cells mem_pattern_init_done_o0_carry__2_i_2]
set_property LOC SLICE_X163Y327 [get_cells mem_pattern_init_done_o0_carry__2_i_3]
set_property LOC SLICE_X163Y327 [get_cells mem_pattern_init_done_o0_carry__2_i_4]
set_property LOC SLICE_X163Y324 [get_cells mem_pattern_init_done_o0_carry_i_1]
set_property LOC SLICE_X163Y324 [get_cells mem_pattern_init_done_o0_carry_i_2]
set_property LOC SLICE_X163Y324 [get_cells mem_pattern_init_done_o0_carry_i_3]
set_property LOC SLICE_X165Y272 [get_cells mmcm_edge_detect_rdy_r_i_1]
set_property LOC SLICE_X164Y334 [get_cells {mux_data_fall0_r[6]_i_1}]
set_property LOC SLICE_X165Y335 [get_cells {mux_data_fall0_r[8]_i_1}]
set_property LOC SLICE_X163Y334 [get_cells {mux_data_fall0_r[9]_i_1}]
set_property LOC SLICE_X165Y337 [get_cells {mux_data_rise1_r[4]_i_1}]
set_property LOC SLICE_X166Y335 [get_cells {mux_data_rise1_r[6]_i_1}]
set_property LOC SLICE_X162Y336 [get_cells {mux_data_rise1_r[8]_i_1}]
set_property LOC SLICE_X168Y235 [get_cells my_empty_i_2]
set_property LOC SLICE_X168Y244 [get_cells my_empty_i_2__0]
set_property LOC SLICE_X170Y262 [get_cells {next_lane_r[1]_i_1}]
set_property LOC SLICE_X167Y339 [get_cells out_fifo_inst.out_fifo_i_10]
set_property LOC SLICE_X169Y255 [get_cells out_fifo_inst.out_fifo_i_10__1]
set_property LOC SLICE_X167Y338 [get_cells out_fifo_inst.out_fifo_i_11]
set_property LOC SLICE_X168Y328 [get_cells out_fifo_inst.out_fifo_i_11__0]
set_property LOC SLICE_X169Y254 [get_cells out_fifo_inst.out_fifo_i_11__1]
set_property LOC SLICE_X171Y338 [get_cells out_fifo_inst.out_fifo_i_12]
set_property LOC SLICE_X171Y327 [get_cells out_fifo_inst.out_fifo_i_12__0]
set_property LOC SLICE_X171Y255 [get_cells out_fifo_inst.out_fifo_i_12__1]
set_property LOC SLICE_X171Y278 [get_cells out_fifo_inst.out_fifo_i_12__2]
set_property LOC SLICE_X171Y338 [get_cells out_fifo_inst.out_fifo_i_13]
set_property LOC SLICE_X169Y328 [get_cells out_fifo_inst.out_fifo_i_13__0]
set_property LOC SLICE_X171Y254 [get_cells out_fifo_inst.out_fifo_i_13__1]
set_property LOC SLICE_X171Y278 [get_cells out_fifo_inst.out_fifo_i_13__2]
set_property LOC SLICE_X171Y338 [get_cells out_fifo_inst.out_fifo_i_14]
set_property LOC SLICE_X171Y327 [get_cells out_fifo_inst.out_fifo_i_14__0]
set_property LOC SLICE_X167Y338 [get_cells out_fifo_inst.out_fifo_i_15]
set_property LOC SLICE_X168Y334 [get_cells out_fifo_inst.out_fifo_i_15__0]
set_property LOC SLICE_X171Y280 [get_cells out_fifo_inst.out_fifo_i_16__0]
set_property LOC SLICE_X171Y256 [get_cells out_fifo_inst.out_fifo_i_16__1]
set_property LOC SLICE_X164Y332 [get_cells out_fifo_inst.out_fifo_i_16__2]
set_property LOC SLICE_X167Y339 [get_cells out_fifo_inst.out_fifo_i_17]
set_property LOC SLICE_X171Y280 [get_cells out_fifo_inst.out_fifo_i_17__1]
set_property LOC SLICE_X171Y254 [get_cells out_fifo_inst.out_fifo_i_17__2]
set_property LOC SLICE_X171Y340 [get_cells out_fifo_inst.out_fifo_i_18]
set_property LOC SLICE_X169Y334 [get_cells out_fifo_inst.out_fifo_i_18__0]
set_property LOC SLICE_X171Y283 [get_cells out_fifo_inst.out_fifo_i_18__2]
set_property LOC SLICE_X171Y339 [get_cells out_fifo_inst.out_fifo_i_19]
set_property LOC SLICE_X169Y333 [get_cells out_fifo_inst.out_fifo_i_19__0]
set_property LOC SLICE_X167Y253 [get_cells out_fifo_inst.out_fifo_i_19__1]
set_property LOC SLICE_X171Y283 [get_cells out_fifo_inst.out_fifo_i_19__2]
set_property LOC SLICE_X167Y337 [get_cells out_fifo_inst.out_fifo_i_2]
set_property LOC SLICE_X171Y339 [get_cells out_fifo_inst.out_fifo_i_20]
set_property LOC SLICE_X171Y327 [get_cells out_fifo_inst.out_fifo_i_20__0]
set_property LOC SLICE_X171Y284 [get_cells out_fifo_inst.out_fifo_i_20__2]
set_property LOC SLICE_X171Y338 [get_cells out_fifo_inst.out_fifo_i_21]
set_property LOC SLICE_X168Y333 [get_cells out_fifo_inst.out_fifo_i_21__0]
set_property LOC SLICE_X168Y333 [get_cells out_fifo_inst.out_fifo_i_22__0]
set_property LOC SLICE_X169Y340 [get_cells out_fifo_inst.out_fifo_i_23]
set_property LOC SLICE_X169Y333 [get_cells out_fifo_inst.out_fifo_i_23__0]
set_property LOC SLICE_X171Y255 [get_cells out_fifo_inst.out_fifo_i_23__1]
set_property LOC SLICE_X169Y328 [get_cells out_fifo_inst.out_fifo_i_24__0]
set_property LOC SLICE_X171Y277 [get_cells out_fifo_inst.out_fifo_i_24__2]
set_property LOC SLICE_X167Y339 [get_cells out_fifo_inst.out_fifo_i_25]
set_property LOC SLICE_X169Y334 [get_cells out_fifo_inst.out_fifo_i_25__0]
set_property LOC SLICE_X167Y254 [get_cells out_fifo_inst.out_fifo_i_25__1]
set_property LOC SLICE_X171Y277 [get_cells out_fifo_inst.out_fifo_i_25__2]
set_property LOC SLICE_X169Y341 [get_cells out_fifo_inst.out_fifo_i_26]
set_property LOC SLICE_X171Y328 [get_cells out_fifo_inst.out_fifo_i_26__0]
set_property LOC SLICE_X171Y254 [get_cells out_fifo_inst.out_fifo_i_26__2]
set_property LOC SLICE_X171Y340 [get_cells out_fifo_inst.out_fifo_i_27]
set_property LOC SLICE_X171Y328 [get_cells out_fifo_inst.out_fifo_i_27__0]
set_property LOC SLICE_X171Y328 [get_cells out_fifo_inst.out_fifo_i_28__0]
set_property LOC SLICE_X171Y256 [get_cells out_fifo_inst.out_fifo_i_28__1]
set_property LOC SLICE_X171Y340 [get_cells out_fifo_inst.out_fifo_i_29]
set_property LOC SLICE_X171Y328 [get_cells out_fifo_inst.out_fifo_i_29__0]
set_property LOC SLICE_X171Y256 [get_cells out_fifo_inst.out_fifo_i_29__1]
set_property LOC SLICE_X171Y281 [get_cells out_fifo_inst.out_fifo_i_29__2]
set_property LOC SLICE_X169Y332 [get_cells out_fifo_inst.out_fifo_i_2__0]
set_property LOC SLICE_X171Y253 [get_cells out_fifo_inst.out_fifo_i_2__1]
set_property LOC SLICE_X167Y337 [get_cells out_fifo_inst.out_fifo_i_3]
set_property LOC SLICE_X167Y341 [get_cells out_fifo_inst.out_fifo_i_30]
set_property LOC SLICE_X167Y340 [get_cells out_fifo_inst.out_fifo_i_31]
set_property LOC SLICE_X169Y329 [get_cells out_fifo_inst.out_fifo_i_31__0]
set_property LOC SLICE_X171Y281 [get_cells out_fifo_inst.out_fifo_i_32__1]
set_property LOC SLICE_X170Y327 [get_cells out_fifo_inst.out_fifo_i_32__2]
set_property LOC SLICE_X171Y340 [get_cells out_fifo_inst.out_fifo_i_33]
set_property LOC SLICE_X171Y281 [get_cells out_fifo_inst.out_fifo_i_33__2]
set_property LOC SLICE_X171Y341 [get_cells out_fifo_inst.out_fifo_i_34]
set_property LOC SLICE_X167Y255 [get_cells out_fifo_inst.out_fifo_i_34__1]
set_property LOC SLICE_X171Y283 [get_cells out_fifo_inst.out_fifo_i_34__2]
set_property LOC SLICE_X168Y255 [get_cells out_fifo_inst.out_fifo_i_35__1]
set_property LOC SLICE_X171Y283 [get_cells out_fifo_inst.out_fifo_i_35__2]
set_property LOC SLICE_X171Y341 [get_cells out_fifo_inst.out_fifo_i_37]
set_property LOC SLICE_X169Y330 [get_cells out_fifo_inst.out_fifo_i_37__0]
set_property LOC SLICE_X171Y284 [get_cells out_fifo_inst.out_fifo_i_37__2]
set_property LOC SLICE_X168Y257 [get_cells out_fifo_inst.out_fifo_i_38__1]
set_property LOC SLICE_X168Y257 [get_cells out_fifo_inst.out_fifo_i_39__1]
set_property LOC SLICE_X167Y281 [get_cells out_fifo_inst.out_fifo_i_39__2]
set_property LOC SLICE_X169Y333 [get_cells out_fifo_inst.out_fifo_i_3__0]
set_property LOC SLICE_X171Y278 [get_cells out_fifo_inst.out_fifo_i_3__2]
set_property LOC SLICE_X171Y339 [get_cells out_fifo_inst.out_fifo_i_4]
set_property LOC SLICE_X168Y281 [get_cells out_fifo_inst.out_fifo_i_41__2]
set_property LOC SLICE_X171Y342 [get_cells out_fifo_inst.out_fifo_i_42]
set_property LOC SLICE_X167Y335 [get_cells out_fifo_inst.out_fifo_i_42__0]
set_property LOC SLICE_X169Y256 [get_cells out_fifo_inst.out_fifo_i_42__1]
set_property LOC SLICE_X171Y256 [get_cells out_fifo_inst.out_fifo_i_43__1]
set_property LOC SLICE_X165Y334 [get_cells out_fifo_inst.out_fifo_i_44__0]
set_property LOC SLICE_X168Y280 [get_cells out_fifo_inst.out_fifo_i_44__2]
set_property LOC SLICE_X171Y342 [get_cells out_fifo_inst.out_fifo_i_45]
set_property LOC SLICE_X168Y280 [get_cells out_fifo_inst.out_fifo_i_45__2]
set_property LOC SLICE_X171Y343 [get_cells out_fifo_inst.out_fifo_i_46]
set_property LOC SLICE_X167Y334 [get_cells out_fifo_inst.out_fifo_i_46__0]
set_property LOC SLICE_X169Y259 [get_cells out_fifo_inst.out_fifo_i_46__1]
set_property LOC SLICE_X169Y342 [get_cells out_fifo_inst.out_fifo_i_47]
set_property LOC SLICE_X169Y259 [get_cells out_fifo_inst.out_fifo_i_47__1]
set_property LOC SLICE_X171Y280 [get_cells out_fifo_inst.out_fifo_i_48__1]
set_property LOC SLICE_X169Y329 [get_cells out_fifo_inst.out_fifo_i_48__2]
set_property LOC SLICE_X167Y259 [get_cells out_fifo_inst.out_fifo_i_49__1]
set_property LOC SLICE_X169Y280 [get_cells out_fifo_inst.out_fifo_i_49__2]
set_property LOC SLICE_X171Y278 [get_cells out_fifo_inst.out_fifo_i_4__2]
set_property LOC SLICE_X171Y337 [get_cells out_fifo_inst.out_fifo_i_5]
set_property LOC SLICE_X171Y342 [get_cells out_fifo_inst.out_fifo_i_51]
set_property LOC SLICE_X169Y259 [get_cells out_fifo_inst.out_fifo_i_51__1]
set_property LOC SLICE_X167Y283 [get_cells out_fifo_inst.out_fifo_i_52__1]
set_property LOC SLICE_X169Y331 [get_cells out_fifo_inst.out_fifo_i_52__2]
set_property LOC SLICE_X169Y342 [get_cells out_fifo_inst.out_fifo_i_53]
set_property LOC SLICE_X171Y258 [get_cells out_fifo_inst.out_fifo_i_53__1]
set_property LOC SLICE_X167Y283 [get_cells out_fifo_inst.out_fifo_i_53__2]
set_property LOC SLICE_X167Y335 [get_cells out_fifo_inst.out_fifo_i_54__0]
set_property LOC SLICE_X171Y258 [get_cells out_fifo_inst.out_fifo_i_55__1]
set_property LOC SLICE_X169Y285 [get_cells out_fifo_inst.out_fifo_i_55__2]
set_property LOC SLICE_X167Y260 [get_cells out_fifo_inst.out_fifo_i_57__1]
set_property LOC SLICE_X169Y285 [get_cells out_fifo_inst.out_fifo_i_57__2]
set_property LOC SLICE_X171Y342 [get_cells out_fifo_inst.out_fifo_i_58]
set_property LOC SLICE_X169Y335 [get_cells out_fifo_inst.out_fifo_i_58__0]
set_property LOC SLICE_X168Y260 [get_cells out_fifo_inst.out_fifo_i_59__1]
set_property LOC SLICE_X171Y284 [get_cells out_fifo_inst.out_fifo_i_59__2]
set_property LOC SLICE_X168Y333 [get_cells out_fifo_inst.out_fifo_i_5__0]
set_property LOC SLICE_X171Y253 [get_cells out_fifo_inst.out_fifo_i_5__1]
set_property LOC SLICE_X171Y280 [get_cells out_fifo_inst.out_fifo_i_5__2]
set_property LOC SLICE_X169Y338 [get_cells out_fifo_inst.out_fifo_i_6]
set_property LOC SLICE_X169Y334 [get_cells out_fifo_inst.out_fifo_i_60__0]
set_property LOC SLICE_X171Y343 [get_cells out_fifo_inst.out_fifo_i_61]
set_property LOC SLICE_X169Y284 [get_cells out_fifo_inst.out_fifo_i_63__2]
set_property LOC SLICE_X168Y284 [get_cells out_fifo_inst.out_fifo_i_65__2]
set_property LOC SLICE_X171Y260 [get_cells out_fifo_inst.out_fifo_i_66__1]
set_property LOC SLICE_X171Y285 [get_cells out_fifo_inst.out_fifo_i_66__2]
set_property LOC SLICE_X171Y343 [get_cells out_fifo_inst.out_fifo_i_67]
set_property LOC SLICE_X171Y260 [get_cells out_fifo_inst.out_fifo_i_67__1]
set_property LOC SLICE_X171Y285 [get_cells out_fifo_inst.out_fifo_i_68__2]
set_property LOC SLICE_X169Y330 [get_cells out_fifo_inst.out_fifo_i_6__0]
set_property LOC SLICE_X171Y255 [get_cells out_fifo_inst.out_fifo_i_6__1]
set_property LOC SLICE_X171Y341 [get_cells out_fifo_inst.out_fifo_i_7]
set_property LOC SLICE_X170Y336 [get_cells out_fifo_inst.out_fifo_i_70__0]
set_property LOC SLICE_X171Y260 [get_cells out_fifo_inst.out_fifo_i_71__1]
set_property LOC SLICE_X169Y335 [get_cells out_fifo_inst.out_fifo_i_72__0]
set_property LOC SLICE_X171Y285 [get_cells out_fifo_inst.out_fifo_i_72__2]
set_property LOC SLICE_X169Y335 [get_cells out_fifo_inst.out_fifo_i_73__0]
set_property LOC SLICE_X171Y261 [get_cells out_fifo_inst.out_fifo_i_73__1]
set_property LOC SLICE_X171Y285 [get_cells out_fifo_inst.out_fifo_i_73__2]
set_property LOC SLICE_X170Y336 [get_cells out_fifo_inst.out_fifo_i_77__0]
set_property LOC SLICE_X168Y284 [get_cells out_fifo_inst.out_fifo_i_79__1]
set_property LOC SLICE_X171Y327 [get_cells out_fifo_inst.out_fifo_i_7__0]
set_property LOC SLICE_X171Y254 [get_cells out_fifo_inst.out_fifo_i_7__1]
set_property LOC SLICE_X169Y341 [get_cells out_fifo_inst.out_fifo_i_8]
set_property LOC SLICE_X168Y284 [get_cells out_fifo_inst.out_fifo_i_81]
set_property LOC SLICE_X171Y253 [get_cells out_fifo_inst.out_fifo_i_8__1]
set_property LOC SLICE_X168Y281 [get_cells out_fifo_inst.out_fifo_i_8__2]
set_property LOC SLICE_X171Y339 [get_cells out_fifo_inst.out_fifo_i_9]
set_property LOC SLICE_X167Y334 [get_cells out_fifo_inst.out_fifo_i_9__0]
set_property LOC SLICE_X167Y281 [get_cells out_fifo_inst.out_fifo_i_9__2]
set_property LOC SLICE_X163Y260 [get_cells {phy_init_r[12]_i_2}]
set_property LOC SLICE_X164Y259 [get_cells {phy_init_r[1]_i_2}]
set_property LOC SLICE_X167Y260 [get_cells {phy_init_r[1]_i_3}]
set_property LOC SLICE_X165Y259 [get_cells {phy_init_r[8]_i_1}]
set_property LOC SLICE_X171Y268 [get_cells {pi_counter_read_val_r[0]_i_1}]
set_property LOC SLICE_X168Y259 [get_cells pi_edge_adv_i_2]
set_property LOC SLICE_X168Y259 [get_cells {pi_edge_adv_wait_cnt[2]_i_1}]
set_property LOC SLICE_X159Y264 [get_cells {pi_step_cnt_r[0]_i_2}]
set_property LOC SLICE_X155Y262 [get_cells {pi_step_cnt_r[5]_i_7}]
set_property LOC SLICE_X159Y263 [get_cells {pi_step_cnt_r[5]_i_8}]
set_property LOC SLICE_X161Y264 [get_cells {pi_step_r[1]_i_2}]
set_property LOC SLICE_X163Y264 [get_cells {pi_step_r[2]_i_3}]
set_property LOC SLICE_X163Y264 [get_cells {pi_step_r[3]_i_3}]
set_property LOC SLICE_X160Y265 [get_cells {pi_step_r[4]_i_2}]
set_property LOC SLICE_X162Y261 [get_cells {pi_step_r[5]_i_3}]
set_property LOC SLICE_X157Y261 [get_cells {pi_wait_r[0]_i_3}]
set_property LOC SLICE_X164Y264 [get_cells {pi_wait_r[3]_i_9}]
set_property LOC SLICE_X161Y330 [get_cells {pipe_data_in[13]_i_1}]
set_property LOC SLICE_X168Y327 [get_cells {pipe_data_in[15]_i_1}]
set_property LOC SLICE_X169Y330 [get_cells {pipe_data_in[18]_i_1}]
set_property LOC SLICE_X169Y328 [get_cells {pipe_data_in[19]_i_1}]
set_property LOC SLICE_X161Y330 [get_cells {pipe_data_in[21]_i_1}]
set_property LOC SLICE_X168Y332 [get_cells {pipe_data_in[23]_i_1}]
set_property LOC SLICE_X168Y332 [get_cells {pipe_data_in[25]_i_1}]
set_property LOC SLICE_X168Y332 [get_cells {pipe_data_in[27]_i_1}]
set_property LOC SLICE_X168Y332 [get_cells {pipe_data_in[29]_i_2}]
set_property LOC SLICE_X163Y328 [get_cells {pipe_data_in[32]_i_1}]
set_property LOC SLICE_X166Y326 [get_cells {pipe_data_in[41]_i_59}]
set_property LOC SLICE_X169Y324 [get_cells {pipe_data_in[45]_i_1}]
set_property LOC SLICE_X161Y330 [get_cells {pipe_data_in[8]_i_1}]
set_property LOC SLICE_X169Y328 [get_cells {pipe_data_in[9]_i_1}]
set_property LOC SLICE_X169Y295 [get_cells po_coarse_skew_delay_en_i_2]
set_property LOC SLICE_X170Y293 [get_cells po_coarse_skew_delay_en_i_2__0]
set_property LOC SLICE_X170Y268 [get_cells po_coarse_skew_delay_en_i_2__1]
set_property LOC SLICE_X168Y275 [get_cells po_coarse_skew_delay_en_i_2__2]
set_property LOC SLICE_X163Y270 [get_cells po_en_r_i_16]
set_property LOC SLICE_X168Y269 [get_cells po_fine_enable_i_1]
set_property LOC SLICE_X170Y296 [get_cells po_fine_enable_w_i_1]
set_property LOC SLICE_X171Y293 [get_cells po_fine_enable_w_i_1__0]
set_property LOC SLICE_X171Y267 [get_cells po_fine_enable_w_i_1__1]
set_property LOC SLICE_X170Y275 [get_cells po_fine_enable_w_i_1__2]
set_property LOC SLICE_X168Y268 [get_cells {po_gap_enforcer[0]_i_1}]
set_property LOC SLICE_X168Y268 [get_cells {po_gap_enforcer[3]_i_2}]
set_property LOC SLICE_X169Y270 [get_cells {po_rdval_cnt[0]_i_1}]
set_property LOC SLICE_X169Y271 [get_cells {po_rdval_cnt[2]_i_2}]
set_property LOC SLICE_X169Y271 [get_cells {po_rdval_cnt[2]_i_3}]
set_property LOC SLICE_X168Y271 [get_cells {po_rdval_cnt[3]_i_3}]
set_property LOC SLICE_X168Y271 [get_cells {po_rdval_cnt[8]_i_5}]
set_property LOC SLICE_X170Y263 [get_cells po_sel_fine_oclk_delay_i_1]
set_property LOC SLICE_X167Y269 [get_cells po_su_rdy_r_i_1]
set_property LOC SLICE_X169Y269 [get_cells po_su_rdy_r_i_4]
set_property LOC SLICE_X167Y270 [get_cells po_su_rdy_r_i_5]
set_property LOC SLICE_X158Y274 [get_cells poc_backup_ns0_carry__0_i_1]
set_property LOC SLICE_X159Y274 [get_cells poc_backup_ns0_carry_i_13]
set_property LOC SLICE_X159Y275 [get_cells poc_backup_ns0_carry_i_14]
set_property LOC SLICE_X158Y273 [get_cells poc_backup_ns0_carry_i_2]
set_property LOC SLICE_X158Y273 [get_cells poc_backup_ns0_carry_i_4]
set_property LOC SLICE_X168Y324 [get_cells push_cmd_r_i_2]
set_property LOC SLICE_X169Y276 [get_cells {qcntr_r[1]_i_1}]
set_property LOC SLICE_X169Y276 [get_cells {qcntr_r[3]_i_1}]
set_property LOC SLICE_X169Y276 [get_cells {qcntr_r[4]_i_1}]
set_property LOC SLICE_X168Y276 [get_cells {qcntr_r[7]_i_1}]
set_property LOC SLICE_X169Y272 [get_cells {qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1}]
set_property LOC SLICE_X170Y273 [get_cells {qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[2]_i_1}]
set_property LOC SLICE_X166Y320 [get_cells {rd_data_counts_asked[1]_i_1}]
set_property LOC SLICE_X167Y319 [get_cells {rd_data_counts_asked[3]_i_1}]
set_property LOC SLICE_X164Y319 [get_cells {rd_data_counts_asked[6]_i_3}]
set_property LOC SLICE_X164Y239 [get_cells {rd_data_lane_r[29]_i_1}]
set_property LOC SLICE_X164Y239 [get_cells {rd_data_lane_r[30]_i_1}]
set_property LOC SLICE_X164Y239 [get_cells {rd_data_lane_r[33]_i_1}]
set_property LOC SLICE_X164Y239 [get_cells {rd_data_lane_r[34]_i_1}]
set_property LOC SLICE_X164Y318 [get_cells {rd_data_received_counts[1]_i_1}]
set_property LOC SLICE_X164Y318 [get_cells {rd_data_received_counts[3]_i_1}]
set_property LOC SLICE_X164Y318 [get_cells {rd_data_received_counts[6]_i_2}]
set_property LOC SLICE_X169Y332 [get_cells {rd_ptr[0]_i_1__2}]
set_property LOC SLICE_X168Y255 [get_cells {rd_ptr[0]_i_1__3}]
set_property LOC SLICE_X171Y279 [get_cells {rd_ptr[0]_i_1__4}]
set_property LOC SLICE_X167Y234 [get_cells {rd_ptr[1]_i_1__0}]
set_property LOC SLICE_X169Y244 [get_cells {rd_ptr[1]_i_1__1}]
set_property LOC SLICE_X164Y337 [get_cells {rd_ptr[2]_i_1}]
set_property LOC SLICE_X168Y328 [get_cells {rd_ptr[2]_i_1__0}]
set_property LOC SLICE_X171Y258 [get_cells {rd_ptr[2]_i_1__1}]
set_property LOC SLICE_X165Y284 [get_cells {rd_ptr[2]_i_1__2}]
set_property LOC SLICE_X161Y320 [get_cells {rd_ptr[2]_i_1__3}]
set_property LOC SLICE_X161Y320 [get_cells {rd_ptr[4]_i_1}]
set_property LOC SLICE_X161Y320 [get_cells {rd_ptr[4]_i_2}]
set_property LOC SLICE_X167Y239 [get_cells {rd_r_ptr_rep[1]_i_1}]
set_property LOC SLICE_X163Y243 [get_cells {rd_r_ptr_rep[1]_i_1__0}]
set_property LOC SLICE_X167Y239 [get_cells {rd_r_ptr_rep[3]_i_1}]
set_property LOC SLICE_X163Y243 [get_cells {rd_r_ptr_rep[3]_i_1__0}]
set_property LOC SLICE_X163Y264 [get_cells {right_r[3]_i_2}]
set_property LOC SLICE_X165Y264 [get_cells {right_r[5]_i_4}]
set_property LOC SLICE_X165Y262 [get_cells {right_r[5]_i_5}]
set_property LOC SLICE_X163Y275 [get_cells {rise_trail_r[0]_i_1}]
set_property LOC SLICE_X163Y275 [get_cells {rise_trail_r[0]_i_3}]
set_property LOC SLICE_X163Y275 [get_cells {rise_trail_r[2]_i_1}]
set_property LOC SLICE_X164Y277 [get_cells {rise_trail_r[4]_i_1}]
set_property LOC SLICE_X164Y277 [get_cells {rise_trail_r[5]_i_1}]
set_property LOC SLICE_X166Y273 [get_cells {run_ends_r[0]_i_2}]
set_property LOC SLICE_X165Y277 [get_cells {run_r[1]_i_1}]
set_property LOC SLICE_X165Y276 [get_cells {run_r[3]_i_1}]
set_property LOC SLICE_X158Y330 [get_cells run_traffic_i_1]
set_property LOC SLICE_X155Y263 [get_cells {samp_cnt_r[1]_i_3}]
set_property LOC SLICE_X168Y279 [get_cells {samp_cntr_r[10]_i_1}]
set_property LOC SLICE_X168Y278 [get_cells {samp_cntr_r[3]_i_1}]
set_property LOC SLICE_X162Y283 [get_cells {samp_wait_r[2]_i_1}]
set_property LOC SLICE_X162Y282 [get_cells {samp_wait_r[4]_i_2}]
set_property LOC SLICE_X162Y281 [get_cells {samp_wait_r[7]_i_2}]
set_property LOC SLICE_X168Y280 [get_cells {samps_hi_r[10]_i_1}]
set_property LOC SLICE_X168Y279 [get_cells {samps_hi_r[11]_i_1}]
set_property LOC SLICE_X166Y277 [get_cells {samps_hi_r[2]_i_1}]
set_property LOC SLICE_X168Y278 [get_cells {samps_hi_r[3]_i_1}]
set_property LOC SLICE_X168Y278 [get_cells {samps_hi_r[4]_i_1}]
set_property LOC SLICE_X168Y279 [get_cells {samps_hi_r[5]_i_1}]
set_property LOC SLICE_X163Y279 [get_cells {samps_hi_r[6]_i_1}]
set_property LOC SLICE_X166Y277 [get_cells {samps_hi_r[7]_i_1}]
set_property LOC SLICE_X168Y279 [get_cells {samps_hi_r[8]_i_1}]
set_property LOC SLICE_X168Y280 [get_cells {samps_hi_r[9]_i_1}]
set_property LOC SLICE_X167Y278 [get_cells samps_lo_carry_i_1]
set_property LOC SLICE_X169Y261 [get_cells {samps_match_r[3]_i_1}]
set_property LOC SLICE_X169Y261 [get_cells {samps_match_r[5]_i_3}]
set_property LOC SLICE_X166Y278 [get_cells samps_one_r0_carry_i_1]
set_property LOC SLICE_X166Y278 [get_cells samps_one_r0_carry_i_2]
set_property LOC SLICE_X162Y278 [get_cells samps_zero_r0_carry_i_1]
set_property LOC SLICE_X162Y278 [get_cells samps_zero_r0_carry_i_2]
set_property LOC SLICE_X169Y326 [get_cells {seq_addr_gen.addr_counts[14]_i_1}]
set_property LOC SLICE_X169Y326 [get_cells {seq_addr_gen.addr_counts[15]_i_1}]
set_property LOC SLICE_X161Y328 [get_cells {seq_addr_gen.addr_counts[20]_i_1}]
set_property LOC SLICE_X161Y329 [get_cells {seq_addr_gen.addr_counts[23]_i_1}]
set_property LOC SLICE_X161Y329 [get_cells {seq_addr_gen.addr_counts[24]_i_1}]
set_property LOC SLICE_X161Y329 [get_cells {seq_addr_gen.addr_counts[25]_i_1}]
set_property LOC SLICE_X162Y331 [get_cells {seq_addr_gen.addr_counts[26]_i_1}]
set_property LOC SLICE_X161Y329 [get_cells {seq_addr_gen.addr_counts[27]_i_1}]
set_property LOC SLICE_X160Y330 [get_cells {seq_addr_gen.addr_counts[28]_i_1}]
set_property LOC SLICE_X165Y328 [get_cells {seq_addr_gen.addr_counts[31]_i_14}]
set_property LOC SLICE_X165Y328 [get_cells {seq_addr_gen.addr_counts[31]_i_15}]
set_property LOC SLICE_X165Y328 [get_cells {seq_addr_gen.addr_counts[31]_i_16}]
set_property LOC SLICE_X165Y328 [get_cells {seq_addr_gen.addr_counts[31]_i_17}]
set_property LOC SLICE_X162Y331 [get_cells {seq_addr_gen.addr_counts[31]_i_2}]
set_property LOC SLICE_X165Y327 [get_cells {seq_addr_gen.addr_counts[31]_i_23}]
set_property LOC SLICE_X165Y327 [get_cells {seq_addr_gen.addr_counts[31]_i_24}]
set_property LOC SLICE_X165Y329 [get_cells {seq_addr_gen.addr_counts[31]_i_5}]
set_property LOC SLICE_X165Y329 [get_cells {seq_addr_gen.addr_counts[31]_i_6}]
set_property LOC SLICE_X165Y329 [get_cells {seq_addr_gen.addr_counts[31]_i_7}]
set_property LOC SLICE_X165Y329 [get_cells {seq_addr_gen.addr_counts[31]_i_8}]
set_property LOC SLICE_X162Y331 [get_cells {seq_addr_gen.addr_counts[5]_i_1}]
set_property LOC SLICE_X165Y325 [get_cells {seq_addr_gen.addr_counts[7]_i_1}]
set_property LOC SLICE_X169Y326 [get_cells {seq_addr_gen.addr_counts[9]_i_1}]
set_property LOC SLICE_X166Y264 [get_cells {seq_sm_r[0]_i_2}]
set_property LOC SLICE_X164Y263 [get_cells {simp_min_eye_r[1]_i_3}]
set_property LOC SLICE_X164Y260 [get_cells {sm_cntr_r[4]_i_6}]
set_property LOC SLICE_X163Y260 [get_cells {sm_cntr_r[7]_i_1}]
set_property LOC SLICE_X163Y259 [get_cells {sm_cntr_r[8]_i_6}]
set_property LOC SLICE_X160Y262 [get_cells {sm_wait_r[1]_i_5}]
set_property LOC SLICE_X162Y261 [get_cells {sm_wait_r[3]_i_4}]
set_property LOC SLICE_X163Y263 [get_cells {sm_wait_r[4]_i_9}]
set_property LOC SLICE_X162Y271 [get_cells solid_valid_r_i_2]
set_property LOC SLICE_X164Y245 [get_cells {start_cnt[2]_i_1}]
set_property LOC SLICE_X164Y245 [get_cells {start_cnt[4]_i_2}]
set_property LOC SLICE_X160Y274 [get_cells {tap_r[1]_i_1}]
set_property LOC SLICE_X160Y274 [get_cells {tap_r[3]_i_1}]
set_property LOC SLICE_X159Y275 [get_cells {tap_r[6]_i_1}]
set_property LOC SLICE_X160Y275 [get_cells {tap_r[7]_i_2}]
set_property LOC SLICE_X165Y275 [get_cells trailing_edge1_carry_i_1]
set_property LOC SLICE_X165Y275 [get_cells trailing_edge1_carry_i_2]
set_property LOC SLICE_X165Y275 [get_cells trailing_edge1_carry_i_3]
set_property LOC SLICE_X165Y275 [get_cells trailing_edge1_carry_i_4]
set_property LOC SLICE_X160Y326 [get_cells u_bcount_2_i_1]
set_property LOC SLICE_X158Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_6]
set_property LOC SLICE_X156Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_1]
set_property LOC SLICE_X158Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_1]
set_property LOC SLICE_X158Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_2]
set_property LOC SLICE_X158Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_3]
set_property LOC SLICE_X158Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_4]
set_property LOC SLICE_X159Y281 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_1]
set_property LOC SLICE_X160Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_1]
set_property LOC SLICE_X160Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_2]
set_property LOC SLICE_X160Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_3]
set_property LOC SLICE_X160Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_4]
set_property LOC SLICE_X162Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_1]
set_property LOC SLICE_X160Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_1]
set_property LOC SLICE_X160Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_2]
set_property LOC SLICE_X160Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_3]
set_property LOC SLICE_X160Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_4]
set_property LOC SLICE_X166Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3]
set_property LOC SLICE_X166Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2]
set_property LOC SLICE_X165Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i_]
set_property LOC SLICE_X164Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___2]
set_property LOC SLICE_X164Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___5]
set_property LOC SLICE_X160Y321 [get_cells {wr_ptr[4]_i_2}]
set_property LOC SLICE_X165Y242 [get_cells {wr_ptr[3]_i_1}]
set_property LOC SLICE_X164Y242 [get_cells {wr_ptr[1]_i_1__5}]
set_property LOC SLICE_X169Y326 [get_cells wdp_valid_o_i_2]
set_property LOC SLICE_X169Y274 [get_cells {wait_cnt[3]_i_2__0}]
set_property LOC SLICE_X170Y272 [get_cells {wait_cnt[3]_i_2}]
set_property LOC SLICE_X169Y275 [get_cells {wait_cnt[2]_i_1__4}]
set_property LOC SLICE_X169Y267 [get_cells {wait_cnt[2]_i_1__3}]
set_property LOC SLICE_X170Y294 [get_cells {wait_cnt[2]_i_1__2}]
set_property LOC SLICE_X169Y296 [get_cells {wait_cnt[2]_i_1}]
set_property LOC SLICE_X169Y274 [get_cells {wait_cnt[1]_i_1__1}]
set_property LOC SLICE_X170Y272 [get_cells {wait_cnt[1]_i_1__0}]
set_property LOC SLICE_X167Y249 [get_cells {valid_latency[4]_i_2}]
set_property LOC SLICE_X167Y249 [get_cells {valid_latency[2]_i_1}]
set_property LOC SLICE_X159Y326 [get_cells {user_burst_cnt[9]_i_4__0}]
set_property LOC SLICE_X159Y327 [get_cells {user_burst_cnt[8]_i_3}]
set_property LOC SLICE_X159Y327 [get_cells {user_burst_cnt[6]_i_2}]
set_property LOC SLICE_X158Y319 [get_cells {user_burst_cnt[4]_i_2}]
set_property LOC SLICE_X158Y326 [get_cells {user_burst_cnt[3]_i_3}]
set_property LOC SLICE_X158Y326 [get_cells {user_burst_cnt[3]_i_2}]
set_property LOC SLICE_X167Y252 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[1].phase_bslip_vld_chk[1]_i_1}]
set_property LOC SLICE_X165Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_4}]
set_property LOC SLICE_X165Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_36}]
set_property LOC SLICE_X161Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_9}]
set_property LOC SLICE_X158Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_21}]
set_property LOC SLICE_X156Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_13}]
set_property LOC SLICE_X157Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_8}]
set_property LOC SLICE_X166Y256 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r]
set_property LOC SLICE_X158Y279 [get_cells {u_poc_meta/center_diff_r[1]_i_1}]
set_property LOC SLICE_X158Y279 [get_cells {u_poc_meta/center_diff_r[3]_i_1}]
set_property LOC SLICE_X159Y282 [get_cells {u_poc_meta/center_diff_r[6]_i_1}]
set_property LOC SLICE_X161Y281 [get_cells {u_poc_meta/center_diff_r[7]_i_1}]
set_property LOC SLICE_X157Y276 [get_cells {u_poc_meta/diff_r[2]_i_1}]
set_property LOC SLICE_X157Y276 [get_cells {u_poc_meta/diff_r[3]_i_1}]
set_property LOC SLICE_X157Y277 [get_cells {u_poc_meta/diff_r[6]_i_1}]
set_property LOC SLICE_X157Y277 [get_cells {u_poc_meta/diff_r[8]_i_1}]
set_property LOC SLICE_X157Y277 [get_cells {u_poc_meta/diff_r[9]_i_1}]
set_property LOC SLICE_X163Y274 [get_cells {u_poc_meta/edge_diff_r[1]_i_1}]
set_property LOC SLICE_X163Y274 [get_cells {u_poc_meta/edge_diff_r[4]_i_1}]
set_property LOC SLICE_X163Y274 [get_cells {u_poc_meta/edge_diff_r[5]_i_1}]
set_property LOC SLICE_X163Y275 [get_cells {u_poc_meta/edge_diff_r[7]_i_1}]
set_property LOC SLICE_X168Y281 [get_cells {u_poc_tap_base/sm_r[1]_i_2}]
set_property LOC SLICE_X164Y334 [get_cells {u_qdr_phy_wr_data/mux_data_fall0_r[17]_i_1}]
set_property LOC SLICE_X167Y337 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[11]_i_1}]
set_property LOC SLICE_X165Y333 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[14]_i_1}]
set_property LOC SLICE_X162Y333 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[16]_i_1}]
set_property LOC SLICE_X162Y336 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[5]_i_1}]
set_property LOC SLICE_X168Y337 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[7]_i_1}]
set_property LOC SLICE_X168Y335 [get_cells {u_qdr_phy_wr_data/mux_data_fall1_r[9]_i_1}]
set_property LOC SLICE_X165Y333 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[0]_i_1}]
set_property LOC SLICE_X165Y335 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[11]_i_1}]
set_property LOC SLICE_X168Y335 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[14]_i_1}]
set_property LOC SLICE_X169Y329 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[15]_i_1}]
set_property LOC SLICE_X169Y329 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[16]_i_1}]
set_property LOC SLICE_X168Y333 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[17]_i_1}]
set_property LOC SLICE_X165Y333 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[1]_i_1}]
set_property LOC SLICE_X168Y334 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[2]_i_1}]
set_property LOC SLICE_X165Y337 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[3]_i_1}]
set_property LOC SLICE_X169Y337 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[5]_i_1}]
set_property LOC SLICE_X169Y337 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[7]_i_1}]
set_property LOC SLICE_X164Y334 [get_cells {u_qdr_phy_wr_data/mux_data_rise1_r[9]_i_1}]
set_property LOC SLICE_X171Y306 [get_cells {u_qdr_rld_phy_cntrl_init/pc_seq[1]_i_1}]
set_property LOC SLICE_X158Y332 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1__1]
set_property LOC SLICE_X168Y315 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[0]}]
set_property LOC SLICE_X169Y285 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg]
set_property LOC SLICE_X168Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_r_reg]
set_property LOC SLICE_X168Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg]
set_property LOC SLICE_X168Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/poc_sample_pd_r_reg]
set_property LOC SLICE_X169Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[0]}]
set_property LOC SLICE_X169Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[2]}]
set_property LOC SLICE_X169Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[5]}]
set_property LOC SLICE_X168Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[6]}]
set_property LOC SLICE_X168Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[8]}]
set_property LOC SLICE_X169Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[0]}]
set_property LOC SLICE_X171Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[10]}]
set_property LOC SLICE_X171Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[11]}]
set_property LOC SLICE_X171Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[12]}]
set_property LOC SLICE_X169Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[1]}]
set_property LOC SLICE_X169Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[2]}]
set_property LOC SLICE_X170Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[3]}]
set_property LOC SLICE_X170Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[4]}]
set_property LOC SLICE_X170Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[5]}]
set_property LOC SLICE_X170Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[6]}]
set_property LOC SLICE_X171Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[7]}]
set_property LOC SLICE_X169Y339 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg]
set_property LOC SLICE_X169Y314 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[0]}]
set_property LOC SLICE_X169Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[10]}]
set_property LOC SLICE_X169Y339 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[11]}]
set_property LOC SLICE_X169Y314 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[1]}]
set_property LOC SLICE_X169Y314 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[2]}]
set_property LOC SLICE_X169Y315 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[3]}]
set_property LOC SLICE_X169Y318 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[4]}]
set_property LOC SLICE_X170Y321 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[5]}]
set_property LOC SLICE_X171Y324 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[6]}]
set_property LOC SLICE_X171Y327 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[7]}]
set_property LOC SLICE_X160Y331 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[8]}]
set_property LOC SLICE_X169Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[9]}]
set_property LOC SLICE_X168Y298 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg]
set_property LOC SLICE_X166Y294 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep]
set_property LOC SLICE_X166Y294 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0]
set_property LOC SLICE_X166Y294 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1]
set_property LOC SLICE_X166Y294 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2]
set_property LOC SLICE_X168Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[0]}]
set_property LOC SLICE_X168Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[10]}]
set_property LOC SLICE_X168Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[11]}]
set_property LOC SLICE_X169Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[3]}]
set_property LOC SLICE_X169Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[4]}]
set_property LOC SLICE_X169Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[5]}]
set_property LOC SLICE_X169Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[6]}]
set_property LOC SLICE_X170Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]}]
set_property LOC SLICE_X171Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]}]
set_property LOC SLICE_X171Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]}]
set_property LOC SLICE_X171Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]}]
set_property LOC SLICE_X171Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]}]
set_property LOC SLICE_X170Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]}]
set_property LOC SLICE_X170Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]}]
set_property LOC SLICE_X170Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]}]
set_property LOC SLICE_X170Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg[0]}]
set_property LOC SLICE_X170Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg[1]}]
set_property LOC SLICE_X170Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg[2]}]
set_property LOC SLICE_X168Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_in_common_reg]
set_property LOC SLICE_X170Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[0]}]
set_property LOC SLICE_X170Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[1]}]
set_property LOC SLICE_X169Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[3]}]
set_property LOC SLICE_X170Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs_reg[0]}]
set_property LOC SLICE_X170Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs_reg[1]}]
set_property LOC SLICE_X170Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs_reg[2]}]
set_property LOC SLICE_X171Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_2r_reg]
set_property LOC SLICE_X171Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_r_reg]
set_property LOC SLICE_X163Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[0]}]
set_property LOC SLICE_X164Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[1]}]
set_property LOC SLICE_X163Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[2]}]
set_property LOC SLICE_X164Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[3]}]
set_property LOC SLICE_X159Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg[1]}]
set_property LOC SLICE_X163Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[0]}]
set_property LOC SLICE_X159Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[1]}]
set_property LOC SLICE_X162Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[2]}]
set_property LOC SLICE_X163Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[3]}]
set_property LOC SLICE_X160Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[4]}]
set_property LOC SLICE_X160Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[5]}]
set_property LOC SLICE_X160Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[6]}]
set_property LOC SLICE_X160Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[7]}]
set_property LOC SLICE_X161Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg[2]}]
set_property LOC SLICE_X165Y271 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_r_reg]
set_property LOC SLICE_X156Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[0]}]
set_property LOC SLICE_X156Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[1]}]
set_property LOC SLICE_X156Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[2]}]
set_property LOC SLICE_X156Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[3]}]
set_property LOC SLICE_X156Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[4]}]
set_property LOC SLICE_X156Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[5]}]
set_property LOC SLICE_X165Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[0]}]
set_property LOC SLICE_X166Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[1]}]
set_property LOC SLICE_X166Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[2]}]
set_property LOC SLICE_X166Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[3]}]
set_property LOC SLICE_X166Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[4]}]
set_property LOC SLICE_X166Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[5]}]
set_property LOC SLICE_X161Y273 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg]
set_property LOC SLICE_X165Y272 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg]
set_property LOC SLICE_X161Y272 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_r_reg]
set_property LOC SLICE_X162Y271 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_r_reg]
set_property LOC SLICE_X163Y272 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg]
set_property LOC SLICE_X167Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r_reg]
set_property LOC SLICE_X167Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_setup_r_reg]
set_property LOC SLICE_X167Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[0]}]
set_property LOC SLICE_X168Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[2]}]
set_property LOC SLICE_X168Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[3]}]
set_property LOC SLICE_X166Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[0]}]
set_property LOC SLICE_X167Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[1]}]
set_property LOC SLICE_X167Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[2]}]
set_property LOC SLICE_X167Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[3]}]
set_property LOC SLICE_X167Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[4]}]
set_property LOC SLICE_X166Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[0]}]
set_property LOC SLICE_X167Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[1]}]
set_property LOC SLICE_X167Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[2]}]
set_property LOC SLICE_X167Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[3]}]
set_property LOC SLICE_X167Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[4]}]
set_property LOC SLICE_X165Y271 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_r_reg]
set_property LOC SLICE_X164Y271 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_adj_done_r_reg]
set_property LOC SLICE_X162Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r2_reg[1]}]
set_property LOC SLICE_X157Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg[0]}]
set_property LOC SLICE_X160Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[0]}]
set_property LOC SLICE_X160Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[1]}]
set_property LOC SLICE_X160Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[2]}]
set_property LOC SLICE_X160Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[3]}]
set_property LOC SLICE_X160Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[4]}]
set_property LOC SLICE_X159Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[5]}]
set_property LOC SLICE_X159Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[6]}]
set_property LOC SLICE_X159Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[7]}]
set_property LOC SLICE_X161Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[0]}]
set_property LOC SLICE_X161Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[1]}]
set_property LOC SLICE_X162Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[2]}]
set_property LOC SLICE_X161Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[3]}]
set_property LOC SLICE_X164Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[4]}]
set_property LOC SLICE_X164Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[5]}]
set_property LOC SLICE_X164Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[6]}]
set_property LOC SLICE_X164Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[7]}]
set_property LOC SLICE_X162Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[0]}]
set_property LOC SLICE_X162Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[1]}]
set_property LOC SLICE_X161Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[2]}]
set_property LOC SLICE_X162Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[3]}]
set_property LOC SLICE_X162Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[4]}]
set_property LOC SLICE_X162Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[5]}]
set_property LOC SLICE_X162Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[6]}]
set_property LOC SLICE_X161Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[7]}]
set_property LOC SLICE_X160Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[0]}]
set_property LOC SLICE_X162Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[1]}]
set_property LOC SLICE_X160Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[2]}]
set_property LOC SLICE_X160Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[3]}]
set_property LOC SLICE_X160Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[4]}]
set_property LOC SLICE_X160Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[5]}]
set_property LOC SLICE_X160Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[6]}]
set_property LOC SLICE_X161Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[7]}]
set_property LOC SLICE_X158Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[0]}]
set_property LOC SLICE_X158Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[2]}]
set_property LOC SLICE_X159Y282 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[4]}]
set_property LOC SLICE_X161Y281 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[5]}]
set_property LOC SLICE_X157Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[0]}]
set_property LOC SLICE_X157Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[1]}]
set_property LOC SLICE_X157Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[4]}]
set_property LOC SLICE_X157Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[5]}]
set_property LOC SLICE_X157Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[7]}]
set_property LOC SLICE_X159Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_r_reg]
set_property LOC SLICE_X162Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg]
set_property LOC SLICE_X161Y273 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_r_reg]
set_property LOC SLICE_X161Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[0]}]
set_property LOC SLICE_X163Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[1]}]
set_property LOC SLICE_X163Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[2]}]
set_property LOC SLICE_X163Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[3]}]
set_property LOC SLICE_X163Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[4]}]
set_property LOC SLICE_X163Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[5]}]
set_property LOC SLICE_X163Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[6]}]
set_property LOC SLICE_X163Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[7]}]
set_property LOC SLICE_X163Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[8]}]
set_property LOC SLICE_X163Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[0]}]
set_property LOC SLICE_X163Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[2]}]
set_property LOC SLICE_X163Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[3]}]
set_property LOC SLICE_X163Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[6]}]
set_property LOC SLICE_X160Y273 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_r_reg]
set_property LOC SLICE_X158Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[0]}]
set_property LOC SLICE_X158Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[1]}]
set_property LOC SLICE_X158Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[2]}]
set_property LOC SLICE_X158Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[3]}]
set_property LOC SLICE_X158Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[4]}]
set_property LOC SLICE_X158Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[5]}]
set_property LOC SLICE_X161Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[6]}]
set_property LOC SLICE_X161Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[7]}]
set_property LOC SLICE_X161Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[8]}]
set_property LOC SLICE_X161Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[9]}]
set_property LOC SLICE_X161Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[2]}]
set_property LOC SLICE_X156Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[3]}]
set_property LOC SLICE_X156Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[4]}]
set_property LOC SLICE_X156Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[5]}]
set_property LOC SLICE_X156Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[6]}]
set_property LOC SLICE_X156Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[7]}]
set_property LOC SLICE_X161Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[0]}]
set_property LOC SLICE_X161Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[1]}]
set_property LOC SLICE_X167Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[2]}]
set_property LOC SLICE_X166Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[3]}]
set_property LOC SLICE_X166Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[4]}]
set_property LOC SLICE_X166Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[5]}]
set_property LOC SLICE_X166Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[6]}]
set_property LOC SLICE_X166Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[7]}]
set_property LOC SLICE_X167Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg[0]}]
set_property LOC SLICE_X167Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg[1]}]
set_property LOC SLICE_X167Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_polarity_held_r_reg]
set_property LOC SLICE_X160Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[0]}]
set_property LOC SLICE_X159Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[1]}]
set_property LOC SLICE_X159Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[2]}]
set_property LOC SLICE_X159Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[3]}]
set_property LOC SLICE_X159Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[4]}]
set_property LOC SLICE_X159Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[5]}]
set_property LOC SLICE_X159Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[6]}]
set_property LOC SLICE_X159Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[7]}]
set_property LOC SLICE_X159Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[8]}]
set_property LOC SLICE_X163Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg]
set_property LOC SLICE_X160Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[0]}]
set_property LOC SLICE_X165Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[2]}]
set_property LOC SLICE_X165Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[4]}]
set_property LOC SLICE_X165Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[5]}]
set_property LOC SLICE_X165Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[6]}]
set_property LOC SLICE_X164Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[7]}]
set_property LOC SLICE_X165Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_too_small_r_reg]
set_property LOC SLICE_X168Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[0]}]
set_property LOC SLICE_X168Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[11]}]
set_property LOC SLICE_X166Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[1]}]
set_property LOC SLICE_X168Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[2]}]
set_property LOC SLICE_X168Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[4]}]
set_property LOC SLICE_X163Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[5]}]
set_property LOC SLICE_X168Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[6]}]
set_property LOC SLICE_X166Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[7]}]
set_property LOC SLICE_X168Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[8]}]
set_property LOC SLICE_X168Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[9]}]
set_property LOC SLICE_X163Y282 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[0]}]
set_property LOC SLICE_X162Y283 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[1]}]
set_property LOC SLICE_X162Y283 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[3]}]
set_property LOC SLICE_X162Y282 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[4]}]
set_property LOC SLICE_X162Y281 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[6]}]
set_property LOC SLICE_X168Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[0]}]
set_property LOC SLICE_X168Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[12]}]
set_property LOC SLICE_X168Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[1]}]
set_property LOC SLICE_X166Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg]
set_property LOC SLICE_X162Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg]
set_property LOC SLICE_X168Y281 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg[0]}]
set_property LOC SLICE_X160Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[0]}]
set_property LOC SLICE_X160Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[2]}]
set_property LOC SLICE_X160Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[4]}]
set_property LOC SLICE_X159Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[5]}]
set_property LOC SLICE_X170Y312 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg]
set_property LOC SLICE_X168Y300 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/pd_out_r_reg]
set_property LOC SLICE_X167Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/int_rd_cmd_n_reg[0]}]
set_property LOC SLICE_X167Y294 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/int_wr_cmd_n_reg[1]}]
set_property LOC SLICE_X168Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[0]}]
set_property LOC SLICE_X170Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[10]}]
set_property LOC SLICE_X169Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[11]}]
set_property LOC SLICE_X168Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[12]}]
set_property LOC SLICE_X168Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[13]}]
set_property LOC SLICE_X168Y285 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[14]}]
set_property LOC SLICE_X169Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[17]}]
set_property LOC SLICE_X168Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[19]}]
set_property LOC SLICE_X168Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[2]}]
set_property LOC SLICE_X170Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[4]}]
set_property LOC SLICE_X167Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_bw_rise0_reg[1]}]
set_property LOC SLICE_X167Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[16]}]
set_property LOC SLICE_X170Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[1]}]
set_property LOC SLICE_X167Y339 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[3]}]
set_property LOC SLICE_X164Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[5]}]
set_property LOC SLICE_X165Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[7]}]
set_property LOC SLICE_X165Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[0]}]
set_property LOC SLICE_X163Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[10]}]
set_property LOC SLICE_X165Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[11]}]
set_property LOC SLICE_X167Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[13]}]
set_property LOC SLICE_X167Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[14]}]
set_property LOC SLICE_X171Y328 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[15]}]
set_property LOC SLICE_X168Y330 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[16]}]
set_property LOC SLICE_X167Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[1]}]
set_property LOC SLICE_X167Y339 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[2]}]
set_property LOC SLICE_X165Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[3]}]
set_property LOC SLICE_X164Y342 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[4]}]
set_property LOC SLICE_X169Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[5]}]
set_property LOC SLICE_X167Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[6]}]
set_property LOC SLICE_X170Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[7]}]
set_property LOC SLICE_X165Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[8]}]
set_property LOC SLICE_X162Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[9]}]
set_property LOC SLICE_X165Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[0]}]
set_property LOC SLICE_X165Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[10]}]
set_property LOC SLICE_X167Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[11]}]
set_property LOC SLICE_X167Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[12]}]
set_property LOC SLICE_X169Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[13]}]
set_property LOC SLICE_X162Y332 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[14]}]
set_property LOC SLICE_X167Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[15]}]
set_property LOC SLICE_X163Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[16]}]
set_property LOC SLICE_X169Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[17]}]
set_property LOC SLICE_X168Y339 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[1]}]
set_property LOC SLICE_X162Y339 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[3]}]
set_property LOC SLICE_X163Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[5]}]
set_property LOC SLICE_X162Y339 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[6]}]
set_property LOC SLICE_X167Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[7]}]
set_property LOC SLICE_X163Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[8]}]
set_property LOC SLICE_X165Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[9]}]
set_property LOC SLICE_X167Y342 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[0]}]
set_property LOC SLICE_X164Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[10]}]
set_property LOC SLICE_X167Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[11]}]
set_property LOC SLICE_X163Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[12]}]
set_property LOC SLICE_X167Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[13]}]
set_property LOC SLICE_X164Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[14]}]
set_property LOC SLICE_X167Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[15]}]
set_property LOC SLICE_X165Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[17]}]
set_property LOC SLICE_X162Y339 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[1]}]
set_property LOC SLICE_X165Y340 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[2]}]
set_property LOC SLICE_X168Y339 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[3]}]
set_property LOC SLICE_X164Y342 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[4]}]
set_property LOC SLICE_X168Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[5]}]
set_property LOC SLICE_X167Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[7]}]
set_property LOC SLICE_X165Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[8]}]
set_property LOC SLICE_X168Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_fall1_2r_reg[1]}]
set_property LOC SLICE_X169Y321 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r_reg[1]}]
set_property LOC SLICE_X165Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[0]}]
set_property LOC SLICE_X165Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[10]}]
set_property LOC SLICE_X164Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[11]}]
set_property LOC SLICE_X162Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[12]}]
set_property LOC SLICE_X164Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[13]}]
set_property LOC SLICE_X165Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[14]}]
set_property LOC SLICE_X165Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[15]}]
set_property LOC SLICE_X168Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[16]}]
set_property LOC SLICE_X162Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[1]}]
set_property LOC SLICE_X165Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[2]}]
set_property LOC SLICE_X168Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[3]}]
set_property LOC SLICE_X163Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[4]}]
set_property LOC SLICE_X168Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[5]}]
set_property LOC SLICE_X167Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[7]}]
set_property LOC SLICE_X165Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[0]}]
set_property LOC SLICE_X165Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[10]}]
set_property LOC SLICE_X167Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[11]}]
set_property LOC SLICE_X165Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[12]}]
set_property LOC SLICE_X162Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[14]}]
set_property LOC SLICE_X166Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[15]}]
set_property LOC SLICE_X162Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[16]}]
set_property LOC SLICE_X168Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[17]}]
set_property LOC SLICE_X168Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[1]}]
set_property LOC SLICE_X164Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[2]}]
set_property LOC SLICE_X162Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[3]}]
set_property LOC SLICE_X164Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[4]}]
set_property LOC SLICE_X162Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[5]}]
set_property LOC SLICE_X162Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[6]}]
set_property LOC SLICE_X167Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[7]}]
set_property LOC SLICE_X162Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[8]}]
set_property LOC SLICE_X168Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[0]}]
set_property LOC SLICE_X169Y329 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[1]}]
set_property LOC SLICE_X169Y329 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[2]}]
set_property LOC SLICE_X168Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[3]}]
set_property LOC SLICE_X165Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[16]}]
set_property LOC SLICE_X169Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[1]}]
set_property LOC SLICE_X169Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[3]}]
set_property LOC SLICE_X164Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[5]}]
set_property LOC SLICE_X165Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[7]}]
set_property LOC SLICE_X162Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[10]}]
set_property LOC SLICE_X165Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[12]}]
set_property LOC SLICE_X166Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[13]}]
set_property LOC SLICE_X166Y258 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cal_stage2_start_r_reg]
set_property LOC SLICE_X168Y295 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[0]}]
set_property LOC SLICE_X168Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[10]}]
set_property LOC SLICE_X168Y295 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[2]}]
set_property LOC SLICE_X168Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[3]}]
set_property LOC SLICE_X168Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[5]}]
set_property LOC SLICE_X168Y294 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[7]}]
set_property LOC SLICE_X168Y294 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[9]}]
set_property LOC SLICE_X167Y293 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r_reg]
set_property LOC SLICE_X164Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/edge_adv_cal_start_r_reg]
set_property LOC SLICE_X164Y260 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_calib_complete_r_reg]
set_property LOC SLICE_X166Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_rd_cmd_r_reg[0]}]
set_property LOC SLICE_X166Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_cmd_r_reg[1]}]
set_property LOC SLICE_X169Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_data0_r_reg[16]}]
set_property LOC SLICE_X166Y289 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_data0_r_reg[34]}]
set_property LOC SLICE_X165Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[0]}]
set_property LOC SLICE_X165Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[12]}]
set_property LOC SLICE_X167Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[13]}]
set_property LOC SLICE_X167Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[14]}]
set_property LOC SLICE_X167Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[1]}]
set_property LOC SLICE_X167Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[2]}]
set_property LOC SLICE_X167Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[3]}]
set_property LOC SLICE_X167Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[4]}]
set_property LOC SLICE_X165Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[5]}]
set_property LOC SLICE_X165Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[8]}]
set_property LOC SLICE_X166Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rdlvl_stg1_start_r_reg]
set_property LOC SLICE_X169Y252 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_r_reg]
set_property LOC SLICE_X164Y268 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_stg1_r_reg]
set_property LOC SLICE_X164Y260 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_stg2_r_reg]
set_property LOC SLICE_X162Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[0]}]
set_property LOC SLICE_X162Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[1]}]
set_property LOC SLICE_X164Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[2]}]
set_property LOC SLICE_X164Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[3]}]
set_property LOC SLICE_X164Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[4]}]
set_property LOC SLICE_X163Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[5]}]
set_property LOC SLICE_X163Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[6]}]
set_property LOC SLICE_X163Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[8]}]
set_property LOC SLICE_X169Y286 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/io_fifo_rden_cal_done_r_reg[0]}]
set_property LOC SLICE_X169Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/io_fifo_rden_cal_done_r_reg[1]}]
set_property LOC SLICE_X168Y270 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_cnt_dec_reg]
set_property LOC SLICE_X168Y271 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_dec_done_reg]
set_property LOC SLICE_X168Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[0]}]
set_property LOC SLICE_X168Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[1]}]
set_property LOC SLICE_X168Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[2]}]
set_property LOC SLICE_X169Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[0]}]
set_property LOC SLICE_X169Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[1]}]
set_property LOC SLICE_X169Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[2]}]
set_property LOC SLICE_X169Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[3]}]
set_property LOC SLICE_X169Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[4]}]
set_property LOC SLICE_X170Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[5]}]
set_property LOC SLICE_X170Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[6]}]
set_property LOC SLICE_X170Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[7]}]
set_property LOC SLICE_X171Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[8]}]
set_property LOC SLICE_X170Y287 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/FSM_sequential_pc_ctl_ns_reg[0]}]
set_property LOC SLICE_X171Y287 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/FSM_sequential_pc_ctl_ns_reg[1]}]
set_property LOC SLICE_X170Y287 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg]
set_property LOC SLICE_X169Y286 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_reg]
set_property LOC SLICE_X169Y287 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_data_wr_en_reg]
set_property LOC SLICE_X171Y286 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg[2]}]
set_property LOC SLICE_X170Y286 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg[4]}]
set_property LOC SLICE_X171Y286 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg[4]}]
set_property LOC SLICE_X171Y286 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg[0]}]
set_property LOC SLICE_X171Y286 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg[5]}]
set_property LOC SLICE_X171Y306 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg[0]}]
set_property LOC SLICE_X170Y286 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg]
set_property LOC SLICE_X170Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common_reg]
set_property LOC SLICE_X170Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_0_reg[3]}]
set_property LOC SLICE_X171Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_2_reg[3]}]
set_property LOC SLICE_X171Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_fine_enable_reg]
set_property LOC SLICE_X171Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg]
set_property LOC SLICE_X171Y325 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[0]}]
set_property LOC SLICE_X170Y325 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[1]}]
set_property LOC SLICE_X171Y325 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[2]}]
set_property LOC SLICE_X170Y325 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[3]}]
set_property LOC SLICE_X171Y326 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[4]}]
set_property LOC SLICE_X171Y325 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[5]}]
set_property LOC SLICE_X171Y326 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[6]}]
set_property LOC SLICE_X171Y326 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[7]}]
set_property LOC SLICE_X171Y325 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[8]}]
set_property LOC SLICE_X170Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[10]}]
set_property LOC SLICE_X168Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[11]}]
set_property LOC SLICE_X168Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[12]}]
set_property LOC SLICE_X164Y332 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X169Y331 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]}]
set_property LOC SLICE_X164Y332 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X168Y328 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X169Y332 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X169Y332 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X169Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]}]
set_property LOC SLICE_X170Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[0]}]
set_property LOC SLICE_X170Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[1]}]
set_property LOC SLICE_X170Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[2]}]
set_property LOC SLICE_X169Y292 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[0]}]
set_property LOC SLICE_X169Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[1]}]
set_property LOC SLICE_X169Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[3]}]
set_property LOC SLICE_X169Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[5]}]
set_property LOC SLICE_X171Y293 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w_reg]
set_property LOC SLICE_X169Y319 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w_reg]
set_property LOC SLICE_X170Y292 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en_reg]
set_property LOC SLICE_X171Y293 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done_reg]
set_property LOC SLICE_X170Y293 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en_reg]
set_property LOC SLICE_X170Y294 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[0]}]
set_property LOC SLICE_X170Y294 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[1]}]
set_property LOC SLICE_X164Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X165Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]}]
set_property LOC SLICE_X171Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X164Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X164Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X164Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X164Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]}]
set_property LOC SLICE_X169Y295 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[0]}]
set_property LOC SLICE_X169Y295 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[1]}]
set_property LOC SLICE_X169Y295 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[2]}]
set_property LOC SLICE_X167Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[0]}]
set_property LOC SLICE_X168Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[1]}]
set_property LOC SLICE_X167Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[3]}]
set_property LOC SLICE_X167Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[5]}]
set_property LOC SLICE_X170Y296 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_enable_w_reg]
set_property LOC SLICE_X170Y326 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_inc_w_reg]
set_property LOC SLICE_X170Y295 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_skew_delay_en_reg]
set_property LOC SLICE_X170Y296 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en_reg]
set_property LOC SLICE_X169Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[0]}]
set_property LOC SLICE_X169Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[1]}]
set_property LOC SLICE_X170Y267 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_fine_enable_reg]
set_property LOC SLICE_X170Y267 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_sel_fine_oclk_delay_reg]
set_property LOC SLICE_X171Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[0]}]
set_property LOC SLICE_X170Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[1]}]
set_property LOC SLICE_X171Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[2]}]
set_property LOC SLICE_X171Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[3]}]
set_property LOC SLICE_X171Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[4]}]
set_property LOC SLICE_X170Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[5]}]
set_property LOC SLICE_X169Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[6]}]
set_property LOC SLICE_X171Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[7]}]
set_property LOC SLICE_X171Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[8]}]
set_property LOC SLICE_X159Y328 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg]
set_property LOC SLICE_X158Y332 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.first_mode_load_pulse_set_reg]
set_property LOC SLICE_X159Y332 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.first_mode_load_pulse_r1_reg]
set_property LOC SLICE_X161Y327 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.cmd_clk_en_r_reg]
set_property LOC SLICE_X165Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[8]}]
set_property LOC SLICE_X165Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[6]}]
set_property LOC SLICE_X162Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[30]}]
set_property LOC SLICE_X162Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[29]}]
set_property LOC SLICE_X169Y256 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X168Y256 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]}]
set_property LOC SLICE_X168Y255 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X171Y258 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X169Y256 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X169Y256 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X169Y257 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]}]
set_property LOC SLICE_X170Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt_reg[0]}]
set_property LOC SLICE_X170Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt_reg[1]}]
set_property LOC SLICE_X170Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt_reg[2]}]
set_property LOC SLICE_X171Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[0]}]
set_property LOC SLICE_X171Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[1]}]
set_property LOC SLICE_X171Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[3]}]
set_property LOC SLICE_X171Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[5]}]
set_property LOC SLICE_X171Y267 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_enable_w_reg]
set_property LOC SLICE_X170Y268 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_inc_w_reg]
set_property LOC SLICE_X169Y268 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_skew_delay_en_reg]
set_property LOC SLICE_X171Y267 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en_reg]
set_property LOC SLICE_X169Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[0]}]
set_property LOC SLICE_X169Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[1]}]
set_property LOC SLICE_X169Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[3]}]
set_property LOC SLICE_X160Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[22]}]
set_property LOC SLICE_X161Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[21]}]
set_property LOC SLICE_X161Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[19]}]
set_property LOC SLICE_X161Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[18]}]
set_property LOC SLICE_X161Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[17]}]
set_property LOC SLICE_X161Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[16]}]
set_property LOC SLICE_X169Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[13]}]
set_property LOC SLICE_X162Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[12]}]
set_property LOC SLICE_X169Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[11]}]
set_property LOC SLICE_X169Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[10]}]
set_property LOC SLICE_X164Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[9]}]
set_property LOC SLICE_X164Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[8]}]
set_property LOC SLICE_X164Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[7]}]
set_property LOC SLICE_X164Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[6]}]
set_property LOC SLICE_X164Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[31]}]
set_property LOC SLICE_X164Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[30]}]
set_property LOC SLICE_X164Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[29]}]
set_property LOC SLICE_X164Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[28]}]
set_property LOC SLICE_X164Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[27]}]
set_property LOC SLICE_X164Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[26]}]
set_property LOC SLICE_X164Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[25]}]
set_property LOC SLICE_X164Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[24]}]
set_property LOC SLICE_X164Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[23]}]
set_property LOC SLICE_X164Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[22]}]
set_property LOC SLICE_X164Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[21]}]
set_property LOC SLICE_X164Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[20]}]
set_property LOC SLICE_X164Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[19]}]
set_property LOC SLICE_X164Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[18]}]
set_property LOC SLICE_X164Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[17]}]
set_property LOC SLICE_X164Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[16]}]
set_property LOC SLICE_X164Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[15]}]
set_property LOC SLICE_X164Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[14]}]
set_property LOC SLICE_X164Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[13]}]
set_property LOC SLICE_X164Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[12]}]
set_property LOC SLICE_X164Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[11]}]
set_property LOC SLICE_X164Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[10]}]
set_property LOC SLICE_X163Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r_reg]
set_property LOC SLICE_X169Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[7]}]
set_property LOC SLICE_X169Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[6]}]
set_property LOC SLICE_X167Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[5]}]
set_property LOC SLICE_X169Y324 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[45]}]
set_property LOC SLICE_X166Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[41]}]
set_property LOC SLICE_X166Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[38]}]
set_property LOC SLICE_X166Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[36]}]
set_property LOC SLICE_X168Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[28]}]
set_property LOC SLICE_X165Y284 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X164Y284 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]}]
set_property LOC SLICE_X171Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X165Y284 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X165Y284 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X165Y284 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X164Y285 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]}]
set_property LOC SLICE_X168Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[0]}]
set_property LOC SLICE_X168Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[1]}]
set_property LOC SLICE_X168Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[2]}]
set_property LOC SLICE_X171Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[0]}]
set_property LOC SLICE_X171Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[1]}]
set_property LOC SLICE_X171Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[3]}]
set_property LOC SLICE_X170Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[5]}]
set_property LOC SLICE_X170Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w_reg]
set_property LOC SLICE_X171Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w_reg]
set_property LOC SLICE_X168Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en_reg]
set_property LOC SLICE_X170Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done_reg]
set_property LOC SLICE_X170Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en_reg]
set_property LOC SLICE_X169Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[0]}]
set_property LOC SLICE_X169Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[1]}]
set_property LOC SLICE_X169Y260 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_en_reg]
set_property LOC SLICE_X171Y260 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_edge_adv_reg]
set_property LOC SLICE_X170Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_enable_reg]
set_property LOC SLICE_X170Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_inc_reg]
set_property LOC SLICE_X171Y231 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[0]}]
set_property LOC SLICE_X171Y231 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[1]}]
set_property LOC SLICE_X171Y231 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[2]}]
set_property LOC SLICE_X171Y232 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[3]}]
set_property LOC SLICE_X171Y232 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[4]}]
set_property LOC SLICE_X171Y231 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[5]}]
set_property LOC SLICE_X169Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[0]}]
set_property LOC SLICE_X169Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[1]}]
set_property LOC SLICE_X168Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[0]}]
set_property LOC SLICE_X167Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[1]}]
set_property LOC SLICE_X168Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[3]}]
set_property LOC SLICE_X168Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[5]}]
set_property LOC SLICE_X169Y272 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done_reg]
set_property LOC SLICE_X168Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[26]}]
set_property LOC SLICE_X168Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[24]}]
set_property LOC SLICE_X168Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[22]}]
set_property LOC SLICE_X161Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[20]}]
set_property LOC SLICE_X169Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[17]}]
set_property LOC SLICE_X169Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[16]}]
set_property LOC SLICE_X168Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[14]}]
set_property LOC SLICE_X161Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[12]}]
set_property LOC SLICE_X169Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[11]}]
set_property LOC SLICE_X161Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[10]}]
set_property LOC SLICE_X159Y334 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse_reg]
set_property LOC SLICE_X158Y334 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d2_reg]
set_property LOC SLICE_X158Y334 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d1_reg]
set_property LOC SLICE_X161Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld_reg]
set_property LOC SLICE_X159Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out_reg[0]}]
set_property LOC SLICE_X159Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[9]}]
set_property LOC SLICE_X160Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[8]}]
set_property LOC SLICE_X161Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[7]}]
set_property LOC SLICE_X161Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[6]}]
set_property LOC SLICE_X161Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[5]}]
set_property LOC SLICE_X161Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[4]}]
set_property LOC SLICE_X161Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[3]}]
set_property LOC SLICE_X160Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[2]}]
set_property LOC SLICE_X163Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[20]}]
set_property LOC SLICE_X159Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[1]}]
set_property LOC SLICE_X163Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[19]}]
set_property LOC SLICE_X159Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[18]}]
set_property LOC SLICE_X163Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[17]}]
set_property LOC SLICE_X168Y235 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg]
set_property LOC SLICE_X168Y235 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg]
set_property LOC SLICE_X167Y234 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X167Y235 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X167Y235 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X170Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[0]}]
set_property LOC SLICE_X170Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[2]}]
set_property LOC SLICE_X171Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[0]}]
set_property LOC SLICE_X170Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[1]}]
set_property LOC SLICE_X171Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[0]}]
set_property LOC SLICE_X171Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[1]}]
set_property LOC SLICE_X171Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[3]}]
set_property LOC SLICE_X171Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[5]}]
set_property LOC SLICE_X170Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done_reg]
set_property LOC SLICE_X163Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[16]}]
set_property LOC SLICE_X159Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[15]}]
set_property LOC SLICE_X159Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[14]}]
set_property LOC SLICE_X158Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[13]}]
set_property LOC SLICE_X158Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[12]}]
set_property LOC SLICE_X159Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[11]}]
set_property LOC SLICE_X159Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[10]}]
set_property LOC SLICE_X165Y332 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_bl_larger_reg]
set_property LOC SLICE_X168Y331 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger_reg]
set_property LOC SLICE_X160Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[2]}]
set_property LOC SLICE_X160Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[0]}]
set_property LOC SLICE_X159Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_load_pulse_reg]
set_property LOC SLICE_X166Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_reg[9]}]
set_property LOC SLICE_X161Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[29]}]
set_property LOC SLICE_X167Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[28]}]
set_property LOC SLICE_X167Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[27]}]
set_property LOC SLICE_X162Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[26]}]
set_property LOC SLICE_X162Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[25]}]
set_property LOC SLICE_X163Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[17]}]
set_property LOC SLICE_X169Y244 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg]
set_property LOC SLICE_X169Y244 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg]
set_property LOC SLICE_X169Y244 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X169Y244 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X168Y243 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X169Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[0]}]
set_property LOC SLICE_X169Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[2]}]
set_property LOC SLICE_X165Y244 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/if_empty_r_reg]
set_property LOC SLICE_X163Y244 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/max_lat_done_r_reg}]
set_property LOC SLICE_X163Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[14]}]
set_property LOC SLICE_X162Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[13]}]
set_property LOC SLICE_X159Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[12]}]
set_property LOC SLICE_X163Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[11]}]
set_property LOC SLICE_X162Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[10]}]
set_property LOC SLICE_X163Y330 [get_cells u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg_reg]
set_property LOC SLICE_X168Y325 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress_reg]
set_property LOC SLICE_X169Y325 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress_reg]
set_property LOC SLICE_X168Y323 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdp_valid_o_reg]
set_property LOC SLICE_X167Y325 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress_reg]
set_property LOC SLICE_X166Y322 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/qdr_rd_cmd_o_reg]
set_property LOC SLICE_X168Y322 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd_r_reg]
set_property LOC SLICE_X168Y324 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[3]}]
set_property LOC SLICE_X168Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[2]}]
set_property LOC SLICE_X167Y324 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[1]}]
set_property LOC SLICE_X168Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[0]}]
set_property LOC SLICE_X168Y324 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_wr_pending_r1_reg]
set_property LOC SLICE_X168Y323 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_reg_reg[0]}]
set_property LOC SLICE_X167Y322 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_o_reg[0]}]
set_property LOC SLICE_X167Y324 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy_reg]
set_property LOC SLICE_X166Y322 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg]
set_property LOC SLICE_X165Y323 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[9]}]
set_property LOC SLICE_X166Y324 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[8]}]
set_property LOC SLICE_X166Y324 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[7]}]
set_property LOC SLICE_X166Y324 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[6]}]
set_property LOC SLICE_X166Y323 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[5]}]
set_property LOC SLICE_X165Y323 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[4]}]
set_property LOC SLICE_X167Y323 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[3]}]
set_property LOC SLICE_X163Y243 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[0]}]
set_property LOC SLICE_X163Y243 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[2]}]
set_property LOC SLICE_X164Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[0]}]
set_property LOC SLICE_X165Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[2]}]
set_property LOC SLICE_X167Y323 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[2]}]
set_property LOC SLICE_X167Y323 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[1]}]
set_property LOC SLICE_X164Y323 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[10]}]
set_property LOC SLICE_X167Y323 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[0]}]
set_property LOC SLICE_X171Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[9]}]
set_property LOC SLICE_X170Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[8]}]
set_property LOC SLICE_X171Y316 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[7]}]
set_property LOC SLICE_X171Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[6]}]
set_property LOC SLICE_X167Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[5]}]
set_property LOC SLICE_X171Y316 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[3]}]
set_property LOC SLICE_X168Y316 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[1]}]
set_property LOC SLICE_X168Y321 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[19]}]
set_property LOC SLICE_X171Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[18]}]
set_property LOC SLICE_X169Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[17]}]
set_property LOC SLICE_X168Y321 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[16]}]
set_property LOC SLICE_X169Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[15]}]
set_property LOC SLICE_X168Y321 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[14]}]
set_property LOC SLICE_X169Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[13]}]
set_property LOC SLICE_X169Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[12]}]
set_property LOC SLICE_X168Y316 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[11]}]
set_property LOC SLICE_X171Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[10]}]
set_property LOC SLICE_X168Y316 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[0]}]
set_property LOC SLICE_X170Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[9]}]
set_property LOC SLICE_X168Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[8]}]
set_property LOC SLICE_X170Y316 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[7]}]
set_property LOC SLICE_X170Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[6]}]
set_property LOC SLICE_X168Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[5]}]
set_property LOC SLICE_X170Y315 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[4]}]
set_property LOC SLICE_X170Y315 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[3]}]
set_property LOC SLICE_X168Y315 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[2]}]
set_property LOC SLICE_X167Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[0]}]
set_property LOC SLICE_X167Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[2]}]
set_property LOC SLICE_X159Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[0]}]
set_property LOC SLICE_X159Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[1]}]
set_property LOC SLICE_X170Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[40]}]
set_property LOC SLICE_X170Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[41]}]
set_property LOC SLICE_X170Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[42]}]
set_property LOC SLICE_X170Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[43]}]
set_property LOC SLICE_X171Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[85]}]
set_property LOC SLICE_X171Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[86]}]
set_property LOC SLICE_X171Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[87]}]
set_property LOC SLICE_X171Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[88]}]
set_property LOC SLICE_X171Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[89]}]
set_property LOC SLICE_X168Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[0]}]
set_property LOC SLICE_X168Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[1]}]
set_property LOC SLICE_X169Y264 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r_reg]
set_property LOC SLICE_X166Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[0]}]
set_property LOC SLICE_X166Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[1]}]
set_property LOC SLICE_X166Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[2]}]
set_property LOC SLICE_X166Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[4]}]
set_property LOC SLICE_X169Y262 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/first_lane_r_reg]
set_property LOC SLICE_X169Y264 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r_reg]
set_property LOC SLICE_X169Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[0]}]
set_property LOC SLICE_X168Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[1]}]
set_property LOC SLICE_X166Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[2]}]
set_property LOC SLICE_X164Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[3]}]
set_property LOC SLICE_X167Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[0]}]
set_property LOC SLICE_X167Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[1]}]
set_property LOC SLICE_X166Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[2]}]
set_property LOC SLICE_X167Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[3]}]
set_property LOC SLICE_X167Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[4]}]
set_property LOC SLICE_X165Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[5]}]
set_property LOC SLICE_X164Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[0]}]
set_property LOC SLICE_X161Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[1]}]
set_property LOC SLICE_X165Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[2]}]
set_property LOC SLICE_X159Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[3]}]
set_property LOC SLICE_X160Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[4]}]
set_property LOC SLICE_X160Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[5]}]
set_property LOC SLICE_X167Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[0]}]
set_property LOC SLICE_X167Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[1]}]
set_property LOC SLICE_X168Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[2]}]
set_property LOC SLICE_X168Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[3]}]
set_property LOC SLICE_X167Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[4]}]
set_property LOC SLICE_X168Y262 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r_reg]
set_property LOC SLICE_X170Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r_reg[0]}]
set_property LOC SLICE_X168Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[0]}]
set_property LOC SLICE_X169Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[3]}]
set_property LOC SLICE_X169Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[4]}]
set_property LOC SLICE_X169Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[5]}]
set_property LOC SLICE_X169Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_lane_r_reg[0]}]
set_property LOC SLICE_X162Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[0]}]
set_property LOC SLICE_X159Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[1]}]
set_property LOC SLICE_X159Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[2]}]
set_property LOC SLICE_X162Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[3]}]
set_property LOC SLICE_X157Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[4]}]
set_property LOC SLICE_X158Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[5]}]
set_property LOC SLICE_X160Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[0]}]
set_property LOC SLICE_X161Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[1]}]
set_property LOC SLICE_X160Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[2]}]
set_property LOC SLICE_X161Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[3]}]
set_property LOC SLICE_X159Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[4]}]
set_property LOC SLICE_X159Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[5]}]
set_property LOC SLICE_X159Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[1]}]
set_property LOC SLICE_X156Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[2]}]
set_property LOC SLICE_X156Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[3]}]
set_property LOC SLICE_X167Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/prev_match_r_reg]
set_property LOC SLICE_X168Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[0]}]
set_property LOC SLICE_X167Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[10]}]
set_property LOC SLICE_X168Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[11]}]
set_property LOC SLICE_X166Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[12]}]
set_property LOC SLICE_X168Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[13]}]
set_property LOC SLICE_X168Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[14]}]
set_property LOC SLICE_X168Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[15]}]
set_property LOC SLICE_X168Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[16]}]
set_property LOC SLICE_X171Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[17]}]
set_property LOC SLICE_X164Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[18]}]
set_property LOC SLICE_X164Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[19]}]
set_property LOC SLICE_X168Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[1]}]
set_property LOC SLICE_X165Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[20]}]
set_property LOC SLICE_X164Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[21]}]
set_property LOC SLICE_X166Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[22]}]
set_property LOC SLICE_X166Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[23]}]
set_property LOC SLICE_X165Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[24]}]
set_property LOC SLICE_X165Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[25]}]
set_property LOC SLICE_X165Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[26]}]
set_property LOC SLICE_X164Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[27]}]
set_property LOC SLICE_X164Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[28]}]
set_property LOC SLICE_X168Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[2]}]
set_property LOC SLICE_X164Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[31]}]
set_property LOC SLICE_X164Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[32]}]
set_property LOC SLICE_X165Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[35]}]
set_property LOC SLICE_X169Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[3]}]
set_property LOC SLICE_X169Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[4]}]
set_property LOC SLICE_X170Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[5]}]
set_property LOC SLICE_X169Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[6]}]
set_property LOC SLICE_X170Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[7]}]
set_property LOC SLICE_X170Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[8]}]
set_property LOC SLICE_X167Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[9]}]
set_property LOC SLICE_X156Y262 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_en_stg2_f_r_reg]
set_property LOC SLICE_X167Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_r_reg]
set_property LOC SLICE_X164Y264 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg]
set_property LOC SLICE_X165Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r_reg]
set_property LOC SLICE_X164Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg[0]}]
set_property LOC SLICE_X166Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg[1]}]
set_property LOC SLICE_X165Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[0]}]
set_property LOC SLICE_X164Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[1]}]
set_property LOC SLICE_X164Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[2]}]
set_property LOC SLICE_X164Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[3]}]
set_property LOC SLICE_X165Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[4]}]
set_property LOC SLICE_X164Y265 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[5]}]
set_property LOC SLICE_X157Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[0]}]
set_property LOC SLICE_X157Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[1]}]
set_property LOC SLICE_X157Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[2]}]
set_property LOC SLICE_X156Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[3]}]
set_property LOC SLICE_X158Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[4]}]
set_property LOC SLICE_X157Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[5]}]
set_property LOC SLICE_X168Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r_reg]
set_property LOC SLICE_X169Y254 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[0]}]
set_property LOC SLICE_X169Y254 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[1]}]
set_property LOC SLICE_X169Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[2]}]
set_property LOC SLICE_X169Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[4]}]
set_property LOC SLICE_X165Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg[0]}]
set_property LOC SLICE_X165Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg[1]}]
set_property LOC SLICE_X165Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg[0]}]
set_property LOC SLICE_X164Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg[1]}]
set_property LOC SLICE_X163Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[0]}]
set_property LOC SLICE_X162Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[1]}]
set_property LOC SLICE_X161Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[2]}]
set_property LOC SLICE_X161Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[3]}]
set_property LOC SLICE_X161Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[4]}]
set_property LOC SLICE_X160Y262 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r_reg]
set_property LOC SLICE_X169Y249 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.cal_stage2_done_reg]
set_property LOC SLICE_X163Y246 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]}]
set_property LOC SLICE_X166Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].lat_adj_done_reg[0]}]
set_property LOC SLICE_X169Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][0]}]
set_property LOC SLICE_X168Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][1]}]
set_property LOC SLICE_X168Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]}]
set_property LOC SLICE_X168Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][3]}]
set_property LOC SLICE_X168Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]}]
set_property LOC SLICE_X164Y247 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]}]
set_property LOC SLICE_X166Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].lat_adj_done_reg[1]}]
set_property LOC SLICE_X170Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][0]}]
set_property LOC SLICE_X169Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][1]}]
set_property LOC SLICE_X168Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]}]
set_property LOC SLICE_X169Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][3]}]
set_property LOC SLICE_X168Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]}]
set_property LOC SLICE_X166Y251 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/bl4_rd_cmd_int_r_reg]
set_property LOC SLICE_X170Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg[0]}]
set_property LOC SLICE_X171Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg[1]}]
set_property LOC SLICE_X166Y251 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_done_reg]
set_property LOC SLICE_X164Y258 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_2r_reg_r]
set_property LOC SLICE_X164Y258 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_r]
set_property LOC SLICE_X164Y258 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_r]
set_property LOC SLICE_X167Y258 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_5r_reg]
set_property LOC SLICE_X166Y251 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_r_reg]
set_property LOC SLICE_X167Y241 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_reg]
set_property LOC SLICE_X165Y243 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg]
set_property LOC SLICE_X165Y245 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r_reg]
set_property LOC SLICE_X166Y248 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg]
set_property LOC SLICE_X169Y259 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/inc_byte_cnt_reg]
set_property LOC SLICE_X164Y248 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_lat_done_reg]
set_property LOC SLICE_X166Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[0]}]
set_property LOC SLICE_X166Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[1]}]
set_property LOC SLICE_X166Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[2]}]
set_property LOC SLICE_X164Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[3]}]
set_property LOC SLICE_X164Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[4]}]
set_property LOC SLICE_X164Y250 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_done_reg]
set_property LOC SLICE_X164Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[0]}]
set_property LOC SLICE_X165Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[1]}]
set_property LOC SLICE_X165Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[2]}]
set_property LOC SLICE_X165Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[3]}]
set_property LOC SLICE_X162Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_bslip_vld_reg[0]}]
set_property LOC SLICE_X167Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_vld_reg[0]}]
set_property LOC SLICE_X161Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[0]}]
set_property LOC SLICE_X161Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[1]}]
set_property LOC SLICE_X161Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[2]}]
set_property LOC SLICE_X161Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[3]}]
set_property LOC SLICE_X163Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[4]}]
set_property LOC SLICE_X163Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[5]}]
set_property LOC SLICE_X163Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[6]}]
set_property LOC SLICE_X163Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[7]}]
set_property LOC SLICE_X167Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_vld_reg[0]}]
set_property LOC SLICE_X168Y245 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][0]}]
set_property LOC SLICE_X165Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][1]}]
set_property LOC SLICE_X165Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][2]}]
set_property LOC SLICE_X168Y244 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][3]}]
set_property LOC SLICE_X165Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][4]}]
set_property LOC SLICE_X167Y247 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][0]}]
set_property LOC SLICE_X167Y247 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][1]}]
set_property LOC SLICE_X167Y247 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][2]}]
set_property LOC SLICE_X167Y247 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][3]}]
set_property LOC SLICE_X167Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_measured_reg[0]}]
set_property LOC SLICE_X167Y245 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][0]}]
set_property LOC SLICE_X167Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][1]}]
set_property LOC SLICE_X167Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][2]}]
set_property LOC SLICE_X167Y244 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][3]}]
set_property LOC SLICE_X167Y248 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][4]}]
set_property LOC SLICE_X167Y252 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].phase_bslip_vld_chk_reg[0]}]
set_property LOC SLICE_X163Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_bslip_vld_reg[0]}]
set_property LOC SLICE_X168Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_vld_reg[0]}]
set_property LOC SLICE_X169Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_bslip_vld_reg[0]}]
set_property LOC SLICE_X160Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[0]}]
set_property LOC SLICE_X160Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[1]}]
set_property LOC SLICE_X162Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[2]}]
set_property LOC SLICE_X160Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[3]}]
set_property LOC SLICE_X163Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[4]}]
set_property LOC SLICE_X160Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[5]}]
set_property LOC SLICE_X162Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[6]}]
set_property LOC SLICE_X162Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[8]}]
set_property LOC SLICE_X162Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_vld_reg[0]}]
set_property LOC SLICE_X166Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_bslip_vld_reg[1]}]
set_property LOC SLICE_X169Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_vld_reg[1]}]
set_property LOC SLICE_X167Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[10]}]
set_property LOC SLICE_X167Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[11]}]
set_property LOC SLICE_X167Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[13]}]
set_property LOC SLICE_X169Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[14]}]
set_property LOC SLICE_X167Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[15]}]
set_property LOC SLICE_X169Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[16]}]
set_property LOC SLICE_X166Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_vld_reg[1]}]
set_property LOC SLICE_X169Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][0]}]
set_property LOC SLICE_X168Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][1]}]
set_property LOC SLICE_X169Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][2]}]
set_property LOC SLICE_X168Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][3]}]
set_property LOC SLICE_X169Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][4]}]
set_property LOC SLICE_X170Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][0]}]
set_property LOC SLICE_X170Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][1]}]
set_property LOC SLICE_X171Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][2]}]
set_property LOC SLICE_X170Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][3]}]
set_property LOC SLICE_X168Y247 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_measured_reg[1]}]
set_property LOC SLICE_X165Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][0]}]
set_property LOC SLICE_X167Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][1]}]
set_property LOC SLICE_X165Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][2]}]
set_property LOC SLICE_X167Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][3]}]
set_property LOC SLICE_X165Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][4]}]
set_property LOC SLICE_X163Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_bslip_vld_reg[1]}]
set_property LOC SLICE_X168Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_vld_reg[1]}]
set_property LOC SLICE_X168Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_bslip_vld_reg[1]}]
set_property LOC SLICE_X163Y237 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[10]}]
set_property LOC SLICE_X162Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[11]}]
set_property LOC SLICE_X163Y237 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[12]}]
set_property LOC SLICE_X165Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[13]}]
set_property LOC SLICE_X164Y237 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[14]}]
set_property LOC SLICE_X165Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[15]}]
set_property LOC SLICE_X163Y237 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[16]}]
set_property LOC SLICE_X162Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[17]}]
set_property LOC SLICE_X163Y237 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[9]}]
set_property LOC SLICE_X164Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_vld_reg[1]}]
set_property LOC SLICE_X168Y258 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_reg]
set_property LOC SLICE_X168Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[0]}]
set_property LOC SLICE_X168Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[1]}]
set_property LOC SLICE_X168Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[3]}]
set_property LOC SLICE_X164Y245 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[0]}]
set_property LOC SLICE_X164Y245 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[1]}]
set_property LOC SLICE_X164Y245 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[3]}]
set_property LOC SLICE_X167Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[0]}]
set_property LOC SLICE_X167Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[1]}]
set_property LOC SLICE_X167Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[3]}]
set_property LOC SLICE_X167Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]}]
set_property LOC SLICE_X166Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].data_valid_int_r1_reg[1]}]
set_property LOC SLICE_X164Y324 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/AC1_G_E1_reg]
set_property LOC SLICE_X165Y324 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/AC2_G_E2_reg]
set_property LOC SLICE_X163Y322 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[0]}]
set_property LOC SLICE_X162Y324 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[10]}]
set_property LOC SLICE_X162Y324 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[11]}]
set_property LOC SLICE_X162Y324 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[12]}]
set_property LOC SLICE_X162Y325 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[13]}]
set_property LOC SLICE_X162Y325 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[14]}]
set_property LOC SLICE_X162Y325 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[15]}]
set_property LOC SLICE_X162Y325 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[16]}]
set_property LOC SLICE_X162Y326 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[17]}]
set_property LOC SLICE_X162Y326 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[18]}]
set_property LOC SLICE_X162Y326 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[19]}]
set_property LOC SLICE_X162Y322 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[1]}]
set_property LOC SLICE_X162Y326 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[20]}]
set_property LOC SLICE_X162Y327 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[21]}]
set_property LOC SLICE_X162Y327 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[22]}]
set_property LOC SLICE_X162Y327 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[23]}]
set_property LOC SLICE_X162Y327 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[24]}]
set_property LOC SLICE_X162Y328 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[25]}]
set_property LOC SLICE_X162Y328 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[26]}]
set_property LOC SLICE_X162Y328 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[27]}]
set_property LOC SLICE_X162Y328 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[28]}]
set_property LOC SLICE_X162Y329 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[29]}]
set_property LOC SLICE_X162Y322 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[2]}]
set_property LOC SLICE_X162Y329 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[30]}]
set_property LOC SLICE_X162Y329 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[31]}]
set_property LOC SLICE_X162Y322 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[3]}]
set_property LOC SLICE_X162Y322 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[4]}]
set_property LOC SLICE_X162Y323 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[5]}]
set_property LOC SLICE_X162Y323 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[6]}]
set_property LOC SLICE_X162Y323 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[7]}]
set_property LOC SLICE_X162Y323 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[8]}]
set_property LOC SLICE_X162Y324 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[9]}]
set_property LOC SLICE_X158Y332 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_state_reg[0]}]
set_property LOC SLICE_X158Y332 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_state_reg[1]}]
set_property LOC SLICE_X158Y330 [get_cells {u_traffic_gen_top/u_init_mem_pattern_ctr/current_state_reg[3]}]
set_property LOC SLICE_X160Y324 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached_reg]
set_property LOC SLICE_X163Y323 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/lower_end_matched_reg]
set_property LOC SLICE_X167Y325 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg]
set_property LOC SLICE_X162Y332 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg_reg]
set_property LOC SLICE_X163Y324 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/memc_wr_en_r_reg]
set_property LOC SLICE_X163Y330 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/run_traffic_o_reg]
set_property LOC SLICE_X164Y324 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/upper_end_matched_reg]
set_property LOC SLICE_X168Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[32]}]
set_property LOC SLICE_X170Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[33]}]
set_property LOC SLICE_X168Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[34]}]
set_property LOC SLICE_X168Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[35]}]
set_property LOC SLICE_X169Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[36]}]
set_property LOC SLICE_X162Y334 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[37]}]
set_property LOC SLICE_X169Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[38]}]
set_property LOC SLICE_X168Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[39]}]
set_property LOC SLICE_X163Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[40]}]
set_property LOC SLICE_X169Y335 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[41]}]
set_property LOC SLICE_X164Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[42]}]
set_property LOC SLICE_X163Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[45]}]
set_property LOC SLICE_X165Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[46]}]
set_property LOC SLICE_X167Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[47]}]
set_property LOC SLICE_X164Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[49]}]
set_property LOC SLICE_X165Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[54]}]
set_property LOC SLICE_X170Y337 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[55]}]
set_property LOC SLICE_X167Y335 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[56]}]
set_property LOC SLICE_X170Y337 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[57]}]
set_property LOC SLICE_X163Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[58]}]
set_property LOC SLICE_X164Y335 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[59]}]
set_property LOC SLICE_X167Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[63]}]
set_property LOC SLICE_X161Y318 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy_reg]
set_property LOC SLICE_X161Y318 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/prefetch_reg]
set_property LOC SLICE_X159Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[0]}]
set_property LOC SLICE_X158Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[10]}]
set_property LOC SLICE_X158Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[1]}]
set_property LOC SLICE_X158Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[2]}]
set_property LOC SLICE_X159Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[3]}]
set_property LOC SLICE_X159Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[4]}]
set_property LOC SLICE_X158Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[5]}]
set_property LOC SLICE_X158Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[6]}]
set_property LOC SLICE_X158Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[7]}]
set_property LOC SLICE_X159Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[8]}]
set_property LOC SLICE_X159Y317 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[9]}]
set_property LOC SLICE_X164Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_reg[5]}]
set_property LOC SLICE_X164Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_reg[6]}]
set_property LOC SLICE_X164Y320 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room_reg]
set_property LOC SLICE_X164Y321 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/gen_v6_cmd_rdy.cmd_rdy_o_reg]
set_property LOC SLICE_X166Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[0]}]
set_property LOC SLICE_X167Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[2]}]
set_property LOC SLICE_X164Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[4]}]
set_property LOC SLICE_X167Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[5]}]
set_property LOC SLICE_X164Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[6]}]
set_property LOC SLICE_X164Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[0]}]
set_property LOC SLICE_X164Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[2]}]
set_property LOC SLICE_X165Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[4]}]
set_property LOC SLICE_X167Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[5]}]
set_property LOC SLICE_X164Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[6]}]
set_property LOC SLICE_X161Y319 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_en_r_reg]
set_property LOC SLICE_X161Y321 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty_reg]
set_property LOC SLICE_X162Y321 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full_reg]
set_property LOC SLICE_X168Y315 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[1]}]
set_property LOC SLICE_X168Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[19]}]
set_property LOC SLICE_X170Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[18]}]
set_property LOC SLICE_X168Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[17]}]
set_property LOC SLICE_X168Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[16]}]
set_property LOC SLICE_X168Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[15]}]
set_property LOC SLICE_X168Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[14]}]
set_property LOC SLICE_X168Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[13]}]
set_property LOC SLICE_X161Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X161Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X161Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[3]}]
set_property LOC SLICE_X159Y321 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X158Y321 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X160Y321 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[3]}]
set_property LOC SLICE_X167Y321 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt_reg[0]}]
set_property LOC SLICE_X167Y322 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt_reg[1]}]
set_property LOC SLICE_X165Y321 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done_reg]
set_property LOC SLICE_X163Y328 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC_reg]
set_property LOC SLICE_X168Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD_reg]
set_property LOC SLICE_X167Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyE_reg]
set_property LOC SLICE_X166Y325 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdy_reg]
set_property LOC SLICE_X168Y329 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startC_reg]
set_property LOC SLICE_X168Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE_reg]
set_property LOC SLICE_X168Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start_reg]
set_property LOC SLICE_X164Y324 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg]
set_property LOC SLICE_X171Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[0]}]
set_property LOC SLICE_X171Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[10]}]
set_property LOC SLICE_X171Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[11]}]
set_property LOC SLICE_X171Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[12]}]
set_property LOC SLICE_X171Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[13]}]
set_property LOC SLICE_X171Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[14]}]
set_property LOC SLICE_X171Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[15]}]
set_property LOC SLICE_X171Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[16]}]
set_property LOC SLICE_X171Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[17]}]
set_property LOC SLICE_X171Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[18]}]
set_property LOC SLICE_X171Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[19]}]
set_property LOC SLICE_X171Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[1]}]
set_property LOC SLICE_X171Y334 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[20]}]
set_property LOC SLICE_X171Y334 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[21]}]
set_property LOC SLICE_X171Y334 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[22]}]
set_property LOC SLICE_X171Y334 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[23]}]
set_property LOC SLICE_X171Y335 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[24]}]
set_property LOC SLICE_X171Y335 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[25]}]
set_property LOC SLICE_X171Y335 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[26]}]
set_property LOC SLICE_X171Y335 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[27]}]
set_property LOC SLICE_X171Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[28]}]
set_property LOC SLICE_X171Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[29]}]
set_property LOC SLICE_X171Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[2]}]
set_property LOC SLICE_X171Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[30]}]
set_property LOC SLICE_X171Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[31]}]
set_property LOC SLICE_X171Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[3]}]
set_property LOC SLICE_X171Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[4]}]
set_property LOC SLICE_X171Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[5]}]
set_property LOC SLICE_X171Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[6]}]
set_property LOC SLICE_X171Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[7]}]
set_property LOC SLICE_X171Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[8]}]
set_property LOC SLICE_X171Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[9]}]
set_property LOC SLICE_X168Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wr_ubr.user_burst_cnt_larger_1_r_reg]
set_property LOC SLICE_X169Y325 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/u_bcount_2_reg]
set_property LOC SLICE_X160Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[0]}]
set_property LOC SLICE_X159Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[10]}]
set_property LOC SLICE_X160Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[1]}]
set_property LOC SLICE_X158Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[2]}]
set_property LOC SLICE_X158Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[3]}]
set_property LOC SLICE_X158Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[4]}]
set_property LOC SLICE_X158Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[5]}]
set_property LOC SLICE_X159Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[6]}]
set_property LOC SLICE_X158Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[7]}]
set_property LOC SLICE_X159Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[8]}]
set_property LOC SLICE_X159Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[9]}]
set_property LOC SLICE_X161Y325 [get_cells AC1_G_E1_reg_i_2]
set_property LOC SLICE_X171Y329 [get_cells {ADDRESS_PATTERN.acounts_reg[0]_i_2}]
set_property LOC SLICE_X171Y332 [get_cells {ADDRESS_PATTERN.acounts_reg[12]_i_1}]
set_property LOC SLICE_X171Y333 [get_cells {ADDRESS_PATTERN.acounts_reg[16]_i_1}]
set_property LOC SLICE_X171Y334 [get_cells {ADDRESS_PATTERN.acounts_reg[20]_i_1}]
set_property LOC SLICE_X171Y335 [get_cells {ADDRESS_PATTERN.acounts_reg[24]_i_1}]
set_property LOC SLICE_X171Y336 [get_cells {ADDRESS_PATTERN.acounts_reg[28]_i_1}]
set_property LOC SLICE_X171Y330 [get_cells {ADDRESS_PATTERN.acounts_reg[4]_i_1}]
set_property LOC SLICE_X171Y331 [get_cells {ADDRESS_PATTERN.acounts_reg[8]_i_1}]
set_property LOC SLICE_X169Y317 [get_cells {addr_r_reg[12]_i_2}]
set_property LOC SLICE_X169Y318 [get_cells {addr_r_reg[16]_i_2}]
set_property LOC SLICE_X169Y319 [get_cells {addr_r_reg[19]_i_5}]
set_property LOC SLICE_X169Y315 [get_cells {addr_r_reg[4]_i_2}]
set_property LOC SLICE_X169Y316 [get_cells {addr_r_reg[8]_i_2}]
set_property LOC SLICE_X168Y249 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1}]
set_property LOC SLICE_X168Y249 [get_cells {adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2}]
set_property LOC SLICE_X168Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1}]
set_property LOC SLICE_X168Y250 [get_cells {adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1}]
set_property LOC SLICE_X166Y319 [get_cells {buf_avail_r_reg[6]_i_2}]
set_property LOC SLICE_X166Y318 [get_cells {buf_avail_r_reg[6]_i_3}]
set_property LOC SLICE_X162Y325 [get_cells {current_address_reg[13]_i_1}]
set_property LOC SLICE_X162Y326 [get_cells {current_address_reg[17]_i_1}]
set_property LOC SLICE_X162Y322 [get_cells {current_address_reg[1]_i_1}]
set_property LOC SLICE_X162Y327 [get_cells {current_address_reg[21]_i_1}]
set_property LOC SLICE_X162Y328 [get_cells {current_address_reg[25]_i_1}]
set_property LOC SLICE_X162Y329 [get_cells {current_address_reg[29]_i_1}]
set_property LOC SLICE_X162Y323 [get_cells {current_address_reg[5]_i_1}]
set_property LOC SLICE_X162Y324 [get_cells {current_address_reg[9]_i_1}]
set_property LOC SLICE_X167Y264 [get_cells {dlyval_r_reg[0]_i_2}]
set_property LOC SLICE_X161Y270 [get_cells {eye_sz_cnt_r_reg[0]_i_2}]
set_property LOC SLICE_X161Y271 [get_cells {eye_sz_cnt_r_reg[4]_i_3}]
set_property LOC SLICE_X168Y331 [get_cells gen_addr_larger_reg_i_1]
set_property LOC SLICE_X168Y330 [get_cells gen_addr_larger_reg_i_2]
set_property LOC SLICE_X168Y329 [get_cells gen_addr_larger_reg_i_9]
set_property LOC SLICE_X165Y332 [get_cells gen_bl_larger_reg_i_1]
set_property LOC SLICE_X165Y330 [get_cells gen_bl_larger_reg_i_11]
set_property LOC SLICE_X165Y331 [get_cells gen_bl_larger_reg_i_2]
set_property LOC SLICE_X163Y331 [get_cells gen_bl_larger_reg_i_20]
set_property LOC SLICE_X163Y332 [get_cells gen_bl_larger_reg_i_3]
set_property LOC SLICE_X163Y330 [get_cells gen_bl_larger_reg_i_30]
set_property LOC SLICE_X163Y329 [get_cells gen_bl_larger_reg_i_31]
set_property LOC SLICE_X167Y331 [get_cells {pipe_data_in_reg[41]_i_10}]
set_property LOC SLICE_X166Y329 [get_cells {pipe_data_in_reg[41]_i_19}]
set_property LOC SLICE_X166Y332 [get_cells {pipe_data_in_reg[41]_i_2}]
set_property LOC SLICE_X167Y330 [get_cells {pipe_data_in_reg[41]_i_20}]
set_property LOC SLICE_X166Y328 [get_cells {pipe_data_in_reg[41]_i_29}]
set_property LOC SLICE_X166Y331 [get_cells {pipe_data_in_reg[41]_i_3}]
set_property LOC SLICE_X167Y329 [get_cells {pipe_data_in_reg[41]_i_30}]
set_property LOC SLICE_X166Y327 [get_cells {pipe_data_in_reg[41]_i_39}]
set_property LOC SLICE_X167Y333 [get_cells {pipe_data_in_reg[41]_i_4}]
set_property LOC SLICE_X167Y328 [get_cells {pipe_data_in_reg[41]_i_40}]
set_property LOC SLICE_X166Y326 [get_cells {pipe_data_in_reg[41]_i_49}]
set_property LOC SLICE_X167Y332 [get_cells {pipe_data_in_reg[41]_i_5}]
set_property LOC SLICE_X167Y327 [get_cells {pipe_data_in_reg[41]_i_50}]
set_property LOC SLICE_X166Y330 [get_cells {pipe_data_in_reg[41]_i_9}]
set_property LOC SLICE_X156Y261 [get_cells rdlvl_pi_en_stg2_f_r_reg_i_2]
set_property LOC SLICE_X164Y326 [get_cells {seq_addr_gen.addr_counts_next_r_reg[12]_i_1}]
set_property LOC SLICE_X164Y327 [get_cells {seq_addr_gen.addr_counts_next_r_reg[16]_i_1}]
set_property LOC SLICE_X164Y328 [get_cells {seq_addr_gen.addr_counts_next_r_reg[20]_i_1}]
set_property LOC SLICE_X164Y329 [get_cells {seq_addr_gen.addr_counts_next_r_reg[24]_i_1}]
set_property LOC SLICE_X164Y330 [get_cells {seq_addr_gen.addr_counts_next_r_reg[28]_i_1}]
set_property LOC SLICE_X164Y331 [get_cells {seq_addr_gen.addr_counts_next_r_reg[31]_i_1}]
set_property LOC SLICE_X164Y325 [get_cells {seq_addr_gen.addr_counts_next_r_reg[8]_i_1}]
set_property LOC SLICE_X165Y327 [get_cells {seq_addr_gen.addr_counts_reg[31]_i_13}]
set_property LOC SLICE_X165Y326 [get_cells {seq_addr_gen.addr_counts_reg[31]_i_22}]
set_property LOC SLICE_X165Y329 [get_cells {seq_addr_gen.addr_counts_reg[31]_i_3}]
set_property LOC SLICE_X165Y328 [get_cells {seq_addr_gen.addr_counts_reg[31]_i_4}]
set_property LOC SLICE_X161Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[2]_i_1}]
set_property LOC SLICE_X156Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[5]_i_1}]
set_property LOC SLICE_X161Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[5]_i_6}]
set_property LOC SLICE_X156Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[7]_i_1}]
set_property LOC SLICE_X167Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[2]_i_1}]
set_property LOC SLICE_X166Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[5]_i_1}]
set_property LOC SLICE_X167Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[5]_i_6}]
set_property LOC SLICE_X166Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[7]_i_1}]
set_property LOC SLICE_X162Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[3]_i_2}]
set_property LOC SLICE_X162Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[7]_i_4}]
set_property LOC SLICE_X164Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[11]_i_3}]
set_property LOC SLICE_X164Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[4]_i_2}]
set_property LOC SLICE_X164Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[8]_i_2}]
set_property LOC SLICE_X165Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[11]_i_2}]
set_property LOC SLICE_X165Y281 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[12]_i_2}]
set_property LOC SLICE_X165Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[3]_i_2}]
set_property LOC SLICE_X165Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[7]_i_2}]
set_property LOC SLICE_X164Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry]
set_property LOC SLICE_X164Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry__0]
set_property LOC SLICE_X165Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge1_carry]
set_property LOC SLICE_X159Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry]
set_property LOC SLICE_X159Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry__0]
set_property LOC SLICE_X159Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry__1]
set_property LOC SLICE_X160Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry]
set_property LOC SLICE_X160Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0]
set_property LOC SLICE_X160Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__1]
set_property LOC SLICE_X163Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry]
set_property LOC SLICE_X163Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry__0]
set_property LOC SLICE_X163Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry__1]
set_property LOC SLICE_X161Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry]
set_property LOC SLICE_X161Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0]
set_property LOC SLICE_X161Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__1]
set_property LOC SLICE_X156Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry]
set_property LOC SLICE_X156Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__0]
set_property LOC SLICE_X156Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__1]
set_property LOC SLICE_X157Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry]
set_property LOC SLICE_X157Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__0]
set_property LOC SLICE_X157Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__1]
set_property LOC SLICE_X158Y277 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns1_carry]
set_property LOC SLICE_X158Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns1_carry__0]
set_property LOC SLICE_X158Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_carry]
set_property LOC SLICE_X158Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry]
set_property LOC SLICE_X158Y281 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0]
set_property LOC SLICE_X159Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry]
set_property LOC SLICE_X159Y281 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0]
set_property LOC SLICE_X160Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry]
set_property LOC SLICE_X161Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry]
set_property LOC SLICE_X161Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0]
set_property LOC SLICE_X162Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry]
set_property LOC SLICE_X162Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0]
set_property LOC SLICE_X160Y276 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry]
set_property LOC SLICE_X158Y273 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry]
set_property LOC SLICE_X158Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry__0]
set_property LOC SLICE_X167Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry]
set_property LOC SLICE_X167Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__0]
set_property LOC SLICE_X167Y280 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__1]
set_property LOC SLICE_X166Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry]
set_property LOC SLICE_X166Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry__0]
set_property LOC SLICE_X162Y278 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry]
set_property LOC SLICE_X162Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry__0]
set_property LOC SLICE_X169Y279 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry]
set_property LOC SLICE_X165Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_11}]
set_property LOC SLICE_X165Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_19}]
set_property LOC SLICE_X165Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_20}]
set_property LOC SLICE_X165Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_28}]
set_property LOC SLICE_X165Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_29}]
set_property LOC SLICE_X166Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_32}]
set_property LOC SLICE_X164Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_4}]
set_property LOC SLICE_X166Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_44}]
set_property LOC SLICE_X166Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_45}]
set_property LOC SLICE_X164Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_6}]
set_property LOC SLICE_X165Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_8}]
set_property LOC SLICE_X161Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_1}]
set_property LOC SLICE_X162Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_16}]
set_property LOC SLICE_X160Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_19}]
set_property LOC SLICE_X162Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_23}]
set_property LOC SLICE_X162Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_24}]
set_property LOC SLICE_X160Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_31}]
set_property LOC SLICE_X160Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_32}]
set_property LOC SLICE_X166Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_10}]
set_property LOC SLICE_X165Y269 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_2}]
set_property LOC SLICE_X166Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_3}]
set_property LOC SLICE_X166Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_7}]
set_property LOC SLICE_X166Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_8}]
set_property LOC SLICE_X159Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_1}]
set_property LOC SLICE_X157Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_6}]
set_property LOC SLICE_X158Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_9}]
set_property LOC SLICE_X163Y324 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry]
set_property LOC SLICE_X163Y325 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0]
set_property LOC SLICE_X163Y326 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1]
set_property LOC SLICE_X163Y327 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2]
set_property LOC SLICE_X165Y318 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry]
set_property LOC SLICE_X165Y319 [get_cells u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0]
set_property LOC SLICE_X169Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[1]}]
set_property LOC SLICE_X169Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[3]}]
set_property LOC SLICE_X168Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[4]}]
set_property LOC SLICE_X168Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[7]}]
set_property LOC SLICE_X171Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[8]}]
set_property LOC SLICE_X171Y304 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[9]}]
set_property LOC SLICE_X168Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[1]}]
set_property LOC SLICE_X168Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[2]}]
set_property LOC SLICE_X169Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[7]}]
set_property LOC SLICE_X169Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[8]}]
set_property LOC SLICE_X169Y298 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[9]}]
set_property LOC SLICE_X171Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]}]
set_property LOC SLICE_X170Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]}]
set_property LOC SLICE_X170Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]}]
set_property LOC SLICE_X170Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]}]
set_property LOC SLICE_X170Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]}]
set_property LOC SLICE_X171Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]}]
set_property LOC SLICE_X171Y251 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]}]
set_property LOC SLICE_X170Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[4]}]
set_property LOC SLICE_X168Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_fine_enable_reg]
set_property LOC SLICE_X170Y263 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg]
set_property LOC SLICE_X161Y273 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg]
set_property LOC SLICE_X165Y272 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg]
set_property LOC SLICE_X165Y271 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/inc_r_reg]
set_property LOC SLICE_X167Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg]
set_property LOC SLICE_X167Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg]
set_property LOC SLICE_X168Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[1]}]
set_property LOC SLICE_X167Y271 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[5]}]
set_property LOC SLICE_X167Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[5]}]
set_property LOC SLICE_X158Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[1]}]
set_property LOC SLICE_X158Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[3]}]
set_property LOC SLICE_X159Y282 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[6]}]
set_property LOC SLICE_X161Y281 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[7]}]
set_property LOC SLICE_X157Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[2]}]
set_property LOC SLICE_X157Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[3]}]
set_property LOC SLICE_X157Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[6]}]
set_property LOC SLICE_X157Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[8]}]
set_property LOC SLICE_X157Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[9]}]
set_property LOC SLICE_X163Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[1]}]
set_property LOC SLICE_X163Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[4]}]
set_property LOC SLICE_X163Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[5]}]
set_property LOC SLICE_X163Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[7]}]
set_property LOC SLICE_X160Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[0]}]
set_property LOC SLICE_X161Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[1]}]
set_property LOC SLICE_X166Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r3_reg]
set_property LOC SLICE_X166Y274 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r3_reg]
set_property LOC SLICE_X165Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[1]}]
set_property LOC SLICE_X165Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[3]}]
set_property LOC SLICE_X168Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[10]}]
set_property LOC SLICE_X168Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[3]}]
set_property LOC SLICE_X162Y283 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[2]}]
set_property LOC SLICE_X162Y282 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[5]}]
set_property LOC SLICE_X162Y281 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[7]}]
set_property LOC SLICE_X168Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[10]}]
set_property LOC SLICE_X168Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[11]}]
set_property LOC SLICE_X166Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[2]}]
set_property LOC SLICE_X168Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[3]}]
set_property LOC SLICE_X168Y278 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[4]}]
set_property LOC SLICE_X168Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[5]}]
set_property LOC SLICE_X163Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[6]}]
set_property LOC SLICE_X166Y277 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[7]}]
set_property LOC SLICE_X168Y279 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[8]}]
set_property LOC SLICE_X168Y280 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[9]}]
set_property LOC SLICE_X168Y281 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg[1]}]
set_property LOC SLICE_X160Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[1]}]
set_property LOC SLICE_X160Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[3]}]
set_property LOC SLICE_X159Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[6]}]
set_property LOC SLICE_X160Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[7]}]
set_property LOC SLICE_X168Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[15]}]
set_property LOC SLICE_X169Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[16]}]
set_property LOC SLICE_X170Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[18]}]
set_property LOC SLICE_X168Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[1]}]
set_property LOC SLICE_X168Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[3]}]
set_property LOC SLICE_X168Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[5]}]
set_property LOC SLICE_X168Y285 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[6]}]
set_property LOC SLICE_X170Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[7]}]
set_property LOC SLICE_X168Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[8]}]
set_property LOC SLICE_X169Y288 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[9]}]
set_property LOC SLICE_X165Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[12]}]
set_property LOC SLICE_X169Y331 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[17]}]
set_property LOC SLICE_X165Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[2]}]
set_property LOC SLICE_X165Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[4]}]
set_property LOC SLICE_X167Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[16]}]
set_property LOC SLICE_X165Y338 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[6]}]
set_property LOC SLICE_X165Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[9]}]
set_property LOC SLICE_X164Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[17]}]
set_property LOC SLICE_X164Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[6]}]
set_property LOC SLICE_X165Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[8]}]
set_property LOC SLICE_X163Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[9]}]
set_property LOC SLICE_X165Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[13]}]
set_property LOC SLICE_X165Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[9]}]
set_property LOC SLICE_X167Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[11]}]
set_property LOC SLICE_X165Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[14]}]
set_property LOC SLICE_X162Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[16]}]
set_property LOC SLICE_X162Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[5]}]
set_property LOC SLICE_X168Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[7]}]
set_property LOC SLICE_X168Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[9]}]
set_property LOC SLICE_X165Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[0]}]
set_property LOC SLICE_X165Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[11]}]
set_property LOC SLICE_X168Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[14]}]
set_property LOC SLICE_X169Y329 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[15]}]
set_property LOC SLICE_X169Y329 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[16]}]
set_property LOC SLICE_X168Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[17]}]
set_property LOC SLICE_X165Y333 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[1]}]
set_property LOC SLICE_X168Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[2]}]
set_property LOC SLICE_X165Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[3]}]
set_property LOC SLICE_X165Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[4]}]
set_property LOC SLICE_X169Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[5]}]
set_property LOC SLICE_X166Y335 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[6]}]
set_property LOC SLICE_X169Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[7]}]
set_property LOC SLICE_X162Y336 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[8]}]
set_property LOC SLICE_X164Y334 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[9]}]
set_property LOC SLICE_X168Y295 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[1]}]
set_property LOC SLICE_X168Y295 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[4]}]
set_property LOC SLICE_X168Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[6]}]
set_property LOC SLICE_X168Y294 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[8]}]
set_property LOC SLICE_X167Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[7]}]
set_property LOC SLICE_X167Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[9]}]
set_property LOC SLICE_X163Y260 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[7]}]
set_property LOC SLICE_X168Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/io_fifo_rden_cal_done_r_reg[2]}]
set_property LOC SLICE_X168Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[3]}]
set_property LOC SLICE_X170Y286 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg[0]}]
set_property LOC SLICE_X171Y306 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg[1]}]
set_property LOC SLICE_X171Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_fine_enable_reg]
set_property LOC SLICE_X171Y269 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_sel_fine_oclk_delay_reg]
set_property LOC SLICE_X168Y328 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]}]
set_property LOC SLICE_X169Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[2]}]
set_property LOC SLICE_X169Y293 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[4]}]
set_property LOC SLICE_X171Y293 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w_reg]
set_property LOC SLICE_X170Y294 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[2]}]
set_property LOC SLICE_X170Y294 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[3]}]
set_property LOC SLICE_X164Y337 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]}]
set_property LOC SLICE_X168Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[2]}]
set_property LOC SLICE_X167Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[4]}]
set_property LOC SLICE_X169Y295 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done_reg]
set_property LOC SLICE_X170Y296 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_enable_w_reg]
set_property LOC SLICE_X169Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[2]}]
set_property LOC SLICE_X169Y296 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[3]}]
set_property LOC SLICE_X170Y267 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_fine_enable_reg]
set_property LOC SLICE_X170Y267 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg]
set_property LOC SLICE_X159Y332 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mode_load_pulse_r1_reg]
set_property LOC SLICE_X169Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[9]}]
set_property LOC SLICE_X165Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[7]}]
set_property LOC SLICE_X162Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[5]}]
set_property LOC SLICE_X162Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[31]}]
set_property LOC SLICE_X160Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[28]}]
set_property LOC SLICE_X161Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[27]}]
set_property LOC SLICE_X171Y258 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]}]
set_property LOC SLICE_X171Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[2]}]
set_property LOC SLICE_X171Y266 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[4]}]
set_property LOC SLICE_X170Y268 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_delay_done_reg]
set_property LOC SLICE_X171Y267 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_enable_w_reg]
set_property LOC SLICE_X169Y267 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[2]}]
set_property LOC SLICE_X162Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[26]}]
set_property LOC SLICE_X161Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[25]}]
set_property LOC SLICE_X161Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[24]}]
set_property LOC SLICE_X161Y329 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[23]}]
set_property LOC SLICE_X161Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[20]}]
set_property LOC SLICE_X169Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[15]}]
set_property LOC SLICE_X169Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[14]}]
set_property LOC SLICE_X169Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[9]}]
set_property LOC SLICE_X161Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[8]}]
set_property LOC SLICE_X163Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[32]}]
set_property LOC SLICE_X168Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[29]}]
set_property LOC SLICE_X165Y284 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]}]
set_property LOC SLICE_X171Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[2]}]
set_property LOC SLICE_X171Y276 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[4]}]
set_property LOC SLICE_X170Y275 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w_reg]
set_property LOC SLICE_X169Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[2]}]
set_property LOC SLICE_X169Y275 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[3]}]
set_property LOC SLICE_X169Y260 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_en_reg]
set_property LOC SLICE_X171Y260 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_edge_adv_reg]
set_property LOC SLICE_X170Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_enable_reg]
set_property LOC SLICE_X170Y261 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_inc_reg]
set_property LOC SLICE_X169Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[2]}]
set_property LOC SLICE_X167Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[2]}]
set_property LOC SLICE_X168Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[4]}]
set_property LOC SLICE_X168Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[27]}]
set_property LOC SLICE_X168Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[25]}]
set_property LOC SLICE_X168Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[23]}]
set_property LOC SLICE_X161Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[21]}]
set_property LOC SLICE_X169Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[19]}]
set_property LOC SLICE_X169Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[18]}]
set_property LOC SLICE_X168Y327 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[15]}]
set_property LOC SLICE_X161Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[13]}]
set_property LOC SLICE_X167Y234 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X170Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[1]}]
set_property LOC SLICE_X170Y272 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[3]}]
set_property LOC SLICE_X170Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[2]}]
set_property LOC SLICE_X171Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[2]}]
set_property LOC SLICE_X171Y273 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[4]}]
set_property LOC SLICE_X158Y332 [get_cells u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_reg]
set_property LOC SLICE_X160Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[3]}]
set_property LOC SLICE_X160Y332 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[1]}]
set_property LOC SLICE_X162Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[9]}]
set_property LOC SLICE_X162Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[8]}]
set_property LOC SLICE_X167Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[7]}]
set_property LOC SLICE_X167Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[6]}]
set_property LOC SLICE_X161Y331 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[5]}]
set_property LOC SLICE_X162Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[24]}]
set_property LOC SLICE_X163Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[23]}]
set_property LOC SLICE_X159Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[22]}]
set_property LOC SLICE_X162Y330 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[21]}]
set_property LOC SLICE_X163Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[20]}]
set_property LOC SLICE_X167Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[19]}]
set_property LOC SLICE_X163Y328 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[18]}]
set_property LOC SLICE_X169Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[16]}]
set_property LOC SLICE_X168Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[15]}]
set_property LOC SLICE_X169Y244 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X169Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[1]}]
set_property LOC SLICE_X169Y274 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[3]}]
set_property LOC SLICE_X165Y244 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/if_empty_2r_reg]
set_property LOC SLICE_X167Y326 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]}]
set_property LOC SLICE_X166Y325 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[6]}]
set_property LOC SLICE_X164Y323 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_wr_en_r_reg]
set_property LOC SLICE_X168Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/memc_control/wdp_valid_o_reg]
set_property LOC SLICE_X163Y243 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[1]}]
set_property LOC SLICE_X163Y243 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[3]}]
set_property LOC SLICE_X164Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[1]}]
set_property LOC SLICE_X165Y242 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[3]}]
set_property LOC SLICE_X171Y316 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[4]}]
set_property LOC SLICE_X168Y316 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[2]}]
set_property LOC SLICE_X167Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[1]}]
set_property LOC SLICE_X167Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[3]}]
set_property LOC SLICE_X159Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[2]}]
set_property LOC SLICE_X170Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[44]}]
set_property LOC SLICE_X169Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[2]}]
set_property LOC SLICE_X169Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[3]}]
set_property LOC SLICE_X169Y264 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[4]}]
set_property LOC SLICE_X166Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[3]}]
set_property LOC SLICE_X166Y263 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[5]}]
set_property LOC SLICE_X170Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r_reg[1]}]
set_property LOC SLICE_X168Y270 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[1]}]
set_property LOC SLICE_X169Y268 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[2]}]
set_property LOC SLICE_X156Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[0]}]
set_property LOC SLICE_X164Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[29]}]
set_property LOC SLICE_X164Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[30]}]
set_property LOC SLICE_X164Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[33]}]
set_property LOC SLICE_X164Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[34]}]
set_property LOC SLICE_X169Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[3]}]
set_property LOC SLICE_X169Y261 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[5]}]
set_property LOC SLICE_X169Y249 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.max_lat_done_r_reg]
set_property LOC SLICE_X171Y262 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg[2]}]
set_property LOC SLICE_X166Y256 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r]
set_property LOC SLICE_X165Y250 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[4]}]
set_property LOC SLICE_X167Y241 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_bslip_vld_reg[0]}]
set_property LOC SLICE_X164Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[8]}]
set_property LOC SLICE_X167Y247 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][4]}]
set_property LOC SLICE_X160Y240 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[7]}]
set_property LOC SLICE_X169Y239 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_bslip_vld_reg[1]}]
set_property LOC SLICE_X165Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[12]}]
set_property LOC SLICE_X167Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[17]}]
set_property LOC SLICE_X167Y238 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[9]}]
set_property LOC SLICE_X170Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][4]}]
set_property LOC SLICE_X167Y252 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].phase_bslip_vld_chk_reg[1]}]
set_property LOC SLICE_X168Y259 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[2]}]
set_property LOC SLICE_X164Y245 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[2]}]
set_property LOC SLICE_X164Y245 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[4]}]
set_property LOC SLICE_X167Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[2]}]
set_property LOC SLICE_X167Y249 [get_cells {u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[4]}]
set_property LOC SLICE_X158Y330 [get_cells u_traffic_gen_top/u_init_mem_pattern_ctr/run_traffic_reg]
set_property LOC SLICE_X169Y335 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[43]}]
set_property LOC SLICE_X165Y334 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[44]}]
set_property LOC SLICE_X163Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[48]}]
set_property LOC SLICE_X164Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[50]}]
set_property LOC SLICE_X164Y333 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[51]}]
set_property LOC SLICE_X167Y334 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[52]}]
set_property LOC SLICE_X165Y334 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[53]}]
set_property LOC SLICE_X163Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[60]}]
set_property LOC SLICE_X165Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[61]}]
set_property LOC SLICE_X165Y336 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[62]}]
set_property LOC SLICE_X166Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[1]}]
set_property LOC SLICE_X167Y319 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[3]}]
set_property LOC SLICE_X164Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[1]}]
set_property LOC SLICE_X164Y318 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[3]}]
set_property LOC SLICE_X161Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[2]}]
set_property LOC SLICE_X161Y320 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[4]}]
set_property LOC SLICE_X159Y321 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[2]}]
set_property LOC SLICE_X160Y321 [get_cells {u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[4]}]
set_property LOC SLICE_X168Y326 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD_reg]
set_property LOC SLICE_X164Y324 [get_cells u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/bram_rd_valid_o_reg]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
