// Seed: 3310049411
module module_0 (
    output wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3
);
  supply1 id_5 = id_5 - id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    output wor id_3,
    input supply1 id_4
);
  wire id_6;
  module_0(
      id_3, id_0, id_2, id_3
  );
  wire id_7;
  integer id_8;
endmodule
module module_2 (
    input uwire id_0,
    output tri1 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    output wand id_5,
    input tri0 id_6,
    input wor id_7,
    output uwire id_8,
    input wire id_9,
    input wand id_10,
    output supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    output wand id_14,
    output tri0 id_15,
    output wire id_16,
    input uwire id_17
);
  assign id_8  = id_2;
  assign id_1  = id_12 == 1 || 1;
  assign id_16 = id_3 < id_12;
  assign id_5  = 1;
  wire id_19;
  wire id_20;
  wire id_21;
  module_0(
      id_16, id_13, id_7, id_8
  );
  assign id_8 = 1;
  id_22(
      id_14, 1, 1, id_16
  );
endmodule
