Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e41c8abcf1634baabcfabe59e41cf909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuron_gmbh_behav xil_defaultlib.tb_neuron_gmbh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.fpupack
Compiling package xil_defaultlib.entities
Compiling architecture behavioral of entity xil_defaultlib.multiplierfsm_v2 [multiplierfsm_v2_default]
Compiling architecture behavioral of entity xil_defaultlib.addsubfsm_v6 [addsubfsm_v6_default]
Compiling architecture behavioral of entity xil_defaultlib.neuronio_gmbh [neuronio_gmbh_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuron_gmbh
Built simulation snapshot tb_neuron_gmbh_behav
