dmem_lib.v,verilog,xil_defaultlib,../../../../Pipeline.srcs/sources_1/ip/dmem_lib/sim/dmem_lib.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
