/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [16:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_17z ? celloutsig_1_9z : celloutsig_1_14z[0];
  assign celloutsig_0_11z = !(celloutsig_0_4z[2] ? celloutsig_0_9z[0] : celloutsig_0_4z[0]);
  assign celloutsig_1_9z = !(celloutsig_1_3z ? in_data[138] : in_data[184]);
  assign celloutsig_1_17z = !(celloutsig_1_9z ? celloutsig_1_7z[1] : celloutsig_1_0z[6]);
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_14z[1]) & celloutsig_1_1z[1]);
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_3z) & celloutsig_0_0z);
  assign celloutsig_0_10z = celloutsig_0_5z[1] | ~(celloutsig_0_2z[3]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[9] ^ celloutsig_0_4z[1]);
  assign celloutsig_1_0z = in_data[190:180] + in_data[115:105];
  assign celloutsig_1_1z = celloutsig_1_0z[8:6] + in_data[132:130];
  assign celloutsig_1_7z = { celloutsig_1_4z[5:1], celloutsig_1_5z } + { celloutsig_1_0z[9:7], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_2z = { celloutsig_0_1z[7:3], celloutsig_0_0z } + in_data[5:0];
  assign celloutsig_1_14z = { celloutsig_1_8z[10], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z } + { in_data[100:96], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[80:73] <= in_data[26:19];
  assign celloutsig_0_3z = celloutsig_0_1z[11:9] < celloutsig_0_2z[3:1];
  assign celloutsig_1_8z = { celloutsig_1_4z[11:3], celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, in_data[176:167] };
  assign celloutsig_0_9z = { celloutsig_0_5z[3:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z } % { 1'h1, in_data[70:63], celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_1z = { in_data[90:77], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[35:20] };
  assign celloutsig_1_4z = celloutsig_1_3z ? in_data[178:166] : { in_data[177:176], celloutsig_1_0z };
  assign celloutsig_0_4z = - { celloutsig_0_1z[16:14], celloutsig_0_0z };
  assign celloutsig_1_3z = | celloutsig_1_0z[5:0];
  assign celloutsig_1_5z = celloutsig_1_1z[2] & celloutsig_1_1z[0];
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_5z = celloutsig_0_1z[4:0];
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] & celloutsig_1_0z[8]) | (in_data[139] & in_data[152]));
  assign celloutsig_1_10z = ~((in_data[118] & celloutsig_1_3z) | (celloutsig_1_9z & celloutsig_1_3z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
