

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Tue Oct 31 16:42:40 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assignment2HLS_project
* Solution:       assignment2HLS_solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.907 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   307205|   307205|  3.072 ms|  3.072 ms|  307206|  307206|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_38_1_VITIS_LOOP_40_2  |   307203|   307203|         5|          1|          1|  307200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %in_r, i32 666, i32 17, i32 1"   --->   Operation 9 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_9 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %out_r, i32 666, i32 17, i32 1"   --->   Operation 13 'specmemcore' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%br_ln38 = br void" [../../../Downloads/example_hls.cpp:38]   --->   Operation 18 'br' 'br_ln38' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 0, void, i19 %add_ln38_1, void %.split2" [../../../Downloads/example_hls.cpp:38]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i10 0, void, i10 %select_ln38_1, void %.split2" [../../../Downloads/example_hls.cpp:38]   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k = phi i9 0, void, i9 %add_ln40, void %.split2" [../../../Downloads/example_hls.cpp:40]   --->   Operation 21 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.05ns)   --->   "%add_ln38_1 = add i19 %indvar_flatten, i19 1" [../../../Downloads/example_hls.cpp:38]   --->   Operation 22 'add' 'add_ln38_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.91ns)   --->   "%icmp_ln38 = icmp_eq  i19 %indvar_flatten, i19 307200" [../../../Downloads/example_hls.cpp:38]   --->   Operation 24 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split2, void" [../../../Downloads/example_hls.cpp:38]   --->   Operation 25 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.93ns)   --->   "%add_ln38 = add i10 %i, i10 1" [../../../Downloads/example_hls.cpp:38]   --->   Operation 26 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp_eq  i9 %k, i9 480" [../../../Downloads/example_hls.cpp:40]   --->   Operation 27 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.45ns)   --->   "%select_ln38 = select i1 %icmp_ln40, i9 0, i9 %k" [../../../Downloads/example_hls.cpp:38]   --->   Operation 28 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.47ns)   --->   "%select_ln38_1 = select i1 %icmp_ln40, i10 %add_ln38, i10 %i" [../../../Downloads/example_hls.cpp:38]   --->   Operation 29 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %select_ln38_1" [../../../Downloads/example_hls.cpp:44]   --->   Operation 30 'zext' 'zext_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (1.08ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i20 %zext_ln44, i20 1000" [../../../Downloads/example_hls.cpp:44]   --->   Operation 31 'mul' 'mul_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.92ns)   --->   "%add_ln40 = add i9 %select_ln38, i9 1" [../../../Downloads/example_hls.cpp:40]   --->   Operation 32 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 33 [2/3] (1.08ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i20 %zext_ln44, i20 1000" [../../../Downloads/example_hls.cpp:44]   --->   Operation 33 'mul' 'mul_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 34 [1/3] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i20 %zext_ln44, i20 1000" [../../../Downloads/example_hls.cpp:44]   --->   Operation 34 'mul' 'mul_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i9 %select_ln38" [../../../Downloads/example_hls.cpp:44]   --->   Operation 35 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln44 = add i20 %mul_ln44, i20 %zext_ln44_1" [../../../Downloads/example_hls.cpp:44]   --->   Operation 36 'add' 'add_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 37 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln44 = add i20 %mul_ln44, i20 %zext_ln44_1" [../../../Downloads/example_hls.cpp:44]   --->   Operation 37 'add' 'add_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i20 %add_ln44" [../../../Downloads/example_hls.cpp:44]   --->   Operation 38 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln44_2" [../../../Downloads/example_hls.cpp:44]   --->   Operation 39 'getelementptr' 'in_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.35ns)   --->   "%in_load = load i20 %in_addr" [../../../Downloads/example_hls.cpp:44]   --->   Operation 40 'load' 'in_load' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000000> <RAM>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_1_VITIS_LOOP_40_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 42 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln44_2" [../../../Downloads/example_hls.cpp:44]   --->   Operation 44 'getelementptr' 'out_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../../Downloads/example_hls.cpp:40]   --->   Operation 45 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (1.35ns)   --->   "%in_load = load i20 %in_addr" [../../../Downloads/example_hls.cpp:44]   --->   Operation 46 'load' 'in_load' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000000> <RAM>
ST_6 : Operation 47 [1/1] (1.20ns)   --->   "%sub_ln44 = sub i32 255, i32 %in_load" [../../../Downloads/example_hls.cpp:44]   --->   Operation 47 'sub' 'sub_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (1.35ns)   --->   "%store_ln44 = store i32 %sub_ln44, i20 %out_addr" [../../../Downloads/example_hls.cpp:44]   --->   Operation 48 'store' 'store_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000000> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../../../Downloads/example_hls.cpp:48]   --->   Operation 50 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
empty             (specmemcore      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
empty_9           (specmemcore      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
br_ln38           (br               ) [ 01111110]
indvar_flatten    (phi              ) [ 00100000]
i                 (phi              ) [ 00100000]
k                 (phi              ) [ 00100000]
add_ln38_1        (add              ) [ 01111110]
specpipeline_ln0  (specpipeline     ) [ 00000000]
icmp_ln38         (icmp             ) [ 00111110]
br_ln38           (br               ) [ 00000000]
add_ln38          (add              ) [ 00000000]
icmp_ln40         (icmp             ) [ 00000000]
select_ln38       (select           ) [ 00111000]
select_ln38_1     (select           ) [ 01111110]
zext_ln44         (zext             ) [ 00111000]
add_ln40          (add              ) [ 01111110]
mul_ln44          (mul              ) [ 00100100]
zext_ln44_1       (zext             ) [ 00100100]
add_ln44          (add              ) [ 00000000]
zext_ln44_2       (zext             ) [ 00100010]
in_addr           (getelementptr    ) [ 00100010]
specloopname_ln0  (specloopname     ) [ 00000000]
empty_10          (speclooptripcount) [ 00000000]
specpipeline_ln0  (specpipeline     ) [ 00000000]
out_addr          (getelementptr    ) [ 00000000]
specloopname_ln40 (specloopname     ) [ 00000000]
in_load           (load             ) [ 00000000]
sub_ln44          (sub              ) [ 00000000]
store_ln44        (store            ) [ 00000000]
br_ln0            (br               ) [ 01111110]
ret_ln48          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_38_1_VITIS_LOOP_40_2_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="in_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="20" slack="0"/>
<pin id="76" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="20" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="out_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="20" slack="1"/>
<pin id="89" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln44_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="20" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/6 "/>
</bind>
</comp>

<comp id="98" class="1005" name="indvar_flatten_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="19" slack="1"/>
<pin id="100" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="19" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="1"/>
<pin id="111" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="k_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="1"/>
<pin id="122" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="k_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln38_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="19" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln38_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="19" slack="0"/>
<pin id="139" dir="0" index="1" bw="19" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln38_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln40_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="0" index="1" bw="6" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln38_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="select_ln38_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln44_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln40_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln44_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="2"/>
<pin id="183" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln44_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="20" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sub_ln44_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/6 "/>
</bind>
</comp>

<comp id="195" class="1007" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="20" slack="0"/>
<pin id="198" dir="0" index="2" bw="9" slack="0"/>
<pin id="199" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln44/2 add_ln44/4 "/>
</bind>
</comp>

<comp id="204" class="1005" name="add_ln38_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="19" slack="0"/>
<pin id="206" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38_1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="icmp_ln38_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="213" class="1005" name="select_ln38_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="2"/>
<pin id="215" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="218" class="1005" name="select_ln38_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln38_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="zext_ln44_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="20" slack="1"/>
<pin id="225" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44 "/>
</bind>
</comp>

<comp id="228" class="1005" name="add_ln40_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="233" class="1005" name="zext_ln44_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="20" slack="1"/>
<pin id="235" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="zext_ln44_2_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="in_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="20" slack="1"/>
<pin id="245" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="58" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="102" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="102" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="113" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="124" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="124" pin="4"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="149" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="143" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="113" pin="4"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="155" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="192"><net_src comp="70" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="79" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="200"><net_src comp="171" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="181" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="207"><net_src comp="131" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="212"><net_src comp="137" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="155" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="221"><net_src comp="163" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="226"><net_src comp="171" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="231"><net_src comp="175" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="236"><net_src comp="181" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="241"><net_src comp="184" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="246"><net_src comp="72" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {6 }
 - Input state : 
	Port: example : in_r | {5 6 }
  - Chain level:
	State 1
	State 2
		add_ln38_1 : 1
		icmp_ln38 : 1
		br_ln38 : 2
		add_ln38 : 1
		icmp_ln40 : 1
		select_ln38 : 2
		select_ln38_1 : 2
		zext_ln44 : 3
		mul_ln44 : 4
		add_ln40 : 3
	State 3
	State 4
		add_ln44 : 1
	State 5
		zext_ln44_2 : 1
		in_addr : 2
		in_load : 3
	State 6
		sub_ln44 : 1
		store_ln44 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln38_1_fu_131  |    0    |    0    |    26   |
|    add   |    add_ln38_fu_143   |    0    |    0    |    17   |
|          |    add_ln40_fu_175   |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln44_fu_188   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln38_fu_137   |    0    |    0    |    14   |
|          |   icmp_ln40_fu_149   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln38_fu_155  |    0    |    0    |    8    |
|          | select_ln38_1_fu_163 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_195      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln44_fu_171   |    0    |    0    |    0    |
|   zext   |  zext_ln44_1_fu_181  |    0    |    0    |    0    |
|          |  zext_ln44_2_fu_184  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   140   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln38_1_reg_204 |   19   |
|   add_ln40_reg_228  |    9   |
|      i_reg_109      |   10   |
|  icmp_ln38_reg_209  |    1   |
|   in_addr_reg_243   |   20   |
|indvar_flatten_reg_98|   19   |
|      k_reg_120      |    9   |
|select_ln38_1_reg_218|   10   |
| select_ln38_reg_213 |    9   |
| zext_ln44_1_reg_233 |   20   |
| zext_ln44_2_reg_238 |   64   |
|  zext_ln44_reg_223  |   20   |
+---------------------+--------+
|        Total        |   210  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  20  |   40   ||    9    |
|    grp_fu_195    |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_195    |  p1  |   2  |  20  |   40   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   100  ||  1.467  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   140  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   210  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   210  |   167  |
+-----------+--------+--------+--------+--------+
