<?xml version='1.0'?>
<island simulinkPath='ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/SOP_EOP_gen' topLevelEntity='ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_vin_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_vin_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_in_cunroll_x.stm' highLevelName='vin' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_chin_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_chin_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_in_cunroll_x.stm' highLevelName='chin' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_real_din_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_real_din_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_in_cunroll_x.stm' highLevelName='din' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_3_imag_din_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_imag_din_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_in_cunroll_x.stm' highLevelName='din' highLevelIndex='3' vector='0' complex='1'/>
    <port name='in_4_eAxC_in_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_eAxC_in_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_in_cunroll_x.stm' highLevelName='eAxC_in' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_1_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_1_vout_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_out_cunroll_x.stm' highLevelName='vout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_chout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_2_chout_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_out_cunroll_x.stm' highLevelName='chout' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_real_dout_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_out_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_3_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_imag_dout_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_out_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='0' complex='1'/>
    <port name='out_4_eAxC_out_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_4_eAxC_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_out_cunroll_x.stm' highLevelName='eAxC_out' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_eop_eAxC_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_5_eop_eAxC_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_out_cunroll_x.stm' highLevelName='eop_eAxC' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_eop_sym_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_6_eop_sym_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_out_cunroll_x.stm' highLevelName='eop_sym' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_7_sop_eAxC_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_7_sop_eAxC_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_out_cunroll_x.stm' highLevelName='sop_eAxC' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_8_sop_sym_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_8_sop_sym_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_channel_RXG1_out_cunroll_x.stm' highLevelName='sop_sym' highLevelIndex='8' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
