# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../top-k.srcs/sources_1/new/EventAcceptor.vhdl" \
"../../../../top-k.srcs/sim_1/new/testbench_toplevel.vhdl" \

# Do not sort compile order
nosort
