Analysis & Synthesis report for FSM_proj
Mon Dec 04 10:40:57 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Dec 04 10:40:56 2023               ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name               ; FSM_proj                                        ;
; Top-level Entity Name       ; FSS_top_level                                   ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FSS_top_level      ; FSM_proj           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Dec 04 10:40:11 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_proj -c FSM_proj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file game logic/streakcounter.v
    Info (12023): Found entity 1: StreakCounter File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Game Logic/StreakCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game logic/scoreupdater.v
    Info (12023): Found entity 1: ScoreUpdater File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Game Logic/ScoreUpdater.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game logic/scorecounter.v
    Info (12023): Found entity 1: ScoreCounter File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Game Logic/ScoreCounter.v Line: 1
Warning (10229): Verilog HDL Expression warning at RandomNumber.v(7): truncated literal to match 128 bits File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Game Logic/RandomNumber.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file game logic/randomnumber.v
    Info (12023): Found entity 1: RandomNumber File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Game Logic/RandomNumber.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game logic/combinedwrapper.v
    Info (12023): Found entity 1: CombinedWrapper File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Game Logic/CombinedWrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/VGA/Adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/VGA/Adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/VGA/Adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga/adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/VGA/Adapter/vga_adapter.v Line: 78
Info (12021): Found 3 design units, including 3 entities, in source file vga/topvga.v
    Info (12023): Found entity 1: TopVGA File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/VGA/TopVGA.v Line: 1
    Info (12023): Found entity 2: control File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/VGA/TopVGA.v Line: 77
    Info (12023): Found entity 3: datapath File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/VGA/TopVGA.v Line: 145
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Internals/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/avconf.v
    Info (12023): Found entity 1: avconf File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Internals/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Internals/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Internals/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Internals/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Internals/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Internals/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio output/song_fsm.v
    Info (12023): Found entity 1: Song_FSM File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Song_FSM.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file audio output/ratedivider.v
Info (12021): Found 1 design units, including 1 entities, in source file audio output/music_player_top.v
    Info (12023): Found entity 1: Music_Player_Top File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Music_Player_Top.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file audio output/music_player.v
    Info (12023): Found entity 1: Music_Player File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Music_Player.v Line: 1
    Info (12023): Found entity 2: RateDividerDemo File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Music_Player.v Line: 160
    Info (12023): Found entity 3: DisplayCounterDemo File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/Music_Player.v Line: 201
Info (12021): Found 1 design units, including 1 entities, in source file audio output/de1_soc_audio_example.v
    Info (12023): Found entity 1: DE1_SoC_Audio_Example File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Audio Output/DE1_SoC_Audio_Example.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pulsegenerator.v
    Info (12023): Found entity 1: PulseGenerator File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/PulseGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard input/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Keyboard Input/PS2_Controller.v Line: 9
Warning (10238): Verilog Module Declaration warning at KeyboardInput.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "KeyboardInput" File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Keyboard Input/KeyboardInput.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file keyboard input/keyboardinput.v
    Info (12023): Found entity 1: KeyboardInput File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Keyboard Input/KeyboardInput.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file keyboard input/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Keyboard Input/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file keyboard input/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/Keyboard Input/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file songselector.v
    Info (12023): Found entity 1: SongSelector File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/SongSelector.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file fss_top_level.v
    Info (12023): Found entity 1: FSS_top_level File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/FSS_top_level.v Line: 1
    Info (12023): Found entity 2: hex_decoder File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/FSS_top_level.v Line: 186
Info (12021): Found 1 design units, including 1 entities, in source file finitestatesample.v
    Info (12023): Found entity 1: FiniteStateSample File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/FiniteStateSample.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file difficultyselector.v
    Info (12023): Found entity 1: DifficultySelector File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/DifficultySelector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pulsechecker.v
    Info (12023): Found entity 1: PulseChecker File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/PulseChecker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gameplaystate.v
    Info (12023): Found entity 1: GameplayState File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/GameplayState.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mainmenu.v
    Info (12023): Found entity 1: mainMenu File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/mainMenu.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at TopVGA.v(72): created implicit net for "fsmReset" File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/VGA/TopVGA.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at FiniteStateSample.v(93): created implicit net for "game_over" File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/FiniteStateSample.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at GameplayState.v(80): created implicit net for "HEX3" File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/GameplayState.v Line: 80
Error (10161): Verilog HDL error at GameplayState.v(122): object "CLOCK_FREQUENCY" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/GameplayState.v Line: 122
Info (144001): Generated suppressed messages file //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/FSM_proj.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings
    Error: Peak virtual memory: 4790 megabytes
    Error: Processing ended: Mon Dec 04 10:41:02 2023
    Error: Elapsed time: 00:00:51
    Error: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //VSRV2/D.Homes$/kaewkamn/Documents/ECE241 Final proj/Verilog/FSM/FSM_proj.map.smsg.


