$date
	Sat Oct 22 22:34:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#551084
b11 !
1"
#551086
b11 &
b11 %
1$
#551087
0"
#551090
b1010 &
b1010 %
#551094
b101 &
b101 %
#551098
b10000 &
b10000 %
#551102
b1000 &
b1000 %
#551106
b100 &
b100 %
#551110
b10 &
b10 %
#551114
b1 &
b1 %
1#
#551118
b0 &
0#
b0 %
0$
#1557924
b10101 !
1"
#1557926
b10101 &
b10101 %
1$
#1557927
0"
#1557930
b1000000 &
b1000000 %
#1557934
b100000 &
b100000 %
#1557938
b10000 &
b10000 %
#1557942
b1000 &
b1000 %
#1557946
b100 &
b100 %
#1557950
b10 &
b10 %
#1557954
b1 &
b1 %
1#
#1557958
b0 &
0#
b0 %
0$
#2479496
b1110 !
1"
#2479498
b1110 &
b1110 %
1$
#2479499
0"
#2479502
b111 &
b111 %
#2479506
b10110 &
b10110 %
#2479510
b1011 &
b1011 %
#2479514
b100010 &
b100010 %
#2479518
b10001 &
b10001 %
#2479522
b110100 &
b110100 %
#2479526
b11010 &
b11010 %
#2479530
b1101 &
b1101 %
#2479534
b101000 &
b101000 %
#2479538
b10100 &
b10100 %
#2479542
b1010 &
b1010 %
#2479546
b101 &
b101 %
#2479550
b10000 &
b10000 %
#2479554
b1000 &
b1000 %
#2479558
b100 &
b100 %
#2479562
b10 &
b10 %
#2479566
b1 &
1#
b1 %
#2479570
b0 &
b0 %
0#
0$
#4500012
