TimeQuest Timing Analyzer report for AHMES
Sun Jul 31 19:05:38 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 12. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 28. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Fast 1200mV 0C Model Metastability Report
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Slow Corner Signal Integrity Metrics
 60. Fast Corner Signal Integrity Metrics
 61. Setup Transfers
 62. Hold Transfers
 63. Recovery Transfers
 64. Removal Transfers
 65. Report TCCS
 66. Report RSKM
 67. Unconstrained Paths
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; AHMES                                                          ;
; Device Family      ; Cyclone IV E                                                   ;
; Device Name        ; EP4CE6E22C8                                                    ;
; Timing Models      ; Preliminary                                                    ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 183.89 MHz ; 183.89 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.281 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.452 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.631 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.424 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.452 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.281 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.927      ;
; 47.421 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.788      ;
; 47.463 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.745      ;
; 47.504 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.704      ;
; 47.585 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.624      ;
; 47.615 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.593      ;
; 47.654 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.558      ;
; 47.663 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.546      ;
; 47.680 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.526      ;
; 47.711 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.495      ;
; 47.769 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.440      ;
; 47.956 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.249      ;
; 47.981 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.227      ;
; 48.892 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 1.316      ;
; 48.903 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 1.305      ;
; 94.798 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.828      ;
; 94.827 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.799      ;
; 94.902 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.724      ;
; 94.906 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.720      ;
; 94.916 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.710      ;
; 94.931 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.695      ;
; 94.946 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.680      ;
; 94.962 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.664      ;
; 95.426 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.516      ;
; 95.572 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.370      ;
; 95.602 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.340      ;
; 95.627 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.311      ;
; 95.718 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.224      ;
; 95.723 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.222      ;
; 95.746 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.190      ;
; 95.746 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.190      ;
; 95.746 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.190      ;
; 95.748 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.194      ;
; 95.773 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.165      ;
; 95.789 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.156      ;
; 95.803 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.135      ;
; 95.812 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.130      ;
; 95.849 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.090      ;
; 95.849 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.090      ;
; 95.849 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.090      ;
; 95.849 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.090      ;
; 95.849 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.090      ;
; 95.864 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.078      ;
; 95.869 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.076      ;
; 95.892 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.049      ;
; 95.894 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.048      ;
; 95.899 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.039      ;
; 95.899 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.046      ;
; 95.908 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.025      ;
; 95.919 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.019      ;
; 95.928 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.011      ;
; 95.935 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.010      ;
; 95.949 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.989      ;
; 95.952 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.987      ;
; 95.952 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.987      ;
; 95.952 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.987      ;
; 95.958 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.984      ;
; 95.965 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.980      ;
; 95.988 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.954      ;
; 95.989 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.956      ;
; 95.999 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.934      ;
; 96.008 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.930      ;
; 96.008 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.930      ;
; 96.008 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.930      ;
; 96.008 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.930      ;
; 96.015 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.930      ;
; 96.038 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.903      ;
; 96.045 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.900      ;
; 96.049 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.889      ;
; 96.049 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.889      ;
; 96.049 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.889      ;
; 96.049 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.889      ;
; 96.054 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.879      ;
; 96.060 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.873      ;
; 96.060 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.873      ;
; 96.060 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.873      ;
; 96.060 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.873      ;
; 96.060 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.873      ;
; 96.060 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.873      ;
; 96.060 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.873      ;
; 96.060 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.873      ;
; 96.061 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.878      ;
; 96.061 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.878      ;
; 96.061 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.878      ;
; 96.065 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.873      ;
; 96.068 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.873      ;
; 96.081 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.864      ;
; 96.084 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.858      ;
; 96.095 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.840      ;
; 96.099 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.840      ;
; 96.099 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.840      ;
; 96.104 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.838      ;
; 96.111 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.834      ;
; 96.111 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.828      ;
; 96.111 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.828      ;
; 96.111 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.828      ;
; 96.111 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.828      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|tdo                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.487 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.780      ;
; 0.491 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.501 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ; sld_hub:auto_hub|clr_reg                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.507 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.805      ;
; 0.517 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.811      ;
; 0.524 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.817      ;
; 0.528 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.534 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.541 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.834      ;
; 0.550 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.843      ;
; 0.550 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.843      ;
; 0.557 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.850      ;
; 0.559 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.852      ;
; 0.567 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.860      ;
; 0.574 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.231      ;
; 0.584 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.241      ;
; 0.589 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.246      ;
; 0.591 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.248      ;
; 0.606 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.263      ;
; 0.609 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.266      ;
; 0.635 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.929      ;
; 0.636 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.930      ;
; 0.640 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.297      ;
; 0.641 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.298      ;
; 0.648 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.942      ;
; 0.649 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.943      ;
; 0.666 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.959      ;
; 0.682 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.975      ;
; 0.683 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.975      ;
; 0.684 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.977      ;
; 0.690 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.983      ;
; 0.707 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.999      ;
; 0.721 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.014      ;
; 0.731 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.024      ;
; 0.731 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.024      ;
; 0.740 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.034      ;
; 0.748 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.392      ;
; 0.751 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.395      ;
; 0.752 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.045      ;
; 0.756 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.411      ;
; 0.768 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.061      ;
; 0.770 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.417      ;
; 0.774 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.068      ;
; 0.775 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.068      ;
; 0.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.072      ;
; 0.781 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.075      ;
; 0.785 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.078      ;
; 0.785 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.431      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.631 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 1.577      ;
; 97.244 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.244 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.244 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.244 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.395 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.547      ;
; 97.395 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.547      ;
; 97.395 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.547      ;
; 97.395 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.547      ;
; 97.451 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.493      ;
; 97.451 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.493      ;
; 97.451 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.493      ;
; 97.451 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.493      ;
; 97.473 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.456      ;
; 97.643 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.305      ;
; 97.643 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.305      ;
; 97.643 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.305      ;
; 97.643 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.305      ;
; 97.643 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.305      ;
; 97.643 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.305      ;
; 97.910 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.030      ;
; 97.910 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.030      ;
; 97.910 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.030      ;
; 97.910 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.030      ;
; 97.910 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.030      ;
; 97.910 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.030      ;
; 97.910 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.030      ;
; 97.918 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.029      ;
; 97.918 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.029      ;
; 97.918 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.029      ;
; 97.918 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.029      ;
; 97.918 ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.029      ;
; 97.918 ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.029      ;
; 97.984 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.957      ;
; 97.984 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.957      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
; 98.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.842      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.424  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.718      ;
; 1.570  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.864      ;
; 1.570  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.864      ;
; 1.642  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.937      ;
; 1.642  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.937      ;
; 1.642  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.937      ;
; 1.642  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.937      ;
; 1.642  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.937      ;
; 1.642  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.937      ;
; 1.642  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.937      ;
; 1.642  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.937      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.942      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.942      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.942      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.942      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.942      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.942      ;
; 1.647  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.940      ;
; 1.647  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.940      ;
; 1.647  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.940      ;
; 1.647  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.940      ;
; 1.647  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.940      ;
; 1.647  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.940      ;
; 1.647  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.940      ;
; 1.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.967  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.250      ;
; 2.038  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.335      ;
; 2.038  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.335      ;
; 2.038  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.335      ;
; 2.038  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.335      ;
; 2.135  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.430      ;
; 2.135  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.430      ;
; 2.135  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.430      ;
; 2.135  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.430      ;
; 2.204  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.506      ;
; 2.204  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.506      ;
; 2.204  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.506      ;
; 2.204  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.506      ;
; 50.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.358      ; 1.429      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.455 ; 49.690       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.516 ; 49.736       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                         ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                     ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                               ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                               ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ;
; 49.573 ; 49.761       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                          ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                 ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                          ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                         ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                         ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.530 ; 1.652 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.669 ; 6.927 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.391  ; 1.309  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.809 ; -0.964 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.281 ; 13.107 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.958 ; 10.782 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 209.42 MHz ; 209.42 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.628 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.915 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.278 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.306 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.628 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 2.713      ;
; 47.735 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 2.606      ;
; 47.757 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.585      ;
; 47.816 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 2.525      ;
; 47.870 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.472      ;
; 47.916 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 2.429      ;
; 47.922 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 2.419      ;
; 47.958 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 2.380      ;
; 47.962 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.380      ;
; 47.963 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 2.377      ;
; 48.061 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.281      ;
; 48.221 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 2.117      ;
; 48.324 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.018      ;
; 49.154 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 1.188      ;
; 49.167 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 1.175      ;
; 95.225 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.451      ;
; 95.259 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.417      ;
; 95.334 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.342      ;
; 95.335 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.341      ;
; 95.338 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.338      ;
; 95.361 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.315      ;
; 95.373 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.303      ;
; 95.396 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.280      ;
; 95.712 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.239      ;
; 95.838 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.113      ;
; 95.877 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.074      ;
; 95.958 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.987      ;
; 95.958 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.987      ;
; 95.958 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.987      ;
; 95.964 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.987      ;
; 95.987 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.960      ;
; 96.003 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.948      ;
; 96.017 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.937      ;
; 96.090 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.861      ;
; 96.093 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.858      ;
; 96.095 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.853      ;
; 96.095 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.859      ;
; 96.113 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.834      ;
; 96.129 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.822      ;
; 96.139 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.810      ;
; 96.139 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.810      ;
; 96.139 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.810      ;
; 96.143 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.811      ;
; 96.152 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.795      ;
; 96.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.780      ;
; 96.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.780      ;
; 96.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.780      ;
; 96.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.780      ;
; 96.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.780      ;
; 96.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.771      ;
; 96.182 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.772      ;
; 96.206 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.741      ;
; 96.206 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.741      ;
; 96.206 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.741      ;
; 96.206 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.741      ;
; 96.219 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.732      ;
; 96.221 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.733      ;
; 96.239 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.708      ;
; 96.244 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.703      ;
; 96.244 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.703      ;
; 96.244 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.703      ;
; 96.244 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.703      ;
; 96.256 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.686      ;
; 96.258 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.693      ;
; 96.260 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.694      ;
; 96.260 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.694      ;
; 96.269 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.685      ;
; 96.278 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.669      ;
; 96.290 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.652      ;
; 96.290 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.652      ;
; 96.290 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.652      ;
; 96.290 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.652      ;
; 96.290 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.652      ;
; 96.290 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.652      ;
; 96.290 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.652      ;
; 96.290 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.652      ;
; 96.290 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.658      ;
; 96.290 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.658      ;
; 96.290 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.658      ;
; 96.295 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.647      ;
; 96.299 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.650      ;
; 96.299 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.650      ;
; 96.299 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.650      ;
; 96.306 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.645      ;
; 96.308 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.646      ;
; 96.330 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.618      ;
; 96.330 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.618      ;
; 96.330 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.618      ;
; 96.330 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.618      ;
; 96.330 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.618      ;
; 96.345 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.606      ;
; 96.345 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.606      ;
; 96.347 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.607      ;
; 96.347 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.604      ;
; 96.365 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.582      ;
; 96.384 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.567      ;
; 96.386 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.568      ;
; 96.386 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.568      ;
; 96.387 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.561      ;
; 96.387 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.561      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|tdo                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.416 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.449 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.455 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.468 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ; sld_hub:auto_hub|clr_reg                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.475 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.478 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.487 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.755      ;
; 0.490 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.493 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.499 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.768      ;
; 0.500 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.768      ;
; 0.508 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.776      ;
; 0.513 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.781      ;
; 0.519 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.787      ;
; 0.522 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.790      ;
; 0.528 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.796      ;
; 0.543 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.126      ;
; 0.552 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.135      ;
; 0.555 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.138      ;
; 0.557 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.140      ;
; 0.571 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.154      ;
; 0.574 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.157      ;
; 0.589 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.857      ;
; 0.589 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.857      ;
; 0.602 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.185      ;
; 0.603 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.186      ;
; 0.605 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.872      ;
; 0.605 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.873      ;
; 0.607 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.875      ;
; 0.620 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.888      ;
; 0.624 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.891      ;
; 0.636 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.904      ;
; 0.636 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.904      ;
; 0.644 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.912      ;
; 0.647 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.673 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.941      ;
; 0.675 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.943      ;
; 0.676 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.944      ;
; 0.684 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.952      ;
; 0.689 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.957      ;
; 0.699 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.967      ;
; 0.702 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.970      ;
; 0.707 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.341      ; 1.280      ;
; 0.711 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.341      ; 1.283      ;
; 0.712 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.985      ;
; 0.720 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.988      ;
; 0.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.994      ;
; 0.727 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.995      ;
; 0.729 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.341      ; 1.300      ;
; 0.730 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.998      ;
; 0.730 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.341      ; 1.304      ;
; 0.733 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.001      ;
; 0.735 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.003      ;
; 0.736 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.004      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.915 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 1.427      ;
; 97.403 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.552      ;
; 97.403 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.552      ;
; 97.403 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.552      ;
; 97.403 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.552      ;
; 97.563 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.388      ;
; 97.563 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.388      ;
; 97.563 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.388      ;
; 97.563 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.388      ;
; 97.610 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.340      ;
; 97.610 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.340      ;
; 97.610 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.340      ;
; 97.610 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.340      ;
; 97.631 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.310      ;
; 97.795 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.160      ;
; 97.795 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.160      ;
; 97.795 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.160      ;
; 97.795 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.160      ;
; 97.795 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.160      ;
; 97.795 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.160      ;
; 98.041 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.041 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.041 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.041 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.041 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.041 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.041 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.897      ;
; 98.054 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.897      ;
; 98.054 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.897      ;
; 98.054 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.897      ;
; 98.054 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.897      ;
; 98.054 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.897      ;
; 98.054 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.897      ;
; 98.054 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.897      ;
; 98.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.886      ;
; 98.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.886      ;
; 98.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.886      ;
; 98.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.886      ;
; 98.068 ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.886      ;
; 98.068 ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.886      ;
; 98.122 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.828      ;
; 98.122 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.828      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
; 98.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.715      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.278  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.546      ;
; 1.408  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.676      ;
; 1.408  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.676      ;
; 1.467  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.737      ;
; 1.467  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.737      ;
; 1.467  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.737      ;
; 1.467  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.737      ;
; 1.467  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.737      ;
; 1.467  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.737      ;
; 1.467  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.737      ;
; 1.467  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.737      ;
; 1.476  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.744      ;
; 1.476  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.744      ;
; 1.476  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.744      ;
; 1.476  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.744      ;
; 1.476  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.744      ;
; 1.476  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.744      ;
; 1.476  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.744      ;
; 1.477  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.749      ;
; 1.477  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.749      ;
; 1.477  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.749      ;
; 1.477  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.749      ;
; 1.477  ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.749      ;
; 1.477  ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.749      ;
; 1.668  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.941      ;
; 1.668  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.941      ;
; 1.668  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.941      ;
; 1.668  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.941      ;
; 1.668  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.941      ;
; 1.668  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.941      ;
; 1.764  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.023      ;
; 1.832  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.101      ;
; 1.832  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.101      ;
; 1.832  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.101      ;
; 1.832  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.101      ;
; 1.916  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.186      ;
; 1.916  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.186      ;
; 1.916  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.186      ;
; 1.916  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.186      ;
; 1.978  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.252      ;
; 1.978  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.252      ;
; 1.978  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.252      ;
; 1.978  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.252      ;
; 50.631 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.479      ; 1.305      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.306 ; 49.536       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.306 ; 49.536       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.309 ; 49.539       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.396 ; 49.612       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                         ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                     ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                               ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                          ;
; 49.442 ; 49.626       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                               ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                 ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                              ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                          ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                         ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                          ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ;
; 49.443 ; 49.627       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.608 ; 1.799 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.609 ; 6.908 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.151  ; 1.016  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.989 ; -1.215 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.833 ; 12.744 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.558 ; 10.463 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.073 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.184 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.596 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.583 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.452 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.073 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.216      ;
; 49.107 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.182      ;
; 49.156 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.134      ;
; 49.164 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.126      ;
; 49.183 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.103      ;
; 49.186 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.103      ;
; 49.222 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.068      ;
; 49.224 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.068      ;
; 49.227 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.062      ;
; 49.237 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.051      ;
; 49.248 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.042      ;
; 49.293 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 0.992      ;
; 49.351 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 0.938      ;
; 49.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 0.562      ;
; 49.730 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 0.559      ;
; 97.983 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 1.847      ;
; 97.988 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 1.842      ;
; 98.027 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 1.803      ;
; 98.028 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 1.802      ;
; 98.032 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 1.798      ;
; 98.037 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 1.793      ;
; 98.044 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 1.786      ;
; 98.061 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 1.769      ;
; 98.108 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.864      ;
; 98.112 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.860      ;
; 98.164 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.802      ;
; 98.164 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.802      ;
; 98.164 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.802      ;
; 98.167 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.800      ;
; 98.176 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.796      ;
; 98.180 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.792      ;
; 98.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.769      ;
; 98.212 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.762      ;
; 98.216 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.758      ;
; 98.231 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.738      ;
; 98.231 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.736      ;
; 98.235 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.732      ;
; 98.240 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.730      ;
; 98.240 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.730      ;
; 98.240 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.730      ;
; 98.240 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.730      ;
; 98.240 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.730      ;
; 98.244 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.728      ;
; 98.248 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.724      ;
; 98.254 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.716      ;
; 98.254 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.716      ;
; 98.254 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.716      ;
; 98.258 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.705      ;
; 98.261 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.709      ;
; 98.261 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.709      ;
; 98.261 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.709      ;
; 98.262 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.701      ;
; 98.267 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.701      ;
; 98.267 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.701      ;
; 98.267 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.701      ;
; 98.267 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.701      ;
; 98.274 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.698      ;
; 98.278 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.694      ;
; 98.280 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.694      ;
; 98.284 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.690      ;
; 98.288 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.680      ;
; 98.288 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.680      ;
; 98.288 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.680      ;
; 98.288 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.680      ;
; 98.294 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.680      ;
; 98.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.676      ;
; 98.299 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.668      ;
; 98.299 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.672      ;
; 98.303 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.664      ;
; 98.304 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.666      ;
; 98.304 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.666      ;
; 98.304 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.666      ;
; 98.312 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.660      ;
; 98.321 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.649      ;
; 98.321 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.649      ;
; 98.321 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.649      ;
; 98.323 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.646      ;
; 98.323 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.646      ;
; 98.323 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.646      ;
; 98.323 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.646      ;
; 98.323 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.646      ;
; 98.329 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.634      ;
; 98.329 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.634      ;
; 98.329 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.634      ;
; 98.329 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.634      ;
; 98.329 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.634      ;
; 98.329 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.634      ;
; 98.329 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.634      ;
; 98.329 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.634      ;
; 98.338 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.636      ;
; 98.338 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.632      ;
; 98.338 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.632      ;
; 98.338 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.632      ;
; 98.338 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.632      ;
; 98.338 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.632      ;
; 98.342 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.630      ;
; 98.346 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.626      ;
; 98.348 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.626      ;
; 98.352 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.622      ;
; 98.356 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.618      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.184 ; sld_hub:auto_hub|tdo                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ; sld_hub:auto_hub|clr_reg                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.208 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.216 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.337      ;
; 0.221 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.341      ;
; 0.221 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.343      ;
; 0.224 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.508      ;
; 0.224 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.508      ;
; 0.224 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.345      ;
; 0.224 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.345      ;
; 0.226 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.510      ;
; 0.229 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.513      ;
; 0.234 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.518      ;
; 0.238 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.522      ;
; 0.245 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.529      ;
; 0.245 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.529      ;
; 0.256 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.379      ;
; 0.264 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.272 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.396      ;
; 0.278 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.282 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.404      ;
; 0.287 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.408      ;
; 0.288 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.409      ;
; 0.295 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.300 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.173      ; 0.586      ;
; 0.309 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.173      ; 0.587      ;
; 0.310 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.173      ; 0.594      ;
; 0.318 ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.173      ; 0.595      ;
; 0.319 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.440      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.596 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 0.693      ;
; 98.788 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.185      ;
; 98.788 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.185      ;
; 98.788 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.185      ;
; 98.788 ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.185      ;
; 98.839 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.130      ;
; 98.839 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.130      ;
; 98.839 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.130      ;
; 98.839 ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.130      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.128      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.128      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.128      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.128      ;
; 98.851 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.113      ;
; 98.936 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.037      ;
; 98.936 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.037      ;
; 98.936 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.037      ;
; 98.936 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.037      ;
; 98.936 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.037      ;
; 98.936 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.037      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.928      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.928      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.928      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.928      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.928      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.928      ;
; 99.059 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.913      ;
; 99.059 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.913      ;
; 99.059 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.913      ;
; 99.059 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.913      ;
; 99.059 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.913      ;
; 99.059 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.913      ;
; 99.059 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.913      ;
; 99.059 ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.913      ;
; 99.063 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.907      ;
; 99.063 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.907      ;
; 99.063 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.907      ;
; 99.063 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.907      ;
; 99.063 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.907      ;
; 99.063 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.907      ;
; 99.063 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.907      ;
; 99.094 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.877      ;
; 99.094 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.877      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.658  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.779      ;
; 0.658  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.779      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.797      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.797      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.797      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.797      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.797      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.797      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.797      ;
; 0.683  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.805      ;
; 0.683  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.805      ;
; 0.683  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.805      ;
; 0.683  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.805      ;
; 0.683  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.805      ;
; 0.683  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.805      ;
; 0.683  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.805      ;
; 0.683  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.805      ;
; 0.690  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.812      ;
; 0.690  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.812      ;
; 0.690  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.812      ;
; 0.690  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.812      ;
; 0.690  ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.812      ;
; 0.690  ; sld_hub:auto_hub|clr_reg                            ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.812      ;
; 0.793  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.840  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.955      ;
; 0.874  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.994      ;
; 0.874  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.994      ;
; 0.874  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.994      ;
; 0.874  ; sld_hub:auto_hub|irf_reg[1][3]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.994      ;
; 0.880  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.002      ;
; 0.880  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.002      ;
; 0.880  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.002      ;
; 0.880  ; sld_hub:auto_hub|irf_reg[1][0]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.002      ;
; 0.931  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.055      ;
; 0.931  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.055      ;
; 0.931  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.055      ;
; 0.931  ; sld_hub:auto_hub|irf_reg[1][4]                      ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.055      ;
; 50.172 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.361      ; 0.617      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.454 ; 49.684       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.468 ; 49.684       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                         ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                     ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                               ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                 ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                               ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                         ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                          ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.456 ; 0.743 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.581 ; 2.854 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.867  ; 0.550  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.107 ; -0.400 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.077 ; 6.471 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 4.911 ; 5.308 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 47.281 ; 0.184 ; 48.631   ; 0.583   ; 49.306              ;
;  altera_reserved_tck ; 47.281 ; 0.184 ; 48.631   ; 0.583   ; 49.306              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.608 ; 1.799 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.669 ; 6.927 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.391  ; 1.309  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.107 ; -0.400 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.281 ; 13.107 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 4.911 ; 5.308 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ERROR               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_in[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_in[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_in[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_in[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_in[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_in[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_in[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_in[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATA_OUT[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATA_OUT[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATA_OUT[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATA_OUT[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATA_OUT[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATA_OUT[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATA_OUT[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATA_OUT[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_port[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_port[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_port[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_port[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_port[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_port[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_port[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_port[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ERROR               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; data_in[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; data_in[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; data_in[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; data_in[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; data_in[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; data_in[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; data_in[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; data_in[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; test_port[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; test_port[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; test_port[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; test_port[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; test_port[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; test_port[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; test_port[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; test_port[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-006 V                  ; 2.33 V              ; 1.29e-006 V         ; 0.019 V                              ; 0.062 V                              ; 1.15e-009 s                 ; 2.61e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-006 V                 ; 2.33 V             ; 1.29e-006 V        ; 0.019 V                             ; 0.062 V                             ; 1.15e-009 s                ; 2.61e-009 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ERROR               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_in[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_in[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_in[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_in[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_in[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_in[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_in[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_in[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; DATA_OUT[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; DATA_OUT[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; test_port[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; test_port[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; test_port[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; test_port[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; test_port[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; test_port[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; test_port[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; test_port[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.76e-007 V                  ; 2.66 V              ; -0.0111 V           ; 0.185 V                              ; 0.17 V                               ; 6.62e-010 s                 ; 1.56e-009 s                 ; Yes                        ; No                         ; 2.62 V                      ; 1.76e-007 V                 ; 2.66 V             ; -0.0111 V          ; 0.185 V                             ; 0.17 V                              ; 6.62e-010 s                ; 1.56e-009 s                ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 930      ; 0        ; 17       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 930      ; 0        ; 17       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 143   ; 143  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jul 31 19:05:33 2016
Info: Command: quartus_sta AHMES -c AHMES
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst1|C|combout" is a latch
    Warning: Node "inst1|V|combout" is a latch
    Warning: Node "inst1|B|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning: Synopsys Design Constraints File file not found: 'AHMES.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning: Node: CLOCK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ahmes:inst|mem_write was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ahmes:inst|OPERACAO[1] was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 47.281
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    47.281         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.452
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.452         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 48.631
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.631         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.424
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.424         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 49.452
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.452         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE6E22C8 are preliminary
Info: Delay annotation completed successfully
Warning: Node: CLOCK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ahmes:inst|mem_write was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ahmes:inst|OPERACAO[1] was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Worst-case setup slack is 47.628
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    47.628         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.401
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.401         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 48.915
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.915         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.278
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.278         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 49.306
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.306         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE6E22C8 are preliminary
Info: Delay annotation completed successfully
Warning: Node: CLOCK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ahmes:inst|mem_write was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ahmes:inst|OPERACAO[1] was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Worst-case setup slack is 49.073
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.073         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.184
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.184         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 49.596
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.596         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.583
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.583         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 49.452
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.452         0.000 altera_reserved_tck 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 220 megabytes
    Info: Processing ended: Sun Jul 31 19:05:38 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


