/*Agnisys, Inc. ***** Copyright 2018 All Rights Reserved. ******/
/**/
/**** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ****/
/* created by        : */
/* generated by      : Agnisys*/
/* generated from    : D:\AgnisysProjects\git_test\Allegro_test\Test\test42.idsng*/
/* IDesignSpec rev   : idsbatch v4.16.26.2*/

/**** This code is generated with following settings ****/
/* Reg Width                  : 32*/
/* Address Unit               : 8*/
/* C++ Types int              : hwint*/
/* Bus Type                   : PROPRIETARY*/
/* BigEndian                  : false*/
/* LittleEndian               : false*/
/* Dist. Decode and Readback  : false*/
/*--------------------------------------------------------------------------------------------------------------- */

/*block : test42 */

#ifndef _TEST42_REGS_H_
#define _TEST42_REGS_H_

typedef union {
    struct {
        
        hwint resv1 : 31;
        hwint f : 1;           /* 0 SW=rw HW=ro 0x0 */
    } bf;
    hwint  dw;
} test42_reg_name;

typedef struct {
    test42_reg_name  reg_name;
    
    
    
} test42_s;


#define test42_s_SIZE 0x4
#define test42_reg_name_SIZE 0x4

#define test42_s_OFFSET 0x0
#define test42_reg_name_OFFSET 0x0

#define test42_s_ADDRESS 0x0
#define test42_reg_name_ADDRESS 0x0
#define TEST42_REG_NAME_F_OFFSET 0
#define TEST42_REG_NAME_F_MASK 0x1
#define TEST42_REG_NAME_F 0x1
#endif /* _TEST42_REGS_H_ */

/* end */
