

================================================================
== Vivado HLS Report for 'packetFormatter_hardcode_64'
================================================================
* Date:           Fri Jun 30 19:10:10 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        packetFormatter_hardcode_64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      22|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     245|
|Register             |        -|      -|      464|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      464|     267|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |packetIn_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_dest_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_dest_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_keep_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_keep_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_last_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_last_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_keep_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_keep_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |packetIn_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |packetIn_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |packetIn_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |packetOut_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |packetOut_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |packetOut_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_condition_547                     |    or    |      0|  0|   1|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  22|          29|          22|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   2|          8|    1|          8|
    |packetIn_TDATA_blk_n           |   1|          2|    1|          2|
    |packetIn_V_data_V_0_data_out   |  64|          2|   64|        128|
    |packetIn_V_data_V_0_state      |   2|          3|    2|          6|
    |packetIn_V_dest_V_0_data_out   |   8|          2|    8|         16|
    |packetIn_V_dest_V_0_state      |   2|          3|    2|          6|
    |packetIn_V_keep_V_0_data_out   |   8|          2|    8|         16|
    |packetIn_V_keep_V_0_state      |   2|          3|    2|          6|
    |packetIn_V_last_V_0_data_out   |   1|          2|    1|          2|
    |packetIn_V_last_V_0_state      |   2|          3|    2|          6|
    |packetOut_TDATA_blk_n          |   1|          2|    1|          2|
    |packetOut_V_data_V_1_data_in   |  64|          5|   64|        320|
    |packetOut_V_data_V_1_data_out  |  64|          2|   64|        128|
    |packetOut_V_data_V_1_state     |   2|          3|    2|          6|
    |packetOut_V_keep_V_1_data_in   |   8|          3|    8|         24|
    |packetOut_V_keep_V_1_data_out  |   8|          2|    8|         16|
    |packetOut_V_keep_V_1_state     |   2|          3|    2|          6|
    |packetOut_V_last_V_1_data_in   |   1|          3|    1|          3|
    |packetOut_V_last_V_1_data_out  |   1|          2|    1|          2|
    |packetOut_V_last_V_1_state     |   2|          3|    2|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 245|         58|  244|        709|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   7|   0|    7|          0|
    |packetIn_V_data_V_0_payload_A   |  64|   0|   64|          0|
    |packetIn_V_data_V_0_payload_B   |  64|   0|   64|          0|
    |packetIn_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |packetIn_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |packetIn_V_data_V_0_state       |   2|   0|    2|          0|
    |packetIn_V_dest_V_0_payload_A   |   8|   0|    8|          0|
    |packetIn_V_dest_V_0_payload_B   |   8|   0|    8|          0|
    |packetIn_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |packetIn_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |packetIn_V_dest_V_0_state       |   2|   0|    2|          0|
    |packetIn_V_keep_V_0_payload_A   |   8|   0|    8|          0|
    |packetIn_V_keep_V_0_payload_B   |   8|   0|    8|          0|
    |packetIn_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |packetIn_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |packetIn_V_keep_V_0_state       |   2|   0|    2|          0|
    |packetIn_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |packetIn_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |packetIn_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |packetIn_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |packetIn_V_last_V_0_state       |   2|   0|    2|          0|
    |packetOut_V_data_V_1_payload_A  |  64|   0|   64|          0|
    |packetOut_V_data_V_1_payload_B  |  64|   0|   64|          0|
    |packetOut_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |packetOut_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |packetOut_V_data_V_1_state      |   2|   0|    2|          0|
    |packetOut_V_keep_V_1_payload_A  |   8|   0|    8|          0|
    |packetOut_V_keep_V_1_payload_B  |   8|   0|    8|          0|
    |packetOut_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |packetOut_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |packetOut_V_keep_V_1_state      |   2|   0|    2|          0|
    |packetOut_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |packetOut_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |packetOut_V_last_V_1_state      |   2|   0|    2|          0|
    |reg_111                         |  64|   0|   64|          0|
    |temp_V_reg_170                  |  32|   0|   32|          0|
    |tmp_dest_V_reg_180              |   8|   0|    8|          0|
    |tmp_last_V_reg_190              |   1|   0|    1|          0|
    |tmp_reg_165                     |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 464|   0|  464|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+-----------------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |        Source Object        |    C Type    |
+------------------+-----+-----+--------------+-----------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none | packetFormatter_hardcode_64 | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none | packetFormatter_hardcode_64 | return value |
|packetIn_TDATA    |  in |   64|     axis     |      packetIn_V_data_V      |    pointer   |
|packetIn_TVALID   |  in |    1|     axis     |      packetIn_V_keep_V      |    pointer   |
|packetIn_TREADY   | out |    1|     axis     |      packetIn_V_keep_V      |    pointer   |
|packetIn_TKEEP    |  in |    8|     axis     |      packetIn_V_keep_V      |    pointer   |
|packetIn_TLAST    |  in |    1|     axis     |      packetIn_V_last_V      |    pointer   |
|packetIn_TDEST    |  in |    8|     axis     |      packetIn_V_dest_V      |    pointer   |
|eth_dst_V         |  in |   48|    ap_none   |          eth_dst_V          |    scalar    |
|eth_src_V         |  in |   48|    ap_none   |          eth_src_V          |    scalar    |
|packetOut_TDATA   | out |   64|     axis     |      packetOut_V_data_V     |    pointer   |
|packetOut_TVALID  | out |    1|     axis     |      packetOut_V_keep_V     |    pointer   |
|packetOut_TREADY  |  in |    1|     axis     |      packetOut_V_keep_V     |    pointer   |
|packetOut_TKEEP   | out |    8|     axis     |      packetOut_V_keep_V     |    pointer   |
|packetOut_TLAST   | out |    1|     axis     |      packetOut_V_last_V     |    pointer   |
+------------------+-----+-----+--------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	6  / (!tmp_last_V)
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: eth_src_V_read (20)  [1/1] 0.00ns
:10  %eth_src_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %eth_src_V)

ST_1: eth_dst_V_read (21)  [1/1] 0.00ns
:11  %eth_dst_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %eth_dst_V)

ST_1: tmp (27)  [1/1] 0.00ns
:17  %tmp = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %eth_src_V_read, i32 32, i32 47)

ST_1: temp_V (29)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:77
:19  %temp_V = trunc i48 %eth_src_V_read to i32

ST_1: empty (30)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:87
:20  %empty = call { i64, i1, i8, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, i8* %packetIn_V_keep_V)


 <State 2>: 0.00ns
ST_2: tmp_data_V_1 (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:72
:18  %tmp_data_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %eth_dst_V_read, i16 %tmp)

ST_2: empty (30)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:87
:20  %empty = call { i64, i1, i8, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, i8* %packetIn_V_keep_V)

ST_2: tmp_data_V (31)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:87
:21  %tmp_data_V = extractvalue { i64, i1, i8, i8 } %empty, 0

ST_2: tmp_dest_V (32)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:87
:22  %tmp_dest_V = extractvalue { i64, i1, i8, i8 } %empty, 2

ST_2: StgValue_17 (33)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:88
:23  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_18 (35)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:104
:25  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_1, i1 undef, i8 -1)


 <State 3>: 0.00ns
ST_3: p_Result_s (34)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:97
:24  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i24.i8(i32 %temp_V, i24 7602176, i8 %tmp_dest_V)

ST_3: StgValue_20 (35)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:104
:25  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_1, i1 undef, i8 -1)

ST_3: StgValue_21 (36)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:105
:26  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %p_Result_s, i1 undef, i8 -1)


 <State 4>: 0.00ns
ST_4: StgValue_22 (36)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:105
:26  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %p_Result_s, i1 undef, i8 -1)

ST_4: StgValue_23 (37)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:106
:27  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V, i1 false, i8 -1)


 <State 5>: 0.00ns
ST_5: StgValue_24 (10)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetIn_V_data_V), !map !99

ST_5: StgValue_25 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetIn_V_last_V), !map !103

ST_5: StgValue_26 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_dest_V), !map !107

ST_5: StgValue_27 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_keep_V), !map !111

ST_5: StgValue_28 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i48 %eth_dst_V), !map !115

ST_5: StgValue_29 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i48 %eth_src_V), !map !121

ST_5: StgValue_30 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_data_V), !map !125

ST_5: StgValue_31 (17)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !129

ST_5: StgValue_32 (18)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_keep_V), !map !133

ST_5: StgValue_33 (19)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([28 x i8]* @packetFormatter_hard) nounwind

ST_5: StgValue_34 (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, i8* %packetIn_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_35 (23)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:13  call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_36 (24)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:14  call void (...)* @_ssdm_op_SpecInterface(i48 %eth_src_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_37 (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:15  call void (...)* @_ssdm_op_SpecInterface(i48 %eth_dst_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_38 (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_39 (37)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:106
:27  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V, i1 false, i8 -1)

ST_5: StgValue_40 (38)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:110
:28  br label %._crit_edge


 <State 6>: 0.00ns
ST_6: empty_5 (40)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:112
._crit_edge:0  %empty_5 = call { i64, i1, i8, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, i8* %packetIn_V_keep_V)

ST_6: tmp_data_V_3 (41)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:112
._crit_edge:1  %tmp_data_V_3 = extractvalue { i64, i1, i8, i8 } %empty_5, 0

ST_6: tmp_last_V (42)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:112
._crit_edge:2  %tmp_last_V = extractvalue { i64, i1, i8, i8 } %empty_5, 1

ST_6: tmp_keep_V (43)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:112
._crit_edge:3  %tmp_keep_V = extractvalue { i64, i1, i8, i8 } %empty_5, 3

ST_6: StgValue_45 (44)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:117
._crit_edge:4  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_3, i1 %tmp_last_V, i8 %tmp_keep_V)


 <State 7>: 0.00ns
ST_7: StgValue_46 (44)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:117
._crit_edge:4  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_3, i1 %tmp_last_V, i8 %tmp_keep_V)

ST_7: StgValue_47 (45)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:121
._crit_edge:5  br i1 %tmp_last_V, label %1, label %._crit_edge

ST_7: StgValue_48 (47)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:123
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ packetIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetIn_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eth_dst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_src_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packetOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
eth_src_V_read (read          ) [ 00000000]
eth_dst_V_read (read          ) [ 00100000]
tmp            (partselect    ) [ 00100000]
temp_V         (trunc         ) [ 00110000]
tmp_data_V_1   (bitconcatenate) [ 00010000]
empty          (read          ) [ 00000000]
tmp_data_V     (extractvalue  ) [ 00011100]
tmp_dest_V     (extractvalue  ) [ 00010000]
StgValue_17    (wait          ) [ 00000000]
p_Result_s     (bitconcatenate) [ 00001000]
StgValue_20    (write         ) [ 00000000]
StgValue_22    (write         ) [ 00000000]
StgValue_24    (specbitsmap   ) [ 00000000]
StgValue_25    (specbitsmap   ) [ 00000000]
StgValue_26    (specbitsmap   ) [ 00000000]
StgValue_27    (specbitsmap   ) [ 00000000]
StgValue_28    (specbitsmap   ) [ 00000000]
StgValue_29    (specbitsmap   ) [ 00000000]
StgValue_30    (specbitsmap   ) [ 00000000]
StgValue_31    (specbitsmap   ) [ 00000000]
StgValue_32    (specbitsmap   ) [ 00000000]
StgValue_33    (spectopmodule ) [ 00000000]
StgValue_34    (specinterface ) [ 00000000]
StgValue_35    (specinterface ) [ 00000000]
StgValue_36    (specinterface ) [ 00000000]
StgValue_37    (specinterface ) [ 00000000]
StgValue_38    (specinterface ) [ 00000000]
StgValue_39    (write         ) [ 00000000]
StgValue_40    (br            ) [ 00000000]
empty_5        (read          ) [ 00000000]
tmp_data_V_3   (extractvalue  ) [ 00000001]
tmp_last_V     (extractvalue  ) [ 00000001]
tmp_keep_V     (extractvalue  ) [ 00000001]
StgValue_46    (write         ) [ 00000000]
StgValue_47    (br            ) [ 00000000]
StgValue_48    (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="packetIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="packetIn_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="packetIn_V_dest_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="packetIn_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="eth_dst_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_dst_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eth_src_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_src_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="packetOut_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="packetOut_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="packetOut_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i48"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetFormatter_hard"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="eth_src_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="48" slack="0"/>
<pin id="68" dir="0" index="1" bw="48" slack="0"/>
<pin id="69" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_src_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="eth_dst_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="48" slack="0"/>
<pin id="74" dir="0" index="1" bw="48" slack="0"/>
<pin id="75" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_dst_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="81" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="8" slack="0"/>
<pin id="83" dir="0" index="4" bw="8" slack="0"/>
<pin id="84" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_5/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="8" slack="0"/>
<pin id="95" dir="0" index="4" bw="64" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="8" slack="0"/>
<pin id="98" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_18/2 StgValue_21/3 StgValue_23/4 StgValue_45/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="81" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_3/6 "/>
</bind>
</comp>

<comp id="111" class="1005" name="reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V tmp_data_V_3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="48" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="0" index="3" bw="7" slack="0"/>
<pin id="121" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="temp_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="48" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_data_V_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="48" slack="1"/>
<pin id="133" dir="0" index="2" bw="16" slack="1"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_dest_V_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="81" slack="0"/>
<pin id="139" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Result_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2"/>
<pin id="144" dir="0" index="2" bw="24" slack="0"/>
<pin id="145" dir="0" index="3" bw="8" slack="1"/>
<pin id="146" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_last_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="81" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_keep_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="81" slack="0"/>
<pin id="157" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/6 "/>
</bind>
</comp>

<comp id="160" class="1005" name="eth_dst_V_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="48" slack="1"/>
<pin id="162" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="eth_dst_V_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="tmp_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="170" class="1005" name="temp_V_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_V "/>
</bind>
</comp>

<comp id="175" class="1005" name="tmp_data_V_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="tmp_dest_V_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="185" class="1005" name="p_Result_s_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_last_V_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_keep_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="109"><net_src comp="78" pin="5"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="66" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="66" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="130" pin="3"/><net_sink comp="90" pin=4"/></net>

<net id="140"><net_src comp="78" pin="5"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="141" pin="4"/><net_sink comp="90" pin=4"/></net>

<net id="153"><net_src comp="78" pin="5"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="158"><net_src comp="78" pin="5"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="90" pin=6"/></net>

<net id="163"><net_src comp="72" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="168"><net_src comp="116" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="173"><net_src comp="126" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="178"><net_src comp="130" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="183"><net_src comp="137" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="141" pin=3"/></net>

<net id="188"><net_src comp="141" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="193"><net_src comp="150" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="198"><net_src comp="155" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="90" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: packetOut_V_data_V | {3 4 5 7 }
	Port: packetOut_V_last_V | {3 4 5 7 }
	Port: packetOut_V_keep_V | {3 4 5 7 }
 - Input state : 
	Port: packetFormatter_hardcode_64 : packetIn_V_data_V | {1 6 }
	Port: packetFormatter_hardcode_64 : packetIn_V_last_V | {1 6 }
	Port: packetFormatter_hardcode_64 : packetIn_V_dest_V | {1 6 }
	Port: packetFormatter_hardcode_64 : packetIn_V_keep_V | {1 6 }
	Port: packetFormatter_hardcode_64 : eth_dst_V | {1 }
	Port: packetFormatter_hardcode_64 : eth_src_V | {1 }
  - Chain level:
	State 1
	State 2
		StgValue_18 : 1
	State 3
		StgValue_21 : 1
	State 4
	State 5
	State 6
		StgValue_45 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|          | eth_src_V_read_read_fu_66 |
|   read   | eth_dst_V_read_read_fu_72 |
|          |       grp_read_fu_78      |
|----------|---------------------------|
|   write  |      grp_write_fu_90      |
|----------|---------------------------|
|          |         grp_fu_106        |
|extractvalue|     tmp_dest_V_fu_137     |
|          |     tmp_last_V_fu_150     |
|          |     tmp_keep_V_fu_155     |
|----------|---------------------------|
|partselect|         tmp_fu_116        |
|----------|---------------------------|
|   trunc  |       temp_V_fu_126       |
|----------|---------------------------|
|bitconcatenate|    tmp_data_V_1_fu_130    |
|          |     p_Result_s_fu_141     |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|eth_dst_V_read_reg_160|   48   |
|  p_Result_s_reg_185  |   64   |
|        reg_111       |   64   |
|    temp_V_reg_170    |   32   |
| tmp_data_V_1_reg_175 |   64   |
|  tmp_dest_V_reg_180  |    8   |
|  tmp_keep_V_reg_195  |    8   |
|  tmp_last_V_reg_190  |    1   |
|      tmp_reg_165     |   16   |
+----------------------+--------+
|         Total        |   305  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p4  |   6  |  64  |   384  ||    64   |
| grp_write_fu_90 |  p5  |   4  |   1  |    4   ||    1    |
| grp_write_fu_90 |  p6  |   3  |   8  |   24   ||    8    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   412  ||  2.854  ||    73   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   73   |
|  Register |    -   |   305  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   305  |   73   |
+-----------+--------+--------+--------+
