<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonMachineScheduler.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonMachineScheduler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonMachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- HexagonMachineScheduler.h - Custom Hexagon MI scheduler --*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// Custom Hexagon MI scheduler.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DFAPacketizer_8h.html">llvm/CodeGen/DFAPacketizer.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleHazardRecognizer_8h.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>SUnit;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html">   35</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> {<span class="comment"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  /// ResourcesModel - Represents VLIW state.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  /// Not limited to VLIW targets per se, but assumes</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// definition of DFA by a target.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *ResourcesModel;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// Local packet/bundle model. Purely</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// internal to the MI schedulre at the time.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span>  std::vector&lt;SUnit *&gt; Packet;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  /// Total packets created.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> TotalPackets = 0;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#abe16a088e6b4361a349ba0257e9d5c60">   51</a></span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#abe16a088e6b4361a349ba0257e9d5c60">VLIWResourceModel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SM)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;      : SchedModel(SM) {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    ResourcesModel = STI.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#abe81e601b8bee5b30f838230fd86e39f">CreateTargetScheduleState</a>(STI);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">// This hard requirement could be relaxed,</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">// but for now do not let it proceed.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ResourcesModel &amp;&amp; <span class="stringliteral">&quot;Unimplemented CreateTargetScheduleState.&quot;</span>);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    Packet.resize(SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">getIssueWidth</a>());</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    Packet.clear();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    ResourcesModel-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">clearResources</a>();</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  }</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a51adaf51cddfbfc9dd633f0ae2158d76">   64</a></span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#a51adaf51cddfbfc9dd633f0ae2158d76">~VLIWResourceModel</a>() {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keyword">delete</span> ResourcesModel;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a1dd62910616ff22e9dafc08dca41e076">   68</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a1dd62910616ff22e9dafc08dca41e076">resetPacketState</a>() {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    Packet.clear();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a4a11ebc1aee3c0b7d60e7ca58053df7b">   72</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a4a11ebc1aee3c0b7d60e7ca58053df7b">resetDFA</a>() {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    ResourcesModel-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">clearResources</a>();</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a7809a7226c009c9d34b2bf76dce72611">   76</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a7809a7226c009c9d34b2bf76dce72611">reset</a>() {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    Packet.clear();</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    ResourcesModel-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">clearResources</a>();</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">isResourceAvailable</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTop);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a6641c29e6f96fdf149d7f9f5dddec48f">reserveResources</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTop);</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#af74e76c4c350e1d1675ae4ae9167c2a9">   83</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#af74e76c4c350e1d1675ae4ae9167c2a9">getTotalPackets</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TotalPackets; }</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a788886ebcf4427cbaef1b29089eb0ff3">   84</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a788886ebcf4427cbaef1b29089eb0ff3">isInPacket</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Packet, SU); }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;};</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/// Extend the standard ScheduleDAGMI to provide more context and override the</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/// top-level schedule() driver.</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWMachineScheduler.html">   89</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWMachineScheduler.html#a93b6189b77c7f1e42ace4d1c9940cd90">   91</a></span>&#160;  <a class="code" href="classllvm_1_1VLIWMachineScheduler.html#a93b6189b77c7f1e42ace4d1c9940cd90">VLIWMachineScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                       std::unique_ptr&lt;MachineSchedStrategy&gt; S)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      : <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, <a class="code" href="namespacestd.html">std</a>::move(S)) {}</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// Schedule - This is called back from ScheduleDAGInstrs::Run() when it&#39;s</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// time to do some work.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> schedule() <span class="keyword">override</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWMachineScheduler.html#a6bd1d602c14c9547579795ae70662142">   99</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *<a class="code" href="classllvm_1_1VLIWMachineScheduler.html#a6bd1d602c14c9547579795ae70662142">getRegClassInfo</a>() { <span class="keywordflow">return</span> RegClassInfo; }</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWMachineScheduler.html#a7c141a62b7a2ca52832410d948ada2c0">  100</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1VLIWMachineScheduler.html#a7c141a62b7a2ca52832410d948ada2c0">getBBSize</a>() { <span class="keywordflow">return</span> BB-&gt;size(); }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;};</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">// ConvergingVLIWScheduler - Implementation of the standard</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// MachineSchedStrategy.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/// ConvergingVLIWScheduler shrinks the unscheduled zone using heuristics</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/// to balance the schedule.</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html">  110</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// Store the state used by ConvergingVLIWScheduler heuristics, required</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  ///  for the lifetime of one invocation of pickNode().</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>SchedCandidate {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="comment">// The best SUnit candidate.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">// Register pressure values for the best candidate.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> RPDelta;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="comment">// Best scheduling cost.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordtype">int</span> SCost = 0;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    SchedCandidate() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  };<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// Represent the type of SchedCandidate found within a single queue.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> CandResult {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>, SingleExcess, SingleCritical, SingleMax, MultiPressure,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    BestCost, Weak};</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// Each Scheduling boundary is associated with ready queues. It tracks the</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// current cycle in whichever direction at has moved, and maintains the state</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// of &quot;hazards&quot; and other interlocks at the current cycle.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>VLIWSchedBoundary {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> *DAG = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> Available;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> Pending;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordtype">bool</span> CheckPending = <span class="keyword">false</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *HazardRec = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> *ResourceModel = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordtype">unsigned</span> CurrCycle = 0;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordtype">unsigned</span> IssueCount = 0;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordtype">unsigned</span> CriticalPathLength = 0;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">    /// MinReadyCycle - Cycle of the soonest available instruction.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> MinReadyCycle = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>();</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">// Remember the greatest min operand latency.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordtype">unsigned</span> MaxMinLatency = 0;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">    /// Pending queues extend the ready queues with the same ID and the</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">    /// PendingFlag set.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span>    VLIWSchedBoundary(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        : Available(ID, Name+<span class="stringliteral">&quot;.A&quot;</span>),</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;          Pending(ID &lt;&lt; <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da2ec88327b6f9d8705576e81f14e6a2fc">ConvergingVLIWScheduler::LogMaxQID</a>, Name+<span class="stringliteral">&quot;.P&quot;</span>) {}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    ~VLIWSchedBoundary() {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="keyword">delete</span> ResourceModel;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="keyword">delete</span> HazardRec;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    }</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(<a class="code" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> *dag, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *smodel) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      DAG = dag;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      SchedModel = smodel;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      CurrCycle = 0;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      IssueCount = 0;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="comment">// Initialize the critical path length limit, which used by the scheduling</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="comment">// cost model to determine the value for scheduling an instruction. We use</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="comment">// a slightly different heuristic for small and large functions. For small</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="comment">// functions, it&#39;s important to use the height/depth of the instruction.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <span class="comment">// For large functions, prioritizing by height or depth increases spills.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      CriticalPathLength = DAG-&gt;<a class="code" href="classllvm_1_1VLIWMachineScheduler.html#a7c141a62b7a2ca52832410d948ada2c0">getBBSize</a>() / SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">getIssueWidth</a>();</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1VLIWMachineScheduler.html#a7c141a62b7a2ca52832410d948ada2c0">getBBSize</a>() &lt; 50)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <span class="comment">// We divide by two as a cheap and simple heuristic to reduce the</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="comment">// critcal path length, which increases the priority of using the graph</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="comment">// height/depth in the scheduler&#39;s cost computation.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        CriticalPathLength &gt;&gt;= 1;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="comment">// For large basic blocks, we prefer a larger critical path length to</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="comment">// decrease the priority of using the graph height/depth.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="keywordtype">unsigned</span> MaxPath = 0;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;SU : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;          MaxPath = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MaxPath, isTop() ? SU.getHeight() : SU.getDepth());</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        CriticalPathLength = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(CriticalPathLength, MaxPath) + 1;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordtype">bool</span> isTop()<span class="keyword"> const </span>{</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="keywordflow">return</span> Available.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da40f7f0675083aaa0ae6f43946859c03b">ConvergingVLIWScheduler::TopQID</a>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordtype">bool</span> checkHazard(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordtype">void</span> releaseNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> ReadyCycle);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordtype">void</span> bumpCycle();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordtype">void</span> bumpNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordtype">void</span> releasePending();</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordtype">void</span> removeReady(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickOnlyChoice();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordtype">bool</span> isLatencyBound(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="keywordflow">if</span> (CurrCycle &gt;= CriticalPathLength)</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordtype">unsigned</span> PathLength = isTop() ? SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <span class="keywordflow">return</span> CriticalPathLength - CurrCycle &lt;= PathLength;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  };</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> *DAG = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">// State of the top and bottom scheduled instruction boundaries.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  VLIWSchedBoundary Top;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  VLIWSchedBoundary Bot;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// List of pressure sets that have a high pressure level in the region.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span>  std::vector&lt;bool&gt; HighPressureSets;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// SUnit::NodeQueueId: 0 (none), 1 (top), 2 (bot), 3 (both)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> {</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da40f7f0675083aaa0ae6f43946859c03b">  230</a></span>&#160;    TopQID = 1,</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da0644396ca457428e0f89e799f32a1906">  231</a></span>&#160;    BotQID = 2,</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da2ec88327b6f9d8705576e81f14e6a2fc">  232</a></span>&#160;    LogMaxQID = 2</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  };</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">  235</a></span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">ConvergingVLIWScheduler</a>() : Top(TopQID, <span class="stringliteral">&quot;TopQ&quot;</span>), Bot(BotQID, <span class="stringliteral">&quot;BotQ&quot;</span>) {}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) <span class="keyword">override</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickNode(<span class="keywordtype">bool</span> &amp;IsTopNode) <span class="keyword">override</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordtype">void</span> schedNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) <span class="keyword">override</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">void</span> releaseTopNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">override</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordtype">void</span> releaseBottomNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">override</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a5b23d7e688d2aeeae0f12d2a32314857">  247</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a5b23d7e688d2aeeae0f12d2a32314857">reportPackets</a>() {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">return</span> Top.ResourceModel-&gt;getTotalPackets() +</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;           Bot.ResourceModel-&gt;getTotalPackets();</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickNodeBidrectional(<span class="keywordtype">bool</span> &amp;IsTopNode);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordtype">int</span> pressureChange(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isBotUp);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordtype">int</span> SchedulingCost(<a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                     <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, SchedCandidate &amp;Candidate,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                     <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;Delta, <span class="keywordtype">bool</span> verbose);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  CandResult pickNodeFromQueue(VLIWSchedBoundary &amp;Zone,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                               SchedCandidate &amp;Candidate);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordtype">void</span> traceCandidate(<span class="keyword">const</span> <span class="keywordtype">char</span> *Label, <span class="keyword">const</span> <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                      <span class="keywordtype">int</span> Cost, <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a>());</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordtype">void</span> readyQueueVerboseDump(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                             SchedCandidate &amp;Candidate, <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;};</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H</span></div><div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_abe16a088e6b4361a349ba0257e9d5c60"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#abe16a088e6b4361a349ba0257e9d5c60">llvm::VLIWResourceModel::VLIWResourceModel</a></div><div class="ttdeci">VLIWResourceModel(const TargetSubtargetInfo &amp;STI, const TargetSchedModel *SM)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00051">HexagonMachineScheduler.h:51</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="TargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWMachineScheduler_html"><div class="ttname"><a href="classllvm_1_1VLIWMachineScheduler.html">llvm::VLIWMachineScheduler</a></div><div class="ttdoc">Extend the standard ScheduleDAGMI to provide more context and override the top-level schedule() drive...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00089">HexagonMachineScheduler.h:89</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a8926b25df7254ba2730fa5d7ec139862"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const</div><div class="ttdoc">Returns the depth of this node, which is the length of the maximum path up to any node which has no p...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00398">ScheduleDAG.h:398</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">llvm::NoCand</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00032">SIMachineScheduler.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWMachineScheduler_html_a7c141a62b7a2ca52832410d948ada2c0"><div class="ttname"><a href="classllvm_1_1VLIWMachineScheduler.html#a7c141a62b7a2ca52832410d948ada2c0">llvm::VLIWMachineScheduler::getBBSize</a></div><div class="ttdeci">int getBBSize()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00100">HexagonMachineScheduler.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html_a5b23d7e688d2aeeae0f12d2a32314857"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a5b23d7e688d2aeeae0f12d2a32314857">llvm::ConvergingVLIWScheduler::reportPackets</a></div><div class="ttdeci">unsigned reportPackets()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00247">HexagonMachineScheduler.h:247</a></div></div>
<div class="ttc" id="Twine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html_aa2aa15f4b12628474dcfe9b2b9f2a2ac"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">llvm::DFAPacketizer::clearResources</a></div><div class="ttdeci">void clearResources()</div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00066">DFAPacketizer.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00262">MachineScheduler.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00381">MachineScheduler.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_afe1bde7001d7b6a70198dc827f4a28e2"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">llvm::ReadyQueue::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00535">MachineScheduler.h:535</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abe81e601b8bee5b30f838230fd86e39f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abe81e601b8bee5b30f838230fd86e39f">llvm::TargetInstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">virtual DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &amp;) const</div><div class="ttdoc">Create machine specific model for scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01634">TargetInstrInfo.h:1634</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">llvm::NodeOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00037">SIMachineScheduler.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWMachineScheduler_html_a93b6189b77c7f1e42ace4d1c9940cd90"><div class="ttname"><a href="classllvm_1_1VLIWMachineScheduler.html#a93b6189b77c7f1e42ace4d1c9940cd90">llvm::VLIWMachineScheduler::VLIWMachineScheduler</a></div><div class="ttdeci">VLIWMachineScheduler(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00091">HexagonMachineScheduler.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWMachineScheduler_html_a6bd1d602c14c9547579795ae70662142"><div class="ttname"><a href="classllvm_1_1VLIWMachineScheduler.html#a6bd1d602c14c9547579795ae70662142">llvm::VLIWMachineScheduler::getRegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * getRegClassInfo()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00099">HexagonMachineScheduler.h:99</a></div></div>
<div class="ttc" id="TargetLibraryInfo_8cpp_html_a19d27915595e7f0a0ef271448bcdac6f"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">initialize</a></div><div class="ttdeci">static void initialize(TargetLibraryInfoImpl &amp;TLI, const Triple &amp;T, ArrayRef&lt; StringLiteral &gt; StandardNames)</div><div class="ttdoc">Initialize the set of available library functions based on the specified target triple. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00069">TargetLibraryInfo.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a788886ebcf4427cbaef1b29089eb0ff3"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a788886ebcf4427cbaef1b29089eb0ff3">llvm::VLIWResourceModel::isInPacket</a></div><div class="ttdeci">bool isInPacket(SUnit *SU) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00084">HexagonMachineScheduler.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html_a064685c6267d802b5275f5559001aa5da40f7f0675083aaa0ae6f43946859c03b"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da40f7f0675083aaa0ae6f43946859c03b">llvm::ConvergingVLIWScheduler::TopQID</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00230">HexagonMachineScheduler.h:230</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdoc">Helpers for implementing custom MachineSchedStrategy classes. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00527">MachineScheduler.h:527</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00358">RegisterPressure.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html">llvm::VLIWResourceModel</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00035">HexagonMachineScheduler.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a6641c29e6f96fdf149d7f9f5dddec48f"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a6641c29e6f96fdf149d7f9f5dddec48f">llvm::VLIWResourceModel::reserveResources</a></div><div class="ttdeci">bool reserveResources(SUnit *SU, bool IsTop)</div><div class="ttdoc">Keep track of available resources. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8cpp_source.html#l00138">HexagonMachineScheduler.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html">llvm::ConvergingVLIWScheduler</a></div><div class="ttdoc">ConvergingVLIWScheduler shrinks the unscheduled zone using heuristics to balance the schedule...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00110">HexagonMachineScheduler.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a51adaf51cddfbfc9dd633f0ae2158d76"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a51adaf51cddfbfc9dd633f0ae2158d76">llvm::VLIWResourceModel::~VLIWResourceModel</a></div><div class="ttdeci">~VLIWResourceModel()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00064">HexagonMachineScheduler.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_af74e76c4c350e1d1675ae4ae9167c2a9"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#af74e76c4c350e1d1675ae4ae9167c2a9">llvm::VLIWResourceModel::getTotalPackets</a></div><div class="ttdeci">unsigned getTotalPackets() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00083">HexagonMachineScheduler.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_afa113683bb9cebc99c2711ac4a4c36dd"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">llvm::VLIWResourceModel::isResourceAvailable</a></div><div class="ttdeci">bool isResourceAvailable(SUnit *SU, bool IsTop)</div><div class="ttdoc">Check if scheduling of this SU is possible in the current packet. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8cpp_source.html#l00097">HexagonMachineScheduler.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00049">DFAPacketizer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a4a11ebc1aee3c0b7d60e7ca58053df7b"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a4a11ebc1aee3c0b7d60e7ca58053df7b">llvm::VLIWResourceModel::resetDFA</a></div><div class="ttdeci">void resetDFA()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00072">HexagonMachineScheduler.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a582da862b28b876ef2235781392cffa6"><div class="ttname"><a href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const</div><div class="ttdoc">Returns the height of this node, which is the length of the maximum path down to any node which has n...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00406">ScheduleDAG.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a7809a7226c009c9d34b2bf76dce72611"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a7809a7226c009c9d34b2bf76dce72611">llvm::VLIWResourceModel::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00076">HexagonMachineScheduler.h:76</a></div></div>
<div class="ttc" id="ScheduleHazardRecognizer_8h_html"><div class="ttname"><a href="ScheduleHazardRecognizer_8h.html">ScheduleHazardRecognizer.h</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></div><div class="ttdoc">MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00197">MachineScheduler.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html"><div class="ttname"><a href="classllvm_1_1PressureChange.html">llvm::PressureChange</a></div><div class="ttdoc">Capture a change in pressure for a single pressure set. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00103">RegisterPressure.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html_a064685c6267d802b5275f5559001aa5da2ec88327b6f9d8705576e81f14e6a2fc"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da2ec88327b6f9d8705576e81f14e6a2fc">llvm::ConvergingVLIWScheduler::LogMaxQID</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00232">HexagonMachineScheduler.h:232</a></div></div>
<div class="ttc" id="DFAPacketizer_8h_html"><div class="ttname"><a href="DFAPacketizer_8h.html">DFAPacketizer.h</a></div></div>
<div class="ttc" id="structllvm_1_1RegPressureDelta_html"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html">llvm::RegPressureDelta</a></div><div class="ttdoc">Store the effects of a change in pressure on things that MI scheduler cares about. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00239">RegisterPressure.h:239</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html_aeb7ccdb955d8d00eb2e06f255a5da223"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">llvm::ConvergingVLIWScheduler::ConvergingVLIWScheduler</a></div><div class="ttdeci">ConvergingVLIWScheduler()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00235">HexagonMachineScheduler.h:235</a></div></div>
<div class="ttc" id="RegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a1dd62910616ff22e9dafc08dca41e076"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a1dd62910616ff22e9dafc08dca41e076">llvm::VLIWResourceModel::resetPacketState</a></div><div class="ttdeci">void resetPacketState()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00068">HexagonMachineScheduler.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a2fdb857df4be03c47fa40a69110b84a8"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">llvm::TargetSchedModel::getIssueWidth</a></div><div class="ttdeci">unsigned getIssueWidth() const</div><div class="ttdoc">Maximum number of micro-ops that may be scheduled per cycle. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00099">TargetSchedule.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdoc">The scheduling units. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00562">ScheduleDAG.h:562</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="namespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01241">STLExtras.h:1241</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:10 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
