// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module RenameStage_1(
  input        clock,
               reset,
               io_kill,
               io_dec_uops_0_is_br,
               io_dec_uops_0_is_jalr,
               io_dec_uops_0_is_sfb,
  input  [2:0] io_dec_uops_0_br_tag,
  input  [5:0] io_dec_uops_0_ldst,
               io_dec_uops_0_lrs1,
               io_dec_uops_0_lrs2,
               io_dec_uops_0_lrs3,
  input        io_dec_uops_0_ldst_val,
  input  [1:0] io_dec_uops_0_dst_rtype,
               io_dec_uops_0_lrs1_rtype,
               io_dec_uops_0_lrs2_rtype,
  input        io_dec_uops_0_frs3_en,
  input  [2:0] io_brupdate_b2_uop_br_tag,
  input        io_brupdate_b2_mispredict,
               io_dis_fire_0,
               io_dis_ready,
               io_wakeups_0_valid,
  input  [5:0] io_wakeups_0_bits_uop_pdst,
  input  [1:0] io_wakeups_0_bits_uop_dst_rtype,
  input        io_wakeups_1_valid,
  input  [5:0] io_wakeups_1_bits_uop_pdst,
  input  [1:0] io_wakeups_1_bits_uop_dst_rtype,
  input        io_com_valids_0,
  input  [5:0] io_com_uops_0_pdst,
               io_com_uops_0_stale_pdst,
               io_com_uops_0_ldst,
  input        io_com_uops_0_ldst_val,
  input  [1:0] io_com_uops_0_dst_rtype,
  input        io_rbk_valids_0,
               io_rollback,
               io_debug_rob_empty,
  output       io_ren_stalls_0,
  output [5:0] io_ren2_uops_0_pdst,
               io_ren2_uops_0_prs1,
               io_ren2_uops_0_prs2,
               io_ren2_uops_0_prs3,
  output       io_ren2_uops_0_prs1_busy,
               io_ren2_uops_0_prs2_busy,
               io_ren2_uops_0_prs3_busy,
  output [5:0] io_ren2_uops_0_stale_pdst
);

  wire       _busytable_io_busy_resps_0_prs1_busy;	// @[rename-stage.scala:221:25]
  wire       _busytable_io_busy_resps_0_prs2_busy;	// @[rename-stage.scala:221:25]
  wire       _busytable_io_busy_resps_0_prs3_busy;	// @[rename-stage.scala:221:25]
  wire       _freelist_io_alloc_pregs_0_valid;	// @[rename-stage.scala:217:24]
  wire [5:0] _freelist_io_alloc_pregs_0_bits;	// @[rename-stage.scala:217:24]
  wire [5:0] _maptable_io_map_resps_0_prs1;	// @[rename-stage.scala:211:24]
  wire [5:0] _maptable_io_map_resps_0_prs2;	// @[rename-stage.scala:211:24]
  wire [5:0] _maptable_io_map_resps_0_prs3;	// @[rename-stage.scala:211:24]
  wire [5:0] _maptable_io_map_resps_0_stale_pdst;	// @[rename-stage.scala:211:24]
  reg        r_uop_is_br;	// @[rename-stage.scala:119:23]
  reg        r_uop_is_jalr;	// @[rename-stage.scala:119:23]
  reg        r_uop_is_sfb;	// @[rename-stage.scala:119:23]
  reg  [2:0] r_uop_br_tag;	// @[rename-stage.scala:119:23]
  reg  [5:0] r_uop_prs1;	// @[rename-stage.scala:119:23]
  reg  [5:0] r_uop_prs2;	// @[rename-stage.scala:119:23]
  reg  [5:0] r_uop_prs3;	// @[rename-stage.scala:119:23]
  reg  [5:0] r_uop_stale_pdst;	// @[rename-stage.scala:119:23]
  reg  [5:0] r_uop_ldst;	// @[rename-stage.scala:119:23]
  reg  [5:0] r_uop_lrs1;	// @[rename-stage.scala:119:23]
  reg  [5:0] r_uop_lrs2;	// @[rename-stage.scala:119:23]
  reg  [5:0] r_uop_lrs3;	// @[rename-stage.scala:119:23]
  reg        r_uop_ldst_val;	// @[rename-stage.scala:119:23]
  reg  [1:0] r_uop_dst_rtype;	// @[rename-stage.scala:119:23]
  reg  [1:0] r_uop_lrs1_rtype;	// @[rename-stage.scala:119:23]
  reg  [1:0] r_uop_lrs2_rtype;	// @[rename-stage.scala:119:23]
  reg        r_uop_frs3_en;	// @[rename-stage.scala:119:23]
  wire       _io_ren_stalls_0_T = r_uop_dst_rtype == 2'h1;	// @[rename-stage.scala:119:23, :237:78]
  wire       ren2_alloc_reqs_0 = r_uop_ldst_val & _io_ren_stalls_0_T & io_dis_fire_0;	// @[rename-stage.scala:119:23, :237:{78,88}]
  wire       ren2_br_tags_0_valid = io_dis_fire_0 & (r_uop_is_br & ~r_uop_is_sfb | r_uop_is_jalr);	// @[micro-op.scala:146:{33,36,45}, rename-stage.scala:119:23, :238:43]
  wire       _rbk_valids_0_T = io_com_uops_0_dst_rtype == 2'h1;	// @[rename-stage.scala:237:78, :240:82]
  wire       rbk_valids_0 = io_com_uops_0_ldst_val & _rbk_valids_0_T & io_rbk_valids_0;	// @[rename-stage.scala:240:82, :241:92]
  wire       _GEN = io_kill | ~io_dis_ready;	// @[rename-stage.scala:122:14, :124:20, :126:30]
  always @(posedge clock) begin
    if (_GEN) begin	// @[rename-stage.scala:122:14, :124:20, :126:30]
    end
    else begin	// @[rename-stage.scala:122:14, :124:20, :126:30]
      r_uop_is_br <= io_dec_uops_0_is_br;	// @[rename-stage.scala:119:23]
      r_uop_is_jalr <= io_dec_uops_0_is_jalr;	// @[rename-stage.scala:119:23]
      r_uop_is_sfb <= io_dec_uops_0_is_sfb;	// @[rename-stage.scala:119:23]
      r_uop_br_tag <= io_dec_uops_0_br_tag;	// @[rename-stage.scala:119:23]
      r_uop_ldst <= io_dec_uops_0_ldst;	// @[rename-stage.scala:119:23]
      r_uop_lrs1 <= io_dec_uops_0_lrs1;	// @[rename-stage.scala:119:23]
      r_uop_lrs2 <= io_dec_uops_0_lrs2;	// @[rename-stage.scala:119:23]
      r_uop_lrs3 <= io_dec_uops_0_lrs3;	// @[rename-stage.scala:119:23]
      r_uop_ldst_val <= io_dec_uops_0_ldst_val;	// @[rename-stage.scala:119:23]
      r_uop_dst_rtype <= io_dec_uops_0_dst_rtype;	// @[rename-stage.scala:119:23]
      r_uop_lrs1_rtype <= io_dec_uops_0_lrs1_rtype;	// @[rename-stage.scala:119:23]
      r_uop_lrs2_rtype <= io_dec_uops_0_lrs2_rtype;	// @[rename-stage.scala:119:23]
      r_uop_frs3_en <= io_dec_uops_0_frs3_en;	// @[rename-stage.scala:119:23]
    end
    if (ren2_alloc_reqs_0 & r_uop_ldst == (_GEN ? r_uop_lrs1 : io_dec_uops_0_lrs1))	// @[rename-stage.scala:119:23, :122:14, :124:20, :126:30, :174:{77,87}, :237:88]
      r_uop_prs1 <= _freelist_io_alloc_pregs_0_bits;	// @[rename-stage.scala:119:23, :217:24]
    else if (_GEN) begin	// @[rename-stage.scala:122:14, :124:20, :126:30]
    end
    else	// @[rename-stage.scala:122:14, :124:20, :126:30]
      r_uop_prs1 <= _maptable_io_map_resps_0_prs1;	// @[rename-stage.scala:119:23, :211:24]
    if (ren2_alloc_reqs_0 & r_uop_ldst == (_GEN ? r_uop_lrs2 : io_dec_uops_0_lrs2))	// @[rename-stage.scala:119:23, :122:14, :124:20, :126:30, :175:{77,87}, :237:88]
      r_uop_prs2 <= _freelist_io_alloc_pregs_0_bits;	// @[rename-stage.scala:119:23, :217:24]
    else if (_GEN) begin	// @[rename-stage.scala:122:14, :124:20, :126:30]
    end
    else	// @[rename-stage.scala:122:14, :124:20, :126:30]
      r_uop_prs2 <= _maptable_io_map_resps_0_prs2;	// @[rename-stage.scala:119:23, :211:24]
    if (ren2_alloc_reqs_0 & r_uop_ldst == (_GEN ? r_uop_lrs3 : io_dec_uops_0_lrs3))	// @[rename-stage.scala:119:23, :122:14, :124:20, :126:30, :176:{77,87}, :237:88]
      r_uop_prs3 <= _freelist_io_alloc_pregs_0_bits;	// @[rename-stage.scala:119:23, :217:24]
    else if (_GEN) begin	// @[rename-stage.scala:122:14, :124:20, :126:30]
    end
    else	// @[rename-stage.scala:122:14, :124:20, :126:30]
      r_uop_prs3 <= _maptable_io_map_resps_0_prs3;	// @[rename-stage.scala:119:23, :211:24]
    if (ren2_alloc_reqs_0 & r_uop_ldst == (_GEN ? r_uop_ldst : io_dec_uops_0_ldst))	// @[rename-stage.scala:119:23, :122:14, :124:20, :126:30, :177:{77,87}, :237:88]
      r_uop_stale_pdst <= _freelist_io_alloc_pregs_0_bits;	// @[rename-stage.scala:119:23, :217:24]
    else if (_GEN) begin	// @[rename-stage.scala:122:14, :124:20, :126:30]
    end
    else	// @[rename-stage.scala:122:14, :124:20, :126:30]
      r_uop_stale_pdst <= _maptable_io_map_resps_0_stale_pdst;	// @[rename-stage.scala:119:23, :211:24]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[rename-stage.scala:297:10]
      if (~reset & ~(~ren2_alloc_reqs_0 | (|_freelist_io_alloc_pregs_0_bits))) begin	// @[rename-stage.scala:217:24, :237:88, :297:{10,74,77,87}]
        if (`ASSERT_VERBOSE_COND_)	// @[rename-stage.scala:297:10]
          $error("Assertion failed: [rename-stage] A uop is trying to allocate the zero physical register.\n    at rename-stage.scala:297 assert (ren2_alloc_reqs zip freelist.io.alloc_pregs map {case (r,p) => !r || p.bits =/= 0.U} reduce (_&&_),\n");	// @[rename-stage.scala:297:10]
        if (`STOP_COND_)	// @[rename-stage.scala:297:10]
          $fatal;	// @[rename-stage.scala:297:10]
      end
      if (~reset & (io_wakeups_0_valid & io_wakeups_0_bits_uop_dst_rtype != 2'h1 | io_wakeups_1_valid & io_wakeups_1_bits_uop_dst_rtype != 2'h1)) begin	// @[rename-stage.scala:237:78, :314:{10,41,65,84}]
        if (`ASSERT_VERBOSE_COND_)	// @[rename-stage.scala:314:10]
          $error("Assertion failed: [rename] Wakeup has wrong rtype.\n    at rename-stage.scala:314 assert (!(io.wakeups.map(x => x.valid && x.bits.uop.dst_rtype =/= rtype).reduce(_||_)),\n");	// @[rename-stage.scala:314:10]
        if (`STOP_COND_)	// @[rename-stage.scala:314:10]
          $fatal;	// @[rename-stage.scala:314:10]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        r_uop_is_br = _RANDOM_4[25];	// @[rename-stage.scala:119:23]
        r_uop_is_jalr = _RANDOM_4[26];	// @[rename-stage.scala:119:23]
        r_uop_is_sfb = _RANDOM_4[28];	// @[rename-stage.scala:119:23]
        r_uop_br_tag = _RANDOM_5[7:5];	// @[rename-stage.scala:119:23]
        r_uop_prs1 = _RANDOM_7[12:7];	// @[rename-stage.scala:119:23]
        r_uop_prs2 = _RANDOM_7[18:13];	// @[rename-stage.scala:119:23]
        r_uop_prs3 = _RANDOM_7[24:19];	// @[rename-stage.scala:119:23]
        r_uop_stale_pdst = _RANDOM_8[6:1];	// @[rename-stage.scala:119:23]
        r_uop_ldst = _RANDOM_10[31:26];	// @[rename-stage.scala:119:23]
        r_uop_lrs1 = _RANDOM_11[5:0];	// @[rename-stage.scala:119:23]
        r_uop_lrs2 = _RANDOM_11[11:6];	// @[rename-stage.scala:119:23]
        r_uop_lrs3 = _RANDOM_11[17:12];	// @[rename-stage.scala:119:23]
        r_uop_ldst_val = _RANDOM_11[18];	// @[rename-stage.scala:119:23]
        r_uop_dst_rtype = _RANDOM_11[20:19];	// @[rename-stage.scala:119:23]
        r_uop_lrs1_rtype = _RANDOM_11[22:21];	// @[rename-stage.scala:119:23]
        r_uop_lrs2_rtype = _RANDOM_11[24:23];	// @[rename-stage.scala:119:23]
        r_uop_frs3_en = _RANDOM_11[25];	// @[rename-stage.scala:119:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  RenameMapTable_1 maptable (	// @[rename-stage.scala:211:24]
    .clock                     (clock),
    .reset                     (reset),
    .io_map_reqs_0_lrs1        (io_dec_uops_0_lrs1),
    .io_map_reqs_0_lrs2        (io_dec_uops_0_lrs2),
    .io_map_reqs_0_lrs3        (io_dec_uops_0_lrs3),
    .io_map_reqs_0_ldst        (io_dec_uops_0_ldst),
    .io_remap_reqs_0_ldst      (io_rollback ? io_com_uops_0_ldst : r_uop_ldst),	// @[rename-stage.scala:119:23, :259:30]
    .io_remap_reqs_0_pdst      (io_rollback ? io_com_uops_0_stale_pdst : _freelist_io_alloc_pregs_0_bits),	// @[rename-stage.scala:217:24, :260:30]
    .io_remap_reqs_0_valid     (ren2_alloc_reqs_0 | rbk_valids_0),	// @[rename-stage.scala:237:88, :241:92, :263:38]
    .io_ren_br_tags_0_valid    (ren2_br_tags_0_valid),	// @[rename-stage.scala:238:43]
    .io_ren_br_tags_0_bits     (r_uop_br_tag),	// @[rename-stage.scala:119:23]
    .io_brupdate_b2_uop_br_tag (io_brupdate_b2_uop_br_tag),
    .io_brupdate_b2_mispredict (io_brupdate_b2_mispredict),
    .io_rollback               (io_rollback),
    .io_map_resps_0_prs1       (_maptable_io_map_resps_0_prs1),
    .io_map_resps_0_prs2       (_maptable_io_map_resps_0_prs2),
    .io_map_resps_0_prs3       (_maptable_io_map_resps_0_prs3),
    .io_map_resps_0_stale_pdst (_maptable_io_map_resps_0_stale_pdst)
  );
  RenameFreeList_1 freelist (	// @[rename-stage.scala:217:24]
    .clock                     (clock),
    .reset                     (reset),
    .io_reqs_0                 (ren2_alloc_reqs_0),	// @[rename-stage.scala:237:88]
    .io_dealloc_pregs_0_valid  (io_com_uops_0_ldst_val & _rbk_valids_0_T & io_com_valids_0 | rbk_valids_0),	// @[rename-stage.scala:240:{82,92}, :241:92, :290:37]
    .io_dealloc_pregs_0_bits   (io_rollback ? io_com_uops_0_pdst : io_com_uops_0_stale_pdst),	// @[rename-stage.scala:292:33]
    .io_ren_br_tags_0_valid    (ren2_br_tags_0_valid),	// @[rename-stage.scala:238:43]
    .io_ren_br_tags_0_bits     (r_uop_br_tag),	// @[rename-stage.scala:119:23]
    .io_brupdate_b2_uop_br_tag (io_brupdate_b2_uop_br_tag),
    .io_brupdate_b2_mispredict (io_brupdate_b2_mispredict),
    .io_debug_pipeline_empty   (io_debug_rob_empty),
    .io_alloc_pregs_0_valid    (_freelist_io_alloc_pregs_0_valid),
    .io_alloc_pregs_0_bits     (_freelist_io_alloc_pregs_0_bits)
  );
  RenameBusyTable_1 busytable (	// @[rename-stage.scala:221:25]
    .clock                     (clock),
    .reset                     (reset),
    .io_ren_uops_0_pdst        (_freelist_io_alloc_pregs_0_bits),	// @[rename-stage.scala:217:24]
    .io_ren_uops_0_prs1        (r_uop_prs1),	// @[rename-stage.scala:119:23]
    .io_ren_uops_0_prs2        (r_uop_prs2),	// @[rename-stage.scala:119:23]
    .io_ren_uops_0_prs3        (r_uop_prs3),	// @[rename-stage.scala:119:23]
    .io_rebusy_reqs_0          (ren2_alloc_reqs_0),	// @[rename-stage.scala:237:88]
    .io_wb_pdsts_0             (io_wakeups_0_bits_uop_pdst),
    .io_wb_pdsts_1             (io_wakeups_1_bits_uop_pdst),
    .io_wb_valids_0            (io_wakeups_0_valid),
    .io_wb_valids_1            (io_wakeups_1_valid),
    .io_busy_resps_0_prs1_busy (_busytable_io_busy_resps_0_prs1_busy),
    .io_busy_resps_0_prs2_busy (_busytable_io_busy_resps_0_prs2_busy),
    .io_busy_resps_0_prs3_busy (_busytable_io_busy_resps_0_prs3_busy)
  );
  assign io_ren_stalls_0 = _io_ren_stalls_0_T & ~_freelist_io_alloc_pregs_0_valid;	// @[rename-stage.scala:217:24, :237:78, :336:{60,63}]
  assign io_ren2_uops_0_pdst = _freelist_io_alloc_pregs_0_bits;	// @[rename-stage.scala:217:24]
  assign io_ren2_uops_0_prs1 = r_uop_prs1;	// @[rename-stage.scala:119:23]
  assign io_ren2_uops_0_prs2 = r_uop_prs2;	// @[rename-stage.scala:119:23]
  assign io_ren2_uops_0_prs3 = r_uop_prs3;	// @[rename-stage.scala:119:23]
  assign io_ren2_uops_0_prs1_busy = r_uop_lrs1_rtype == 2'h1 & _busytable_io_busy_resps_0_prs1_busy;	// @[rename-stage.scala:119:23, :221:25, :237:78, :320:{37,47}]
  assign io_ren2_uops_0_prs2_busy = r_uop_lrs2_rtype == 2'h1 & _busytable_io_busy_resps_0_prs2_busy;	// @[rename-stage.scala:119:23, :221:25, :237:78, :321:{37,47}]
  assign io_ren2_uops_0_prs3_busy = r_uop_frs3_en & _busytable_io_busy_resps_0_prs3_busy;	// @[rename-stage.scala:119:23, :221:25, :322:34]
  assign io_ren2_uops_0_stale_pdst = r_uop_stale_pdst;	// @[rename-stage.scala:119:23]
endmodule

