# -*- coding: utf-8 -*-


import argparse
import pdb
#import networkx as nx
import math
import time
from random import randint

from circuit import Circuit
from modelsim_simulator import Modelsim

import sys
sys.path.insert(1, "../data/netlist_behavioral")
from c432_logic_sim import c432_sim
import config
from checker_logicsim import *
from regular_tp_gen import *
from checker_dfs import *

def check_gate_netlist(circuit, total_T=1):

    for t in range(total_T):
        PI_dict = dict()
        PI_list = []
        
        PI_num = [x.num for x in circuit.PI]
        for pi in PI_num:
            val = randint(0,1)
            PI_dict["in" + str(pi)] = val
            PI_list.append(val)

        res_beh = c432_sim(PI_dict)
        circuit.logic_sim(PI_list)
        res_ckt = circuit.read_PO()
        if res_beh != res_ckt:
            print("Wrong")
            return False
    print("all test patterns passed")
    return True


def main():
    parser = argparse.ArgumentParser()
    parser.add_argument("-ckt", type=str, required=True, help="circuit name, c17, no extension")
    parser.add_argument("-tp", type=int, required=False, help="number of tp for random sim")
    parser.add_argument("-cpu", type=int, required=False, help="number of parallel CPUs")
    args = parser.parse_args()

    print("\n======================================================")
    print("Run | circuit: {} | Test Count: {} | CPUs: {}".format(args.ckt, args.tp, args.cpu))
    print("======================================================\n")

    #Ting-Yu
    '''
    for c in ['c17','c432','c499','c1355','c6288']:
        checker = Checker(c, args.tp)
        checker.check_PI_PO()
        checker.modelsim_wrapper()
        checker.check_ckt_verilog('verilog')
        checker.check_ckt_verilog('ckt')
    exit()
    '''

    circuit = Circuit(args.ckt)
    # circuit.read_verilog()
    circuit.read_ckt()
    circuit.lev()

    """ Testing DFS for single pattern """
    # test1 = circuit.gen_tp()
    # print(test1)
    # temp = circuit.dfs_single(test1)
    # print("------------------------")
    # print(temp) 
    # regular_tp_gen(circuit)
    # Here we need a helper function to create a pattern for full test of a circuit
    # tp_fname = circuit.c_name + str(args.tp)  + "_tp_"+ ".log"
    # report_fname = circuit.c_name + "_tp_" + str(args.tp) + "-fault-sim.log"
    # tp_fname = circuit.c_name + "_full_tp_b.txt"


    """ Testing DFS """
    circuit.dfs_exe(tp_num = args.tp, mode = 'full')


    """ Testing PFS """
    circuit.pfs_exe(tp_num = args.tp, mode = 'full')
    # circuit.get_full_fault_list()
    # #circuit.pfs_in_fault_list(fname_fl)
    # circuit.pfs_multiple_separate(
    #         # fname_tp="../data/modelsim/c17/input/c17_full_tp_b.txt",
    #         fname_tp = tp_fname_bare,
    #         # fname_log="./c17_all_pfs.log",
    #         fname_log=pfs_report_fname,
    #         mode='b')

    # """Check the results of DFS and PFS"""
    file_checker(circuit, dfs_report_fname, pfs_report_fname, tp_fname_bare)
    # circuit.FD_new_generator()
    exit()

    # sim = Modelsim()
    # sim.project(circuit)
    # tp_fname = sim.gen_rand_tp(tp_count=args.tp, tp_fname="tp-input-" + str(args.tp) + ".log")
    # sim.gen_tb(tp_fname)
    # sim.simulation()
    tp_in_fname  = circuit.c_name + "-tp-input-"  + str(args.tp) + ".log"
    tp_out_fname = circuit.c_name + "-tp-output-" + str(args.tp) + ".log"
    tp_stil_fname = circuit.c_name + "-tp-" + str(args.tp) + "-stil.log"
    circuit.gen_tp_file(args.tp, fname=tp_in_fname)
    circuit.logic_sim_file(in_fname=tp_in_fname, out_fname=tp_stil_fname, stil=True)
    # Test Circuit LogicSim
    # circuit.golden_test("../data/golden_IO/c499_golden_IO.txt")
    # check_gate_netlist(circuit, 3000) # c432
    exit()
    """ Observation Point Insertion """  
    circuit.SCOAP_CC()
    circuit.SCOAP_CO()
    circuit.STAFAN_CS(args.tp)
    circuit.STAFAN_B()
    circuit.TPI_stat(HTO_th=config.HTO_TH, HTC_th=config.HTC_TH)


    print("\n\n")
    circuit.co_ob_info()
    print("\n\n")

    """
    nodes_HTO = []
    for node in circuit.nodes_lev:
        if (node.stat["SS@1"]=="HTO") or (node.stat["SS@1"]=="HTO"):
            nodes_HTO.append(node)
    print("HTO count: {}".format(len(nodes_HTO)))

    for target in nodes_HTO: 
        print("Target: {}\tB1={:.2f} B2={:.2f} \tdelta={}".format(
            target.num, target.B1, target.B0, 
            circuit.NVIDIA_count(target, 0.05, 0.05))
            )
      
    for num, node in circuit.nodes.items():
        # print("========================")
        print("Node {} became OP".format(node.num))
        circuit.NVIDIA_count(node, HTO_th=0.05, HTC_th=0.05)
    """
    circuit.co_ob_info()

    # circuit.STAFAN(args.tp, num_proc=args.cpu)

    graph = circuit.gen_graph()
    suffix = round(math.log10(args.tp))
    fname = ("10e" + str(suffix)) if (suffix%1==0) else str(args.tp)
    fname = "./../data/graph/NEW_" + args.ckt + "_" + fname + ".graphml"
    print("Saving graph in ", fname)
    nx.write_graphml(graph, fname)
    print("Saved!")
    # print("Total simulation ime: {:.2f} seconds".format(time.time() - start_time))
    print()
    # temp = nx.read_graphml("./g_noon.graphml")

    # circuit.get_full_fault_list()
    # circuit.gen_fault_dic()
    # circuit.get_reduced_fault_list()
    # pattern = circuit.get_random_input_pattern()
    # pfs_list = circuit.pfs(pattern)
    # print (pfs_list)
    # pfs_fault_list = circuit.pfs(pattern)
    # circuit.get_d_correctness()
    # circuit.get_d_coverage()

    #-------------------ATPG part-----------------
    # atpg = ATPG(c_name)
    # atpg.class_main()


def parallel_graph():
    netlists = ["c17", "c432", "c499", "c880", "c1355", "c1908", "c2670",
            "c3540", "c5315", "c6288", "c7552"]

if __name__ == "__main__":
    main()
