// Seed: 2419680724
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output supply1 id_2,
    output tri id_3,
    input tri1 id_4,
    input tri1 id_5
    , id_12,
    input tri id_6,
    input tri id_7,
    input wor id_8,
    output supply1 id_9,
    input supply1 id_10
);
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output wand id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    inout wor id_10,
    output supply1 id_11,
    input wire id_12,
    input wor id_13,
    input supply0 id_14,
    output supply0 id_15,
    input supply1 id_16
);
  initial begin
    id_2 = 1 & 1;
  end
  module_0(
      id_4, id_11, id_2, id_0, id_1, id_5, id_8, id_12, id_16, id_7, id_9
  );
endmodule
