Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date              : Mon Jun 20 12:49:38 2016
| Host              : GonzaloUC3M running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file top_design_wrapper_clock_utilization_routed.rpt
| Design            : top_design_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y0
9. Cell Type Counts per Global Clock: Region X0Y1
10. Load Cell Placement Summary for Global Clock g0
11. Load Cell Placement Summary for Global Clock g1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        48 |   0 |            0 |      0 |
| BUFIO    |    0 |         8 |   0 |            0 |      0 |
| BUFMR    |    0 |         4 |   0 |            0 |      0 |
| BUFR     |    0 |         8 |   0 |            0 |      0 |
| MMCM     |    0 |         2 |   0 |            0 |      0 |
| PLL      |    0 |         2 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+------------+----------------------------------------------------------------------------+--------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock      | Driver Pin                                                                 | Net                                              |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+------------+----------------------------------------------------------------------------+--------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          | n/a  | n/a               |             2 |           0 |              31 |          n/a | n/a        | top_design_i/ad7476_IF_0/clk_div_BUFG_inst/O                               | top_design_i/ad7476_IF_0/clk_div_BUFG            |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          | n/a  | n/a               |             3 |           0 |            2438 |       10.000 | clk_fpga_0 | top_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O | top_design_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+------------+----------------------------------------------------------------------------+--------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------+---------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                              | Net                                                           |
+-------+--------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------+---------------------------------------------------------------+
| src0  | g0     | FDCE/Q          | None       | SLICE_X22Y43 | X1Y0         |           1 |               0 |                     |              | top_design_i/ad7476_IF_0/U0/clk_counter_reg[2]/Q        | top_design_i/ad7476_IF_0/U0/Q[0]                              |
| src1  | g1     | PS7/FCLKCLK[0]  | PS7_X0Y0   | PS7_X0Y0     | X0Y1         |           1 |               0 |              10.000 | clk_fpga_0   | top_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] | top_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |
+-------+--------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------+---------------------------------------------------------------+


4. Local Clock Details
----------------------

+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
| LocId | Driver Type/Pin | Constraint | Site/BEL | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 2151 |  8800 |  793 |  1600 |    0 |     0 |    2 |    10 |    6 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  179 |  8800 |   43 |  1400 |    0 |     0 |    0 |    20 |    2 |    20 |
| X0Y1              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  128 |  8800 |   46 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  8800 |    0 |  1400 |    0 |     0 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  1 |  0 |
| Y0 |  2 |  2 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |              29 |   29 |      4 |    0 |   0 |  0 |    0 |   0 |       0 | top_design_i/ad7476_IF_0/clk_div_BUFG            |
| g1    | n/a   | BUFG/O          | None       |           0 |            2129 | 2122 |    789 |    2 |   6 |  0 |    0 |   0 |       0 | top_design_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------+


8. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |               2 |   2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | top_design_i/ad7476_IF_0/clk_div_BUFG            |
| g1    | n/a   | BUFG/O          | None       |           0 |             179 | 177 |     43 |    0 |   2 |  0 |    0 |   0 |       0 | top_design_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------+


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g1    | n/a   | BUFG/O          | None       |           0 |             129 | 128 |     46 |    0 |   0 |  0 |    0 |   0 |       0 | top_design_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------+


10. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                   |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------+
| g0    | BUFG/O          | n/a               |       |             |               |          |          31 |        0 |           0 |  0 | top_design_i/ad7476_IF_0/clk_div_BUFG |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y1 |   0 |  0 |
| Y0 |  29 |  2 |
+----+-----+----+


11. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                              |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------+
| g1    | BUFG/O          | n/a               | clk_fpga_0 |      10.000 | {0.000 5.000} |          |        2437 |        0 |           0 |  0 | top_design_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------+


+----+-------+------+
|    | X0    | X1   |
+----+-------+------+
| Y1 |   129 |    0 |
| Y0 |  2129 |  179 |
+----+-------+------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells top_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y1 [get_cells top_design_i/ad7476_IF_0/clk_div_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "top_design_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "top_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_top_design_i/processing_system7_0/inst/FCLK_CLK0}
add_cells_to_pblock [get_pblocks  {CLKAG_top_design_i/processing_system7_0/inst/FCLK_CLK0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="top_design_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks {CLKAG_top_design_i/processing_system7_0/inst/FCLK_CLK0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "top_design_i/ad7476_IF_0/clk_div_BUFG" driven by instance "top_design_i/ad7476_IF_0/clk_div_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_top_design_i/ad7476_IF_0/clk_div_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_top_design_i/ad7476_IF_0/clk_div_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="top_design_i/ad7476_IF_0/clk_div_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_top_design_i/ad7476_IF_0/clk_div_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
