// Seed: 3070462291
module module_0 (
    output wor id_0,
    output uwire id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    output tri1 id_9,
    output wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    input wire id_17
);
  wire id_19;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 _id_3,
    output tri id_4,
    input wand id_5,
    output tri0 id_6,
    input uwire id_7,
    output wand id_8
);
  logic [id_3 : 1] id_10;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_1,
      id_8,
      id_4,
      id_2,
      id_5,
      id_1,
      id_6,
      id_4,
      id_8,
      id_0,
      id_5,
      id_1,
      id_2,
      id_0,
      id_7,
      id_0
  );
endmodule
