{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 13:43:17 2014 " "Info: Processing started: Thu Dec 04 13:43:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IF -c IF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IF -c IF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pClock " "Info: Assuming node \"pClock\" is an undefined clock" {  } { { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pClock register ePC:cPC\|pOut\[5\] register ePC:cPC\|pOut\[20\] 235.57 MHz 4.245 ns Internal " "Info: Clock \"pClock\" has Internal fmax of 235.57 MHz between source register \"ePC:cPC\|pOut\[5\]\" and destination register \"ePC:cPC\|pOut\[20\]\" (period= 4.245 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.079 ns + Longest register register " "Info: + Longest register to register delay is 4.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ePC:cPC\|pOut\[5\] 1 REG LC_X36_Y23_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y23_N8; Fanout = 6; REG Node = 'ePC:cPC\|pOut\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ePC:cPC|pOut[5] } "NODE_NAME" } } { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.443 ns) 1.703 ns eAdd4:cadd4\|pOut\[5\]~17 2 COMB LC_X35_Y25_N3 2 " "Info: 2: + IC(1.260 ns) + CELL(0.443 ns) = 1.703 ns; Loc. = LC_X35_Y25_N3; Fanout = 2; COMB Node = 'eAdd4:cadd4\|pOut\[5\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { ePC:cPC|pOut[5] eAdd4:cadd4|pOut[5]~17 } "NODE_NAME" } } { "eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eAdd4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.130 ns) 1.833 ns eAdd4:cadd4\|pOut\[6\]~22 3 COMB LC_X35_Y25_N4 6 " "Info: 3: + IC(0.000 ns) + CELL(0.130 ns) = 1.833 ns; Loc. = LC_X35_Y25_N4; Fanout = 6; COMB Node = 'eAdd4:cadd4\|pOut\[6\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.130 ns" { eAdd4:cadd4|pOut[5]~17 eAdd4:cadd4|pOut[6]~22 } "NODE_NAME" } } { "eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eAdd4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 1.975 ns eAdd4:cadd4\|pOut\[11\]~47 4 COMB LC_X35_Y25_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.142 ns) = 1.975 ns; Loc. = LC_X35_Y25_N9; Fanout = 6; COMB Node = 'eAdd4:cadd4\|pOut\[11\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { eAdd4:cadd4|pOut[6]~22 eAdd4:cadd4|pOut[11]~47 } "NODE_NAME" } } { "eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eAdd4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 2.073 ns eAdd4:cadd4\|pOut\[16\]~72 5 COMB LC_X35_Y24_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.098 ns) = 2.073 ns; Loc. = LC_X35_Y24_N4; Fanout = 6; COMB Node = 'eAdd4:cadd4\|pOut\[16\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.098 ns" { eAdd4:cadd4|pOut[11]~47 eAdd4:cadd4|pOut[16]~72 } "NODE_NAME" } } { "eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eAdd4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 2.522 ns eAdd4:cadd4\|pOut\[20\]~90 6 COMB LC_X35_Y24_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.449 ns) = 2.522 ns; Loc. = LC_X35_Y24_N8; Fanout = 1; COMB Node = 'eAdd4:cadd4\|pOut\[20\]~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { eAdd4:cadd4|pOut[16]~72 eAdd4:cadd4|pOut[20]~90 } "NODE_NAME" } } { "eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eAdd4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.458 ns) 4.079 ns ePC:cPC\|pOut\[20\] 7 REG LC_X34_Y23_N6 4 " "Info: 7: + IC(1.099 ns) + CELL(0.458 ns) = 4.079 ns; Loc. = LC_X34_Y23_N6; Fanout = 4; REG Node = 'ePC:cPC\|pOut\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { eAdd4:cadd4|pOut[20]~90 ePC:cPC|pOut[20] } "NODE_NAME" } } { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 42.17 % ) " "Info: Total cell delay = 1.720 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.359 ns ( 57.83 % ) " "Info: Total interconnect delay = 2.359 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { ePC:cPC|pOut[5] eAdd4:cadd4|pOut[5]~17 eAdd4:cadd4|pOut[6]~22 eAdd4:cadd4|pOut[11]~47 eAdd4:cadd4|pOut[16]~72 eAdd4:cadd4|pOut[20]~90 ePC:cPC|pOut[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.079 ns" { ePC:cPC|pOut[5] {} eAdd4:cadd4|pOut[5]~17 {} eAdd4:cadd4|pOut[6]~22 {} eAdd4:cadd4|pOut[11]~47 {} eAdd4:cadd4|pOut[16]~72 {} eAdd4:cadd4|pOut[20]~90 {} ePC:cPC|pOut[20] {} } { 0.000ns 1.260ns 0.000ns 0.000ns 0.000ns 0.000ns 1.099ns } { 0.000ns 0.443ns 0.130ns 0.142ns 0.098ns 0.449ns 0.458ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.903 ns + Shortest register " "Info: + Shortest clock path from clock \"pClock\" to destination register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.542 ns) 2.903 ns ePC:cPC\|pOut\[20\] 2 REG LC_X34_Y23_N6 4 " "Info: 2: + IC(1.533 ns) + CELL(0.542 ns) = 2.903 ns; Loc. = LC_X34_Y23_N6; Fanout = 4; REG Node = 'ePC:cPC\|pOut\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { pClock ePC:cPC|pOut[20] } "NODE_NAME" } } { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.19 % ) " "Info: Total cell delay = 1.370 ns ( 47.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 52.81 % ) " "Info: Total interconnect delay = 1.533 ns ( 52.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { pClock ePC:cPC|pOut[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[20] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.903 ns - Longest register " "Info: - Longest clock path from clock \"pClock\" to source register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.542 ns) 2.903 ns ePC:cPC\|pOut\[5\] 2 REG LC_X36_Y23_N8 6 " "Info: 2: + IC(1.533 ns) + CELL(0.542 ns) = 2.903 ns; Loc. = LC_X36_Y23_N8; Fanout = 6; REG Node = 'ePC:cPC\|pOut\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { pClock ePC:cPC|pOut[5] } "NODE_NAME" } } { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.19 % ) " "Info: Total cell delay = 1.370 ns ( 47.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 52.81 % ) " "Info: Total interconnect delay = 1.533 ns ( 52.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { pClock ePC:cPC|pOut[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[5] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { pClock ePC:cPC|pOut[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[20] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { pClock ePC:cPC|pOut[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[5] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { ePC:cPC|pOut[5] eAdd4:cadd4|pOut[5]~17 eAdd4:cadd4|pOut[6]~22 eAdd4:cadd4|pOut[11]~47 eAdd4:cadd4|pOut[16]~72 eAdd4:cadd4|pOut[20]~90 ePC:cPC|pOut[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.079 ns" { ePC:cPC|pOut[5] {} eAdd4:cadd4|pOut[5]~17 {} eAdd4:cadd4|pOut[6]~22 {} eAdd4:cadd4|pOut[11]~47 {} eAdd4:cadd4|pOut[16]~72 {} eAdd4:cadd4|pOut[20]~90 {} ePC:cPC|pOut[20] {} } { 0.000ns 1.260ns 0.000ns 0.000ns 0.000ns 0.000ns 1.099ns } { 0.000ns 0.443ns 0.130ns 0.142ns 0.098ns 0.449ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { pClock ePC:cPC|pOut[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[20] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { pClock ePC:cPC|pOut[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[5] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ePC:cPC\|pOut\[1\] pSelect pClock 4.826 ns register " "Info: tsu for register \"ePC:cPC\|pOut\[1\]\" (data pin = \"pSelect\", clock pin = \"pClock\") is 4.826 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.719 ns + Longest pin register " "Info: + Longest pin to register delay is 7.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pSelect 1 PIN PIN_T9 34 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_T9; Fanout = 34; PIN Node = 'pSelect'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pSelect } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.514 ns) + CELL(0.183 ns) 5.784 ns ePC:cPC\|pOut\[0\]~1 2 COMB LC_X36_Y25_N1 2 " "Info: 2: + IC(4.514 ns) + CELL(0.183 ns) = 5.784 ns; Loc. = LC_X36_Y25_N1; Fanout = 2; COMB Node = 'ePC:cPC\|pOut\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { pSelect ePC:cPC|pOut[0]~1 } "NODE_NAME" } } { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.705 ns) 7.719 ns ePC:cPC\|pOut\[1\] 3 REG LC_X34_Y23_N9 1 " "Info: 3: + IC(1.230 ns) + CELL(0.705 ns) = 7.719 ns; Loc. = LC_X34_Y23_N9; Fanout = 1; REG Node = 'ePC:cPC\|pOut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { ePC:cPC|pOut[0]~1 ePC:cPC|pOut[1] } "NODE_NAME" } } { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.975 ns ( 25.59 % ) " "Info: Total cell delay = 1.975 ns ( 25.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.744 ns ( 74.41 % ) " "Info: Total interconnect delay = 5.744 ns ( 74.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { pSelect ePC:cPC|pOut[0]~1 ePC:cPC|pOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { pSelect {} pSelect~out0 {} ePC:cPC|pOut[0]~1 {} ePC:cPC|pOut[1] {} } { 0.000ns 0.000ns 4.514ns 1.230ns } { 0.000ns 1.087ns 0.183ns 0.705ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.903 ns - Shortest register " "Info: - Shortest clock path from clock \"pClock\" to destination register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.542 ns) 2.903 ns ePC:cPC\|pOut\[1\] 2 REG LC_X34_Y23_N9 1 " "Info: 2: + IC(1.533 ns) + CELL(0.542 ns) = 2.903 ns; Loc. = LC_X34_Y23_N9; Fanout = 1; REG Node = 'ePC:cPC\|pOut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { pClock ePC:cPC|pOut[1] } "NODE_NAME" } } { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.19 % ) " "Info: Total cell delay = 1.370 ns ( 47.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 52.81 % ) " "Info: Total interconnect delay = 1.533 ns ( 52.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { pClock ePC:cPC|pOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[1] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { pSelect ePC:cPC|pOut[0]~1 ePC:cPC|pOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { pSelect {} pSelect~out0 {} ePC:cPC|pOut[0]~1 {} ePC:cPC|pOut[1] {} } { 0.000ns 0.000ns 4.514ns 1.230ns } { 0.000ns 1.087ns 0.183ns 0.705ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { pClock ePC:cPC|pOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[1] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pClock pInstruction\[8\] eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0 12.665 ns memory " "Info: tco from clock \"pClock\" to destination pin \"pInstruction\[8\]\" through memory \"eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0\" is 12.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.858 ns + Longest memory " "Info: + Longest clock path from clock \"pClock\" to source memory is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.512 ns) 2.858 ns eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X37_Y25 18 " "Info: 2: + IC(1.518 ns) + CELL(0.512 ns) = 2.858 ns; Loc. = M4K_X37_Y25; Fanout = 18; MEM Node = 'eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { pClock eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/db/altsyncram_unv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.89 % ) " "Info: Total cell delay = 1.340 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 53.11 % ) " "Info: Total interconnect delay = 1.518 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { pClock eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { pClock {} pClock~out0 {} eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.420 ns + " "Info: + Micro clock to output delay of source is 0.420 ns" {  } { { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/db/altsyncram_unv.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.387 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X37_Y25 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y25; Fanout = 18; MEM Node = 'eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/db/altsyncram_unv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 3.069 ns eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|q_a\[8\] 2 MEM M4K_X37_Y25 1 " "Info: 2: + IC(0.000 ns) + CELL(3.069 ns) = 3.069 ns; Loc. = M4K_X37_Y25; Fanout = 1; MEM Node = 'eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|q_a\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[8] } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/db/altsyncram_unv.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.366 ns) 4.257 ns pInstruction~8 3 COMB LC_X39_Y25_N2 1 " "Info: 3: + IC(0.822 ns) + CELL(0.366 ns) = 4.257 ns; Loc. = LC_X39_Y25_N2; Fanout = 1; COMB Node = 'pInstruction~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[8] pInstruction~8 } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.726 ns) + CELL(2.404 ns) 9.387 ns pInstruction\[8\] 4 PIN PIN_V8 0 " "Info: 4: + IC(2.726 ns) + CELL(2.404 ns) = 9.387 ns; Loc. = PIN_V8; Fanout = 0; PIN Node = 'pInstruction\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { pInstruction~8 pInstruction[8] } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.839 ns ( 62.20 % ) " "Info: Total cell delay = 5.839 ns ( 62.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.548 ns ( 37.80 % ) " "Info: Total interconnect delay = 3.548 ns ( 37.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.387 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[8] pInstruction~8 pInstruction[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.387 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 {} eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[8] {} pInstruction~8 {} pInstruction[8] {} } { 0.000ns 0.000ns 0.822ns 2.726ns } { 0.000ns 3.069ns 0.366ns 2.404ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { pClock eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { pClock {} pClock~out0 {} eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.512ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.387 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[8] pInstruction~8 pInstruction[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.387 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 {} eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[8] {} pInstruction~8 {} pInstruction[8] {} } { 0.000ns 0.000ns 0.822ns 2.726ns } { 0.000ns 3.069ns 0.366ns 2.404ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pReset pInstruction\[8\] 11.144 ns Longest " "Info: Longest tpd from source pin \"pReset\" to destination pin \"pInstruction\[8\]\" is 11.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns pReset 1 PIN PIN_L6 62 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_L6; Fanout = 62; PIN Node = 'pReset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pReset } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.597 ns) + CELL(0.183 ns) 6.014 ns pInstruction~8 2 COMB LC_X39_Y25_N2 1 " "Info: 2: + IC(4.597 ns) + CELL(0.183 ns) = 6.014 ns; Loc. = LC_X39_Y25_N2; Fanout = 1; COMB Node = 'pInstruction~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.780 ns" { pReset pInstruction~8 } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.726 ns) + CELL(2.404 ns) 11.144 ns pInstruction\[8\] 3 PIN PIN_V8 0 " "Info: 3: + IC(2.726 ns) + CELL(2.404 ns) = 11.144 ns; Loc. = PIN_V8; Fanout = 0; PIN Node = 'pInstruction\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { pInstruction~8 pInstruction[8] } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.821 ns ( 34.29 % ) " "Info: Total cell delay = 3.821 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.323 ns ( 65.71 % ) " "Info: Total interconnect delay = 7.323 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.144 ns" { pReset pInstruction~8 pInstruction[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.144 ns" { pReset {} pReset~out0 {} pInstruction~8 {} pInstruction[8] {} } { 0.000ns 0.000ns 4.597ns 2.726ns } { 0.000ns 1.234ns 0.183ns 2.404ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ePC:cPC\|pOut\[25\] pNextpc\[25\] pClock -2.206 ns register " "Info: th for register \"ePC:cPC\|pOut\[25\]\" (data pin = \"pNextpc\[25\]\", clock pin = \"pClock\") is -2.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.897 ns + Longest register " "Info: + Longest clock path from clock \"pClock\" to destination register is 2.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.542 ns) 2.897 ns ePC:cPC\|pOut\[25\] 2 REG LC_X36_Y24_N4 4 " "Info: 2: + IC(1.527 ns) + CELL(0.542 ns) = 2.897 ns; Loc. = LC_X36_Y24_N4; Fanout = 4; REG Node = 'ePC:cPC\|pOut\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { pClock ePC:cPC|pOut[25] } "NODE_NAME" } } { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.29 % ) " "Info: Total cell delay = 1.370 ns ( 47.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.527 ns ( 52.71 % ) " "Info: Total interconnect delay = 1.527 ns ( 52.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { pClock ePC:cPC|pOut[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[25] {} } { 0.000ns 0.000ns 1.527ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.203 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns pNextpc\[25\] 1 PIN PIN_L2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 1; PIN Node = 'pNextpc\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pNextpc[25] } "NODE_NAME" } } { "eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.393 ns) + CELL(0.085 ns) 5.203 ns ePC:cPC\|pOut\[25\] 2 REG LC_X36_Y24_N4 4 " "Info: 2: + IC(4.393 ns) + CELL(0.085 ns) = 5.203 ns; Loc. = LC_X36_Y24_N4; Fanout = 4; REG Node = 'ePC:cPC\|pOut\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.478 ns" { pNextpc[25] ePC:cPC|pOut[25] } "NODE_NAME" } } { "ePC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/ePC.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.810 ns ( 15.57 % ) " "Info: Total cell delay = 0.810 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.393 ns ( 84.43 % ) " "Info: Total interconnect delay = 4.393 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.203 ns" { pNextpc[25] ePC:cPC|pOut[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.203 ns" { pNextpc[25] {} pNextpc[25]~out0 {} ePC:cPC|pOut[25] {} } { 0.000ns 0.000ns 4.393ns } { 0.000ns 0.725ns 0.085ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { pClock ePC:cPC|pOut[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[25] {} } { 0.000ns 0.000ns 1.527ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.203 ns" { pNextpc[25] ePC:cPC|pOut[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.203 ns" { pNextpc[25] {} pNextpc[25]~out0 {} ePC:cPC|pOut[25] {} } { 0.000ns 0.000ns 4.393ns } { 0.000ns 0.725ns 0.085ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 13:43:18 2014 " "Info: Processing ended: Thu Dec 04 13:43:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
