Command: vivado -mode batch -source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-impl.tcl -nolog -journal vivado-timing.jou -tclargs stage=timing target_file=util_assemb_e3xx_base-timing.rpx checkpoint=util_assemb_e3xx_base-route.dcp part=xc7z020clg484-1 impl_opts=-delay_type min_max -max_paths 20 -sort_by group -input_pins

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-impl.tcl
# source $env(OCPI_CDK_DIR)/include/hdl/vivado-util.tcl
## proc parse_args {arguments} {
##   foreach i $arguments {
##     set assignment [split $i =]
##     if {[llength $assignment] != 2} {
##       puts "Invalid assignment \"$assignment\". tclargs must be in the following format: variablename=value"
##       exit 2
##     }
##     set var_name [lindex $assignment 0]
##     upvar 1 $var_name var
##     set var_value [lindex $assignment 1]
##     set var $var_value
##   }
## }
## proc add_files_set_lib {library f} {
##   add_files $f -quiet
##   set_property LIBRARY $library [get_files $f -quiet] -quiet 
## }
## proc read_edif_or_dcp {f} {
##   if {[string match *.edf $f] || [string match *.edn $f] || [string match *.ngc $f]} {
##     read_edif $f
##   } elseif {[string match *.dcp $f]} {
##     read_checkpoint $f
##   } else {
##     puts "File $f is not an EDIF, NGC, DCP or XCI file. This may cause problems."
##     add_files $f
##   }
## }
# set stage               ""
# set target_file         ""
# set checkpoint          ""
# set part                ""
# set edif_file           ""
# set constraints         ""
# set impl_opts           ""
# set incr_comp           ""
# set power_opt           ""
# set post_place_opt      ""
# set post_route_opt      ""
# set phys_opt_opts       ""
# parse_args $argv
# create_project -part $part -force [file rootname $target_file]
# if {[info exists checkpoint] && [string length $checkpoint] > 0} {
#   read_checkpoint -part $part $checkpoint
# }
Command: read_checkpoint -part xc7z020clg484-1 util_assemb_e3xx_base-route.dcp
# if {[info exists edif_file] && [string length $edif_file] > 0} {
#   read_edif $edif_file
# }
# set mode default
# link_design -mode $mode -part $part
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: util_assemb_e3xx_base
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/.Xil/Vivado-31075-buildserver                 /dcp7/util_assemb_e3xx_base.xdc]
Finished Parsing XDC File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/.Xil/Vivado-31075-buildserver                 /dcp7/util_assemb_e3xx_base.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1589.371 ; gain = 3.000 ; free physical = 1335 ; free virtual = 46918
Restored from archive | CPU: 0.260000 secs | Memory: 4.362541 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1589.371 ; gain = 3.000 ; free physical = 1335 ; free virtual = 46918
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.375 ; gain = 396.848 ; free physical = 1342 ; free virtual = 46918
# if {[info exists constraints] && [string length $constraints] > 0} {
#   puts "Loading XDC: $constraints"
#   read_xdc $constraints
# }
# set stage_start_time [clock seconds]
# puts "Running Implementation stage $stage"
Running Implementation stage timing
# set command ""
# switch $stage {
#   opt {
#     set command "opt_design $impl_opts ;"
#     # Optionally run power optimization
#     if {[info exists power_opt] && [string equal $power_opt true]} { 
#       set command "$command power_opt_design"
#     }
#   }
#   place {
#     # Attempt to find an incremental-compile result to use. First look
#     # for a post-route checkpoint. Then fall back on a post-place checkpoint.
#     if {[info exists incr_comp] && [string equal $incr_comp true]} { 
#       set incr_dcp $target_file
#       set route_dcp [glob -nocomplain [file dirname $target_file]/*-route.dcp]
#       if {[file exists $route_dcp]} {
#         set incr_dcp $route_dcp
#       }
#       if {[file exist $incr_dcp]} {
#         read_checkpoint -incremental $incr_dcp
#       }
#     }
#     set command "$command place_design $impl_opts ;"
#     if {[info exists post_place_opt] && [string equal $post_place_opt true]} { 
#       set command "$command phys_opt_design $phys_opt_opts ;"
#     }
#   }
#   route {
#     set command "route_design $impl_opts ;"
#     if {[info exists incr_comp] && [string equal $incr_comp true]} { 
#       set command "$command report_incremental_reuse"
#     }
#     if {[info exists post_route_opt] && [string equal $post_route_opt true]} { 
#       set command "$command phys_opt_design $phys_opt_opts ;"
#     }
#   }
#   timing {
#     set command "report_timing $impl_opts ;"
#     set command "$command report_timing -rpx $target_file $impl_opts"
#   }
#   bit {
#     set command "write_bitstream $target_file $impl_opts ;"
#     set command "$command report_utilization ;"
#     set command "$command report_clock_networks ;"
#     set command "$command report_design_analysis ;"
#     set command "$command report_clocks ;"
#   }
# }
# puts "Command: $command"
Command: report_timing -delay_type min_max -max_paths 20 -sort_by group -input_pins ; report_timing -rpx util_assemb_e3xx_base-timing.rpx -delay_type min_max -max_paths 20 -sort_by group -input_pins
# eval "$command"
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 20 -nworst 1 -delay_type min_max -sort_by group.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:11:59 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing -delay_type min_max -max_paths 20 -sort_by group -input_pins
| Design       : util_assemb_e3xx_base
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.640%)  route 0.206ns (59.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.555     0.891    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X49Y93         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[5]/Q
                         net (fo=1, routed)           0.206     1.238    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_refFreeSpan_reg[27][5]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.819     1.185    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.075     1.225    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.249%)  route 0.209ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.555     0.891    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X49Y94         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[11]/Q
                         net (fo=1, routed)           0.209     1.241    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_refFreeSpan_reg[27][11]
    SLICE_X51Y93         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.820     1.186    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y93         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[11]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.070     1.221    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[48]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.433ns (88.711%)  route 0.055ns (11.289%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X45Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/Q
                         net (fo=1, routed)           0.054     1.075    ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond[44]
    SLICE_X45Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4/I1
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.099     1.174 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4/O
                         net (fo=1, routed)           0.000     1.174    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4_n_0
    SLICE_X45Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10/S[0]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.326 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10/CO[3]
                         net (fo=1, routed)           0.001     1.327    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_n_0
    SLICE_X45Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__11/CI
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.381 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__11/O[0]
                         net (fo=1, routed)           0.000     1.381    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0[48]
    SLICE_X45Y100        FDSE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X45Y100        FDSE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[48]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDSE (Hold_fdse_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.289%)  route 0.175ns (57.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.556     0.892    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X47Y96         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.128     1.020 r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[20]/Q
                         net (fo=1, routed)           0.175     1.194    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg_n_0_[20]
    SLICE_X50Y96         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.820     1.186    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y96         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[20]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.005     1.156    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.616%)  route 0.224ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.556     0.892    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X47Y96         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[16]/Q
                         net (fo=1, routed)           0.224     1.257    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg_n_0_[16]
    SLICE_X50Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.820     1.186    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[16]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.060     1.211    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.378ns (73.285%)  route 0.138ns (26.715%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X38Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/Q
                         net (fo=1, routed)           0.137     1.194    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_setRefF_dD_OUT[35]
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/I0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.239 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/O
                         net (fo=1, routed)           0.000     1.239    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5_n_0
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/S[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.354 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.354    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2_n_0
    SLICE_X39Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/CI
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.408 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.408    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF_n_42
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.469ns (89.486%)  route 0.055ns (10.514%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X45Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/Q
                         net (fo=1, routed)           0.054     1.075    ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond[44]
    SLICE_X45Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4/I1
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.099     1.174 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4/O
                         net (fo=1, routed)           0.000     1.174    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4_n_0
    SLICE_X45Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10/S[0]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.326 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10/CO[3]
                         net (fo=1, routed)           0.001     1.327    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_n_0
    SLICE_X45Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__11/CI
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.417 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__11/O[1]
                         net (fo=1, routed)           0.000     1.417    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0[49]
    SLICE_X45Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X45Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[49]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.417ns (79.551%)  route 0.107ns (20.449%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/wci/control_property/ctl_in[Clk]
    SLICE_X36Y98         FDRE                                         r  ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/Q
                         net (fo=4, routed)           0.107     1.163    ftop/pfconfig_i/time_server_i/wci/delta_property/Q[31]
    SLICE_X37Y98                                                      r  ftop/pfconfig_i/time_server_i/wci/delta_property/timeDeltaOut0_carry_i_1__6/I1
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.208 r  ftop/pfconfig_i/time_server_i/wci/delta_property/timeDeltaOut0_carry_i_1__6/O
                         net (fo=1, routed)           0.000     1.208    ftop/pfconfig_i/time_server_i/worker/ts/s_nowInCC_dD_OUT_reg[31]_0[3]
    SLICE_X37Y98                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6/S[3]
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.323 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.323    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6_n_0
    SLICE_X37Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7/CI
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.362 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.363    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7_n_0
    SLICE_X37Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__8/CI
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.417 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__8/O[0]
                         net (fo=1, routed)           0.000     1.417    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0[36]
    SLICE_X37Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/ctl_in[Clk]
    SLICE_X37Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[36]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.639%)  route 0.255ns (64.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.555     0.891    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X49Y94         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[10]/Q
                         net (fo=1, routed)           0.255     1.286    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_refFreeSpan_reg[27][10]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.819     1.185    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.066     1.216    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.389ns (73.842%)  route 0.138ns (26.158%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X38Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/Q
                         net (fo=1, routed)           0.137     1.194    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_setRefF_dD_OUT[35]
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/I0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.239 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/O
                         net (fo=1, routed)           0.000     1.239    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5_n_0
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/S[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.354 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.354    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2_n_0
    SLICE_X39Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/CI
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.419 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.419    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF_n_40
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.428ns (79.971%)  route 0.107ns (20.029%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/wci/control_property/ctl_in[Clk]
    SLICE_X36Y98         FDRE                                         r  ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/Q
                         net (fo=4, routed)           0.107     1.163    ftop/pfconfig_i/time_server_i/wci/delta_property/Q[31]
    SLICE_X37Y98                                                      r  ftop/pfconfig_i/time_server_i/wci/delta_property/timeDeltaOut0_carry_i_1__6/I1
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.208 r  ftop/pfconfig_i/time_server_i/wci/delta_property/timeDeltaOut0_carry_i_1__6/O
                         net (fo=1, routed)           0.000     1.208    ftop/pfconfig_i/time_server_i/worker/ts/s_nowInCC_dD_OUT_reg[31]_0[3]
    SLICE_X37Y98                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6/S[3]
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.323 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.323    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6_n_0
    SLICE_X37Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7/CI
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.362 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.363    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7_n_0
    SLICE_X37Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__8/CI
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.428 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__8/O[2]
                         net (fo=1, routed)           0.000     1.428    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0[38]
    SLICE_X37Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/ctl_in[Clk]
    SLICE_X37Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[38]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMS32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMS32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMS32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMS32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.414ns (75.028%)  route 0.138ns (24.972%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X38Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/Q
                         net (fo=1, routed)           0.137     1.194    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_setRefF_dD_OUT[35]
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/I0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.239 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/O
                         net (fo=1, routed)           0.000     1.239    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5_n_0
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/S[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.354 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.354    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2_n_0
    SLICE_X39Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/CI
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.444 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.444    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF_n_41
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.025%)  route 0.792ns (80.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.618     1.872    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X45Y104        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X45Y104        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.025%)  route 0.792ns (80.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.618     1.872    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X45Y104        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X45Y104        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.025%)  route 0.792ns (80.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.618     1.872    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X45Y104        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X45Y104        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y104        FDPE (Remov_fdpe_C_PRE)     -0.095     1.146    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.025%)  route 0.792ns (80.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.618     1.872    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X45Y104        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X45Y104        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y104        FDPE (Remov_fdpe_C_PRE)     -0.095     1.146    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.941%)  route 0.796ns (81.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.622     1.877    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X44Y104        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X44Y104        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.941%)  route 0.796ns (81.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.622     1.877    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X44Y104        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X44Y104        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.139%)  route 0.899ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.725     1.980    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X49Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/timebase_in[clk]
    SLICE_X49Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.139%)  route 0.899ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.725     1.980    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X49Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/timebase_in[clk]
    SLICE_X49Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.139%)  route 0.899ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.725     1.980    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X49Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/timebase_in[clk]
    SLICE_X49Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.139%)  route 0.899ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.725     1.980    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X49Y100        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/ctl_in[Clk]
    SLICE_X49Y100        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.147    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/dD_OUT_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.070%)  route 0.904ns (82.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.730     1.984    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X48Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/dD_OUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/timebase_in[clk]
    SLICE_X48Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/dD_OUT_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/dD_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sDataSyncIn_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.070%)  route 0.904ns (82.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.730     1.984    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X48Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sDataSyncIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/ctl_in[Clk]
    SLICE_X48Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sDataSyncIn_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sDataSyncIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sToggleReg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.070%)  route 0.904ns (82.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.730     1.984    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X48Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/ctl_in[Clk]
    SLICE_X48Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sToggleReg_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.070%)  route 0.904ns (82.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.730     1.984    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X48Y100        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/ctl_in[Clk]
    SLICE_X48Y100        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.147    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X42Y105        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X42Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X42Y105        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X42Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X42Y105        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X42Y105        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y105        FDPE (Remov_fdpe_C_PRE)     -0.071     1.170    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X42Y105        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X42Y105        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y105        FDPE (Remov_fdpe_C_PRE)     -0.071     1.170    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X43Y105        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X43Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X43Y105        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X43Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.846    10.880    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X52Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X52Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[1]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.846    10.880    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X52Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X52Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[2]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.642ns (8.083%)  route 7.300ns (91.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.842    10.875    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X53Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X53Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[0]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X53Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.846    10.880    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X52Y98         FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X52Y98         FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[0]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X52Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    12.380    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.846    10.880    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X52Y98         FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X52Y98         FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[1]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X52Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    12.380    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[21]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X51Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[21]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[22]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X51Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[22]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X50Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[24]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y98         FDCE (Recov_fdce_C_CLR)     -0.361    12.378    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[24]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 2.645ns (32.238%)  route 5.560ns (67.762%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.149    10.135 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/O
                         net (fo=4, routed)           0.768    10.903    ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3_n_0
    SLICE_X43Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[14]_i_1/I4
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.332    11.235 r  ftop/ocscp_i/gen0[1].wm/timeout_r[14]_i_1/O
                         net (fo=1, routed)           0.000    11.235    ftop/ocscp_i/gen0[1].wm_n_39
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.472    12.651    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[14]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.035    12.845    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.031    12.876    ftop/ocscp_i/timeout_r_reg[14]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X50Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[26]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[26]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X50Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[27]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[27]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sToggleReg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X50Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sToggleReg_reg/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 2.640ns (32.301%)  route 5.533ns (67.699%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.804     9.974    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.150    10.124 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/O
                         net (fo=4, routed)           0.754    10.878    ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3_n_0
    SLICE_X43Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_1/I3
    SLICE_X43Y85         LUT6 (Prop_lut6_I3_O)        0.326    11.204 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_1/O
                         net (fo=1, routed)           0.000    11.204    ftop/ocscp_i/gen0[1].wm_n_27
    SLICE_X43Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[26]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.029    12.876    ftop/ocscp_i/timeout_r_reg[26]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.642ns (8.245%)  route 7.145ns (91.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.686    10.720    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y99         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y99         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[22]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.642ns (8.245%)  route 7.145ns (91.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.686    10.720    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y99         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y99         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[26]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[26]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.642ns (8.245%)  route 7.145ns (91.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.686    10.720    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y99         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y99         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[27]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[27]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 2.645ns (32.765%)  route 5.428ns (67.235%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.149    10.135 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/O
                         net (fo=4, routed)           0.636    10.771    ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3_n_0
    SLICE_X43Y82                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[6]_i_1/I4
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.332    11.103 r  ftop/ocscp_i/gen0[1].wm/timeout_r[6]_i_1/O
                         net (fo=1, routed)           0.000    11.103    ftop/ocscp_i/gen0[1].wm_n_47
    SLICE_X43Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.471    12.650    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[6]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.035    12.844    
    SLICE_X43Y82         FDRE (Setup_fdre_C_D)        0.029    12.873    ftop/ocscp_i/timeout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 2.645ns (32.809%)  route 5.417ns (67.191%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.149    10.135 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/O
                         net (fo=4, routed)           0.625    10.761    ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3_n_0
    SLICE_X43Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[22]_i_1/I4
    SLICE_X43Y84         LUT6 (Prop_lut6_I4_O)        0.332    11.093 r  ftop/ocscp_i/gen0[1].wm/timeout_r[22]_i_1/O
                         net (fo=1, routed)           0.000    11.093    ftop/ocscp_i/gen0[1].wm_n_31
    SLICE_X43Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[22]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.031    12.877    ftop/ocscp_i/timeout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 2.640ns (32.912%)  route 5.381ns (67.088%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.804     9.974    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.150    10.124 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/O
                         net (fo=4, routed)           0.603    10.726    ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3_n_0
    SLICE_X40Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[18]_i_1/I4
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.326    11.052 r  ftop/ocscp_i/gen0[1].wm/timeout_r[18]_i_1/O
                         net (fo=1, routed)           0.000    11.052    ftop/ocscp_i/gen0[1].wm_n_35
    SLICE_X40Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[18]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X40Y84         FDRE (Setup_fdre_C_D)        0.031    12.877    ftop/ocscp_i/timeout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 2.640ns (32.990%)  route 5.362ns (67.010%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.804     9.974    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.150    10.124 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/O
                         net (fo=4, routed)           0.584    10.707    ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3_n_0
    SLICE_X43Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[2]_i_1/I4
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.326    11.033 r  ftop/ocscp_i/gen0[1].wm/timeout_r[2]_i_1/O
                         net (fo=1, routed)           0.000    11.033    ftop/ocscp_i/gen0[1].wm_n_51
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.472    12.651    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[2]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.035    12.845    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.031    12.876    ftop/ocscp_i/timeout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 2.642ns (33.039%)  route 5.355ns (66.961%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.698     9.868    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/I2
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.152    10.020 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/O
                         net (fo=4, routed)           0.681    10.701    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4_n_0
    SLICE_X40Y82                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[7]_i_1/I4
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.326    11.027 r  ftop/ocscp_i/gen0[1].wm/timeout_r[7]_i_1/O
                         net (fo=1, routed)           0.000    11.027    ftop/ocscp_i/gen0[1].wm_n_46
    SLICE_X40Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.471    12.650    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[7]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.035    12.844    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)        0.031    12.875    ftop/ocscp_i/timeout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 2.412ns (30.300%)  route 5.549ns (69.700%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.110 r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3/O
                         net (fo=4, routed)           0.757    10.867    ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3_n_0
    SLICE_X44Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[12]_i_1/I4
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.991 r  ftop/ocscp_i/gen0[1].wm/timeout_r[12]_i_1/O
                         net (fo=1, routed)           0.000    10.991    ftop/ocscp_i/gen0[1].wm_n_41
    SLICE_X44Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.471    12.650    ftop/ocscp_i/cp_out[clk]
    SLICE_X44Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[12]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.035    12.844    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)        0.029    12.873    ftop/ocscp_i/timeout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 2.640ns (33.239%)  route 5.302ns (66.761%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.229     8.901    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X39Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/I1
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.025 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/O
                         net (fo=4, routed)           0.643     9.668    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7_n_0
    SLICE_X39Y84                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/I1
    SLICE_X39Y84         LUT4 (Prop_lut4_I1_O)        0.150     9.818 r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/O
                         net (fo=8, routed)           0.829    10.647    ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3_n_0
    SLICE_X43Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[16]_i_1/I3
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.326    10.973 r  ftop/ocscp_i/gen0[1].wm/timeout_r[16]_i_1/O
                         net (fo=1, routed)           0.000    10.973    ftop/ocscp_i/gen0[1].wm_n_37
    SLICE_X43Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[16]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.029    12.875    ftop/ocscp_i/timeout_r_reg[16]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 2.642ns (33.279%)  route 5.297ns (66.721%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.698     9.868    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/I2
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.152    10.020 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/O
                         net (fo=4, routed)           0.623    10.644    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4_n_0
    SLICE_X40Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_1/I4
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.326    10.970 r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_1/O
                         net (fo=1, routed)           0.000    10.970    ftop/ocscp_i/gen0[1].wm_n_30
    SLICE_X40Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[23]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031    12.878    ftop/ocscp_i/timeout_r_reg[23]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 2.642ns (33.295%)  route 5.293ns (66.705%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.698     9.868    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/I2
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.152    10.020 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/O
                         net (fo=4, routed)           0.619    10.640    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4_n_0
    SLICE_X40Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[15]_i_1/I4
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.326    10.966 r  ftop/ocscp_i/gen0[1].wm/timeout_r[15]_i_1/O
                         net (fo=1, routed)           0.000    10.966    ftop/ocscp_i/gen0[1].wm_n_38
    SLICE_X40Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[15]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X40Y84         FDRE (Setup_fdre_C_D)        0.029    12.875    ftop/ocscp_i/timeout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 2.644ns (33.480%)  route 5.253ns (66.520%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.574     7.304    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/timeout_r[31]_i_15/I2
    SLICE_X29Y93         LUT6 (Prop_lut6_I2_O)        0.326     7.630 r  ftop/ocscp_i/timeout_r[31]_i_15/O
                         net (fo=5, routed)           1.261     8.890    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [13]
    SLICE_X40Y87                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8/I2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.014 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8/O
                         net (fo=8, routed)           0.796     9.810    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.153     9.963 r  ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3/O
                         net (fo=4, routed)           0.638    10.601    ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3_n_0
    SLICE_X43Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[8]_i_1/I4
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.327    10.928 r  ftop/ocscp_i/gen0[1].wm/timeout_r[8]_i_1/O
                         net (fo=1, routed)           0.000    10.928    ftop/ocscp_i/gen0[1].wm_n_45
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.472    12.651    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[8]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.035    12.845    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.032    12.877    ftop/ocscp_i/timeout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.640ns (33.437%)  route 5.255ns (66.563%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.229     8.901    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X39Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/I1
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.025 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/O
                         net (fo=4, routed)           0.643     9.668    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7_n_0
    SLICE_X39Y84                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/I1
    SLICE_X39Y84         LUT4 (Prop_lut4_I1_O)        0.150     9.818 r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/O
                         net (fo=8, routed)           0.782    10.600    ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3_n_0
    SLICE_X40Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[21]_i_1/I3
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.326    10.926 r  ftop/ocscp_i/gen0[1].wm/timeout_r[21]_i_1/O
                         net (fo=1, routed)           0.000    10.926    ftop/ocscp_i/gen0[1].wm_n_32
    SLICE_X40Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[21]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.029    12.876    ftop/ocscp_i/timeout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 ftop/metadata_i/rom/DO_R_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 3.322ns (41.562%)  route 4.671ns (58.438%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.686     2.980    ftop/metadata_i/rom/clk
    RAMB36_X2Y16         RAMB36E1                                     r  ftop/metadata_i/rom/DO_R_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 r  ftop/metadata_i/rom/DO_R_reg_0/DOADO[0]
                         net (fo=1, routed)           1.242     6.676    ftop/pfconfig_i/e3xx_i/wci/readback/metadata_in[romData][0]
    SLICE_X29Y81                                                      r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_2/I1
    SLICE_X29Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.800 r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     7.361    ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_2_n_0
    SLICE_X30Y83                                                      r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_1/I0
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.792     8.277    ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_1_n_0
    SLICE_X32Y87                                                      r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0/I3
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0/O
                         net (fo=1, routed)           0.477     8.878    ftop/ocscp_i/gen0[0].wm/wci_out[0][SData][0]
    SLICE_X37Y87                                                      r  ftop/ocscp_i/gen0[0].wm/data_r[0]_i_10/I2
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.002 r  ftop/ocscp_i/gen0[0].wm/data_r[0]_i_10/O
                         net (fo=1, routed)           0.435     9.437    ftop/ocscp_i/gen0[2].wm/workers_out_r_reg[source][2]_8
    SLICE_X37Y89                                                      r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_7/I5
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.561 r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_7/O
                         net (fo=1, routed)           0.479    10.040    ftop/ocscp_i/gen0[2].wm/data_r[0]_i_7_n_0
    SLICE_X34Y90                                                      r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_3/I4
    SLICE_X34Y90         LUT6 (Prop_lut6_I4_O)        0.124    10.164 r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_3/O
                         net (fo=1, routed)           0.686    10.849    ftop/ocscp_i/gen0[2].wm/data_r[0]_i_3_n_0
    SLICE_X29Y89                                                      r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_1/I2
    SLICE_X29Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.973 r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.973    ftop/ocscp_i/gen0[2].wm_n_34
    SLICE_X29Y89         FDRE                                         r  ftop/ocscp_i/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.523    12.702    ftop/ocscp_i/cp_out[clk]
    SLICE_X29Y89         FDRE                                         r  ftop/ocscp_i/data_r_reg[0]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.035    12.896    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)        0.029    12.925    ftop/ocscp_i/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 2.640ns (33.484%)  route 5.244ns (66.516%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.804     9.974    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.150    10.124 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/O
                         net (fo=4, routed)           0.466    10.589    ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3_n_0
    SLICE_X43Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[10]_i_1/I4
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.326    10.915 r  ftop/ocscp_i/gen0[1].wm/timeout_r[10]_i_1/O
                         net (fo=1, routed)           0.000    10.915    ftop/ocscp_i/gen0[1].wm_n_43
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.472    12.651    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[10]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.035    12.845    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.029    12.874    ftop/ocscp_i/timeout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSyncD_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 0.642ns (8.575%)  route 6.845ns (91.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 f  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.386    10.420    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[reset]
    SLICE_X50Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSyncD_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.641    12.820    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X50Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSyncD_reg/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.035    12.914    
    SLICE_X50Y100        FDRE (Setup_fdre_C_R)       -0.524    12.390    ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSyncD_reg
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 2.412ns (30.679%)  route 5.450ns (69.321%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.110 r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3/O
                         net (fo=4, routed)           0.659    10.769    ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3_n_0
    SLICE_X43Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_1/I3
    SLICE_X43Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.893 r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_1/O
                         net (fo=1, routed)           0.000    10.893    ftop/ocscp_i/gen0[1].wm_n_25
    SLICE_X43Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[28]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.031    12.878    ftop/ocscp_i/timeout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 2.645ns (33.444%)  route 5.264ns (66.556%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.149    10.135 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/O
                         net (fo=4, routed)           0.472    10.607    ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3_n_0
    SLICE_X42Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_1/I3
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.332    10.939 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_1/O
                         net (fo=1, routed)           0.000    10.939    ftop/ocscp_i/gen0[1].wm_n_23
    SLICE_X42Y86         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X42Y86         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[30]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.079    12.926    ftop/ocscp_i/timeout_r_reg[30]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 2.644ns (33.534%)  route 5.241ns (66.466%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.574     7.304    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/timeout_r[31]_i_15/I2
    SLICE_X29Y93         LUT6 (Prop_lut6_I2_O)        0.326     7.630 r  ftop/ocscp_i/timeout_r[31]_i_15/O
                         net (fo=5, routed)           1.261     8.890    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [13]
    SLICE_X40Y87                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8/I2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.014 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8/O
                         net (fo=8, routed)           0.796     9.810    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.153     9.963 r  ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3/O
                         net (fo=4, routed)           0.625    10.588    ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3_n_0
    SLICE_X42Y82                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[0]_i_1/I4
    SLICE_X42Y82         LUT6 (Prop_lut6_I4_O)        0.327    10.915 r  ftop/ocscp_i/gen0[1].wm/timeout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.915    ftop/ocscp_i/gen0[1].wm_n_53
    SLICE_X42Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.471    12.650    ftop/ocscp_i/cp_out[clk]
    SLICE_X42Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[0]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.035    12.844    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)        0.077    12.921    ftop/ocscp_i/timeout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 2.640ns (33.749%)  route 5.182ns (66.251%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.229     8.901    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X39Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/I1
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.025 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/O
                         net (fo=4, routed)           0.643     9.668    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7_n_0
    SLICE_X39Y84                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/I1
    SLICE_X39Y84         LUT4 (Prop_lut4_I1_O)        0.150     9.818 r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/O
                         net (fo=8, routed)           0.709    10.527    ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3_n_0
    SLICE_X39Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[19]_i_1/I3
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.326    10.853 r  ftop/ocscp_i/gen0[1].wm/timeout_r[19]_i_1/O
                         net (fo=1, routed)           0.000    10.853    ftop/ocscp_i/gen0[1].wm_n_34
    SLICE_X39Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X39Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[19]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)        0.031    12.877    ftop/ocscp_i/timeout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.820     9.854    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y94         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.466    12.645    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[12]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.035    12.738    
    SLICE_X51Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.333    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[12]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.820     9.854    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y94         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.466    12.645    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[13]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.035    12.738    
    SLICE_X51Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.333    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[13]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.820     9.854    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y94         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.466    12.645    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[14]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.035    12.738    
    SLICE_X51Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.333    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[14]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.820     9.854    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y94         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.466    12.645    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[15]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.035    12.738    
    SLICE_X51Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.333    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[15]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 0.642ns (9.279%)  route 6.277ns (90.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.819     9.852    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y91         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.465    12.644    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[0]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.035    12.737    
    SLICE_X51Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.332    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[0]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 0.642ns (9.279%)  route 6.277ns (90.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.819     9.852    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y91         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.465    12.644    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.035    12.737    
    SLICE_X51Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.332    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  2.480    




report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.922 ; gain = 559.547 ; free physical = 850 ; free virtual = 46427
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 20 -nworst 1 -delay_type min_max -sort_by group.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:11:59 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing -rpx util_assemb_e3xx_base-timing.rpx -delay_type min_max -max_paths 20 -sort_by group -input_pins
| Design       : util_assemb_e3xx_base
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.640%)  route 0.206ns (59.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.555     0.891    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X49Y93         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[5]/Q
                         net (fo=1, routed)           0.206     1.238    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_refFreeSpan_reg[27][5]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.819     1.185    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.075     1.225    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.249%)  route 0.209ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.555     0.891    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X49Y94         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[11]/Q
                         net (fo=1, routed)           0.209     1.241    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_refFreeSpan_reg[27][11]
    SLICE_X51Y93         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.820     1.186    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y93         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[11]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.070     1.221    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[48]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.433ns (88.711%)  route 0.055ns (11.289%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X45Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/Q
                         net (fo=1, routed)           0.054     1.075    ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond[44]
    SLICE_X45Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4/I1
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.099     1.174 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4/O
                         net (fo=1, routed)           0.000     1.174    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4_n_0
    SLICE_X45Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10/S[0]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.326 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10/CO[3]
                         net (fo=1, routed)           0.001     1.327    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_n_0
    SLICE_X45Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__11/CI
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.381 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__11/O[0]
                         net (fo=1, routed)           0.000     1.381    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0[48]
    SLICE_X45Y100        FDSE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X45Y100        FDSE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[48]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDSE (Hold_fdse_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.289%)  route 0.175ns (57.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.556     0.892    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X47Y96         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.128     1.020 r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[20]/Q
                         net (fo=1, routed)           0.175     1.194    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg_n_0_[20]
    SLICE_X50Y96         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.820     1.186    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y96         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[20]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.005     1.156    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.616%)  route 0.224ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.556     0.892    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X47Y96         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[16]/Q
                         net (fo=1, routed)           0.224     1.257    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg_n_0_[16]
    SLICE_X50Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.820     1.186    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[16]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.060     1.211    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.378ns (73.285%)  route 0.138ns (26.715%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X38Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/Q
                         net (fo=1, routed)           0.137     1.194    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_setRefF_dD_OUT[35]
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/I0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.239 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/O
                         net (fo=1, routed)           0.000     1.239    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5_n_0
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/S[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.354 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.354    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2_n_0
    SLICE_X39Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/CI
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.408 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.408    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF_n_42
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.469ns (89.486%)  route 0.055ns (10.514%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X45Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond_reg[44]/Q
                         net (fo=1, routed)           0.054     1.075    ftop/pfconfig_i/time_server_i/worker/ts/s_lastSecond[44]
    SLICE_X45Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4/I1
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.099     1.174 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4/O
                         net (fo=1, routed)           0.000     1.174    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_i_4_n_0
    SLICE_X45Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10/S[0]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.326 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10/CO[3]
                         net (fo=1, routed)           0.001     1.327    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__10_n_0
    SLICE_X45Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__11/CI
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.417 r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0_carry__11/O[1]
                         net (fo=1, routed)           0.000     1.417    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond0[49]
    SLICE_X45Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X45Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[49]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.417ns (79.551%)  route 0.107ns (20.449%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/wci/control_property/ctl_in[Clk]
    SLICE_X36Y98         FDRE                                         r  ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/Q
                         net (fo=4, routed)           0.107     1.163    ftop/pfconfig_i/time_server_i/wci/delta_property/Q[31]
    SLICE_X37Y98                                                      r  ftop/pfconfig_i/time_server_i/wci/delta_property/timeDeltaOut0_carry_i_1__6/I1
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.208 r  ftop/pfconfig_i/time_server_i/wci/delta_property/timeDeltaOut0_carry_i_1__6/O
                         net (fo=1, routed)           0.000     1.208    ftop/pfconfig_i/time_server_i/worker/ts/s_nowInCC_dD_OUT_reg[31]_0[3]
    SLICE_X37Y98                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6/S[3]
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.323 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.323    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6_n_0
    SLICE_X37Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7/CI
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.362 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.363    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7_n_0
    SLICE_X37Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__8/CI
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.417 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__8/O[0]
                         net (fo=1, routed)           0.000     1.417    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0[36]
    SLICE_X37Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/ctl_in[Clk]
    SLICE_X37Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[36]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.639%)  route 0.255ns (64.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.555     0.891    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X49Y94         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ftop/pfconfig_i/time_server_i/worker/ts/s_refFreeSpan_reg[10]/Q
                         net (fo=1, routed)           0.255     1.286    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_refFreeSpan_reg[27][10]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.819     1.185    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.066     1.216    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.389ns (73.842%)  route 0.138ns (26.158%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X38Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/Q
                         net (fo=1, routed)           0.137     1.194    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_setRefF_dD_OUT[35]
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/I0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.239 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/O
                         net (fo=1, routed)           0.000     1.239    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5_n_0
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/S[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.354 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.354    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2_n_0
    SLICE_X39Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/CI
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.419 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.419    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF_n_40
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.428ns (79.971%)  route 0.107ns (20.029%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/wci/control_property/ctl_in[Clk]
    SLICE_X36Y98         FDRE                                         r  ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/wci/control_property/value_reg[31]/Q
                         net (fo=4, routed)           0.107     1.163    ftop/pfconfig_i/time_server_i/wci/delta_property/Q[31]
    SLICE_X37Y98                                                      r  ftop/pfconfig_i/time_server_i/wci/delta_property/timeDeltaOut0_carry_i_1__6/I1
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.208 r  ftop/pfconfig_i/time_server_i/wci/delta_property/timeDeltaOut0_carry_i_1__6/O
                         net (fo=1, routed)           0.000     1.208    ftop/pfconfig_i/time_server_i/worker/ts/s_nowInCC_dD_OUT_reg[31]_0[3]
    SLICE_X37Y98                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6/S[3]
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.323 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.323    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__6_n_0
    SLICE_X37Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7/CI
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.362 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.363    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__7_n_0
    SLICE_X37Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__8/CI
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.428 r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0_carry__8/O[2]
                         net (fo=1, routed)           0.000     1.428    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut0[38]
    SLICE_X37Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/ctl_in[Clk]
    SLICE_X37Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[38]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/timeDeltaOut_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMS32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMS32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.444%)  route 0.436ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.638     0.974    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.436     1.551    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X38Y97         RAMS32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.825     1.191    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMS32                                       r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.466    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/fifoMem_reg_0_1_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.414ns (75.028%)  route 0.138ns (24.972%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.557     0.893    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X38Y99         FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dDoutReg_reg[35]/Q
                         net (fo=1, routed)           0.137     1.194    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_setRefF_dD_OUT[35]
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/I0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.239 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5/O
                         net (fo=1, routed)           0.000     1.239    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount[0]_i_5_n_0
    SLICE_X39Y99                                                      r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/S[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.354 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.354    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[0]_i_2_n_0
    SLICE_X39Y100                                                     r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/CI
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.444 r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/s_refSecCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.444    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF_n_41
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X39Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ftop/pfconfig_i/time_server_i/worker/ts/s_refSecCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.025%)  route 0.792ns (80.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.618     1.872    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X45Y104        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X45Y104        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.025%)  route 0.792ns (80.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.618     1.872    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X45Y104        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X45Y104        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.025%)  route 0.792ns (80.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.618     1.872    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X45Y104        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X45Y104        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y104        FDPE (Remov_fdpe_C_PRE)     -0.095     1.146    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.025%)  route 0.792ns (80.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.618     1.872    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X45Y104        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X45Y104        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y104        FDPE (Remov_fdpe_C_PRE)     -0.095     1.146    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.941%)  route 0.796ns (81.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.622     1.877    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X44Y104        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X44Y104        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.941%)  route 0.796ns (81.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.622     1.877    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X44Y104        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/timebase_in[clk]
    SLICE_X44Y104        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/dGDeqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.139%)  route 0.899ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.725     1.980    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X49Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/timebase_in[clk]
    SLICE_X49Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.139%)  route 0.899ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.725     1.980    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X49Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/timebase_in[clk]
    SLICE_X49Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.139%)  route 0.899ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.725     1.980    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X49Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/timebase_in[clk]
    SLICE_X49Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_dSyncReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.139%)  route 0.899ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.725     1.980    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X49Y100        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/ctl_in[Clk]
    SLICE_X49Y100        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.147    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/dD_OUT_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.070%)  route 0.904ns (82.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.730     1.984    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X48Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/dD_OUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/timebase_in[clk]
    SLICE_X48Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/dD_OUT_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/dD_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sDataSyncIn_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.070%)  route 0.904ns (82.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.730     1.984    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X48Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sDataSyncIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/ctl_in[Clk]
    SLICE_X48Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sDataSyncIn_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sDataSyncIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sToggleReg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.070%)  route 0.904ns (82.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.730     1.984    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X48Y100        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/ctl_in[Clk]
    SLICE_X48Y100        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sToggleReg_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.070%)  route 0.904ns (82.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.730     1.984    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/SR[0]
    SLICE_X48Y100        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.911     1.277    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/ctl_in[Clk]
    SLICE_X48Y100        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.147    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsDisablePPS/s_sSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X42Y105        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X42Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X42Y105        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X42Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X42Y105        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X42Y105        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y105        FDPE (Remov_fdpe_C_PRE)     -0.071     1.170    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X42Y105        FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X42Y105        FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y105        FDPE (Remov_fdpe_C_PRE)     -0.071     1.170    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X43Y105        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X43Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.559     0.895    ftop/ocscp_i/gen0[1].wm/cp_out[clk]
    SLICE_X33Y99         FDRE                                         r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ftop/ocscp_i/gen0[1].wm/reset_n_r_reg/Q
                         net (fo=15, routed)          0.174     1.210    ftop/pfconfig_i/time_server_i/wci/delta_property/ctl_in[MReset_n]
    SLICE_X34Y100                                                     r  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/I0
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  ftop/pfconfig_i/time_server_i/wci/delta_property/FSM_onehot_my_access_r[4]_i_1/O
                         net (fo=214, routed)         0.758     2.012    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/SR[0]
    SLICE_X43Y105        FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        0.910     1.276    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/ctl_in[Clk]
    SLICE_X43Y105        FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X43Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.846    10.880    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X52Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X52Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[1]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.846    10.880    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X52Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X52Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[2]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.642ns (8.083%)  route 7.300ns (91.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.842    10.875    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X53Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X53Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[0]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X53Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_dSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.846    10.880    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X52Y98         FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X52Y98         FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[0]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X52Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    12.380    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.846    10.880    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X52Y98         FDPE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X52Y98         FDPE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[1]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X52Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    12.380    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[21]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X51Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[21]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[22]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X51Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[22]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X50Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[24]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y98         FDCE (Recov_fdce_C_CLR)     -0.361    12.378    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[24]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 2.645ns (32.238%)  route 5.560ns (67.762%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.149    10.135 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/O
                         net (fo=4, routed)           0.768    10.903    ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3_n_0
    SLICE_X43Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[14]_i_1/I4
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.332    11.235 r  ftop/ocscp_i/gen0[1].wm/timeout_r[14]_i_1/O
                         net (fo=1, routed)           0.000    11.235    ftop/ocscp_i/gen0[1].wm_n_39
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.472    12.651    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[14]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.035    12.845    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.031    12.876    ftop/ocscp_i/timeout_r_reg[14]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X50Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[26]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[26]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X50Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[27]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[27]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sToggleReg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.183%)  route 7.203ns (91.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.745    10.778    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y98         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X50Y98         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sToggleReg_reg/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 2.640ns (32.301%)  route 5.533ns (67.699%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.804     9.974    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.150    10.124 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/O
                         net (fo=4, routed)           0.754    10.878    ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3_n_0
    SLICE_X43Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_1/I3
    SLICE_X43Y85         LUT6 (Prop_lut6_I3_O)        0.326    11.204 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_1/O
                         net (fo=1, routed)           0.000    11.204    ftop/ocscp_i/gen0[1].wm_n_27
    SLICE_X43Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[26]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.029    12.876    ftop/ocscp_i/timeout_r_reg[26]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.642ns (8.245%)  route 7.145ns (91.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.686    10.720    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y99         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y99         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[22]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.642ns (8.245%)  route 7.145ns (91.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.686    10.720    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y99         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y99         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[26]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[26]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.642ns (8.245%)  route 7.145ns (91.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.686    10.720    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X50Y99         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.467    12.646    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/ctl_in[Clk]
    SLICE_X50Y99         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[27]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.035    12.739    
    SLICE_X50Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.420    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/dD_OUT_reg[27]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 2.645ns (32.765%)  route 5.428ns (67.235%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.149    10.135 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/O
                         net (fo=4, routed)           0.636    10.771    ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3_n_0
    SLICE_X43Y82                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[6]_i_1/I4
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.332    11.103 r  ftop/ocscp_i/gen0[1].wm/timeout_r[6]_i_1/O
                         net (fo=1, routed)           0.000    11.103    ftop/ocscp_i/gen0[1].wm_n_47
    SLICE_X43Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.471    12.650    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[6]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.035    12.844    
    SLICE_X43Y82         FDRE (Setup_fdre_C_D)        0.029    12.873    ftop/ocscp_i/timeout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 2.645ns (32.809%)  route 5.417ns (67.191%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.149    10.135 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/O
                         net (fo=4, routed)           0.625    10.761    ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3_n_0
    SLICE_X43Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[22]_i_1/I4
    SLICE_X43Y84         LUT6 (Prop_lut6_I4_O)        0.332    11.093 r  ftop/ocscp_i/gen0[1].wm/timeout_r[22]_i_1/O
                         net (fo=1, routed)           0.000    11.093    ftop/ocscp_i/gen0[1].wm_n_31
    SLICE_X43Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[22]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.031    12.877    ftop/ocscp_i/timeout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 2.640ns (32.912%)  route 5.381ns (67.088%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.804     9.974    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.150    10.124 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/O
                         net (fo=4, routed)           0.603    10.726    ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3_n_0
    SLICE_X40Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[18]_i_1/I4
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.326    11.052 r  ftop/ocscp_i/gen0[1].wm/timeout_r[18]_i_1/O
                         net (fo=1, routed)           0.000    11.052    ftop/ocscp_i/gen0[1].wm_n_35
    SLICE_X40Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[18]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X40Y84         FDRE (Setup_fdre_C_D)        0.031    12.877    ftop/ocscp_i/timeout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 2.640ns (32.990%)  route 5.362ns (67.010%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.804     9.974    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.150    10.124 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/O
                         net (fo=4, routed)           0.584    10.707    ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3_n_0
    SLICE_X43Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[2]_i_1/I4
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.326    11.033 r  ftop/ocscp_i/gen0[1].wm/timeout_r[2]_i_1/O
                         net (fo=1, routed)           0.000    11.033    ftop/ocscp_i/gen0[1].wm_n_51
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.472    12.651    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[2]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.035    12.845    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.031    12.876    ftop/ocscp_i/timeout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 2.642ns (33.039%)  route 5.355ns (66.961%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.698     9.868    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/I2
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.152    10.020 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/O
                         net (fo=4, routed)           0.681    10.701    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4_n_0
    SLICE_X40Y82                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[7]_i_1/I4
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.326    11.027 r  ftop/ocscp_i/gen0[1].wm/timeout_r[7]_i_1/O
                         net (fo=1, routed)           0.000    11.027    ftop/ocscp_i/gen0[1].wm_n_46
    SLICE_X40Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.471    12.650    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[7]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.035    12.844    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)        0.031    12.875    ftop/ocscp_i/timeout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 2.412ns (30.300%)  route 5.549ns (69.700%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.110 r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3/O
                         net (fo=4, routed)           0.757    10.867    ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3_n_0
    SLICE_X44Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[12]_i_1/I4
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.991 r  ftop/ocscp_i/gen0[1].wm/timeout_r[12]_i_1/O
                         net (fo=1, routed)           0.000    10.991    ftop/ocscp_i/gen0[1].wm_n_41
    SLICE_X44Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.471    12.650    ftop/ocscp_i/cp_out[clk]
    SLICE_X44Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[12]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.035    12.844    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)        0.029    12.873    ftop/ocscp_i/timeout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 2.640ns (33.239%)  route 5.302ns (66.761%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.229     8.901    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X39Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/I1
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.025 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/O
                         net (fo=4, routed)           0.643     9.668    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7_n_0
    SLICE_X39Y84                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/I1
    SLICE_X39Y84         LUT4 (Prop_lut4_I1_O)        0.150     9.818 r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/O
                         net (fo=8, routed)           0.829    10.647    ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3_n_0
    SLICE_X43Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[16]_i_1/I3
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.326    10.973 r  ftop/ocscp_i/gen0[1].wm/timeout_r[16]_i_1/O
                         net (fo=1, routed)           0.000    10.973    ftop/ocscp_i/gen0[1].wm_n_37
    SLICE_X43Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[16]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.029    12.875    ftop/ocscp_i/timeout_r_reg[16]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 2.642ns (33.279%)  route 5.297ns (66.721%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.698     9.868    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/I2
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.152    10.020 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/O
                         net (fo=4, routed)           0.623    10.644    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4_n_0
    SLICE_X40Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_1/I4
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.326    10.970 r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_1/O
                         net (fo=1, routed)           0.000    10.970    ftop/ocscp_i/gen0[1].wm_n_30
    SLICE_X40Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[23]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031    12.878    ftop/ocscp_i/timeout_r_reg[23]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 2.642ns (33.295%)  route 5.293ns (66.705%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.698     9.868    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/I2
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.152    10.020 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4/O
                         net (fo=4, routed)           0.619    10.640    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_4_n_0
    SLICE_X40Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[15]_i_1/I4
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.326    10.966 r  ftop/ocscp_i/gen0[1].wm/timeout_r[15]_i_1/O
                         net (fo=1, routed)           0.000    10.966    ftop/ocscp_i/gen0[1].wm_n_38
    SLICE_X40Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[15]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X40Y84         FDRE (Setup_fdre_C_D)        0.029    12.875    ftop/ocscp_i/timeout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 2.644ns (33.480%)  route 5.253ns (66.520%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.574     7.304    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/timeout_r[31]_i_15/I2
    SLICE_X29Y93         LUT6 (Prop_lut6_I2_O)        0.326     7.630 r  ftop/ocscp_i/timeout_r[31]_i_15/O
                         net (fo=5, routed)           1.261     8.890    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [13]
    SLICE_X40Y87                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8/I2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.014 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8/O
                         net (fo=8, routed)           0.796     9.810    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.153     9.963 r  ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3/O
                         net (fo=4, routed)           0.638    10.601    ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3_n_0
    SLICE_X43Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[8]_i_1/I4
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.327    10.928 r  ftop/ocscp_i/gen0[1].wm/timeout_r[8]_i_1/O
                         net (fo=1, routed)           0.000    10.928    ftop/ocscp_i/gen0[1].wm_n_45
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.472    12.651    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[8]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.035    12.845    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.032    12.877    ftop/ocscp_i/timeout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.640ns (33.437%)  route 5.255ns (66.563%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.229     8.901    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X39Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/I1
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.025 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/O
                         net (fo=4, routed)           0.643     9.668    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7_n_0
    SLICE_X39Y84                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/I1
    SLICE_X39Y84         LUT4 (Prop_lut4_I1_O)        0.150     9.818 r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/O
                         net (fo=8, routed)           0.782    10.600    ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3_n_0
    SLICE_X40Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[21]_i_1/I3
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.326    10.926 r  ftop/ocscp_i/gen0[1].wm/timeout_r[21]_i_1/O
                         net (fo=1, routed)           0.000    10.926    ftop/ocscp_i/gen0[1].wm_n_32
    SLICE_X40Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X40Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[21]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.029    12.876    ftop/ocscp_i/timeout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 ftop/metadata_i/rom/DO_R_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 3.322ns (41.562%)  route 4.671ns (58.438%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.686     2.980    ftop/metadata_i/rom/clk
    RAMB36_X2Y16         RAMB36E1                                     r  ftop/metadata_i/rom/DO_R_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 r  ftop/metadata_i/rom/DO_R_reg_0/DOADO[0]
                         net (fo=1, routed)           1.242     6.676    ftop/pfconfig_i/e3xx_i/wci/readback/metadata_in[romData][0]
    SLICE_X29Y81                                                      r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_2/I1
    SLICE_X29Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.800 r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     7.361    ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_2_n_0
    SLICE_X30Y83                                                      r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_1/I0
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.792     8.277    ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0_i_1_n_0
    SLICE_X32Y87                                                      r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0/I3
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  ftop/pfconfig_i/e3xx_i/wci/readback/ctl_out[SData][0]_INST_0/O
                         net (fo=1, routed)           0.477     8.878    ftop/ocscp_i/gen0[0].wm/wci_out[0][SData][0]
    SLICE_X37Y87                                                      r  ftop/ocscp_i/gen0[0].wm/data_r[0]_i_10/I2
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.002 r  ftop/ocscp_i/gen0[0].wm/data_r[0]_i_10/O
                         net (fo=1, routed)           0.435     9.437    ftop/ocscp_i/gen0[2].wm/workers_out_r_reg[source][2]_8
    SLICE_X37Y89                                                      r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_7/I5
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.561 r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_7/O
                         net (fo=1, routed)           0.479    10.040    ftop/ocscp_i/gen0[2].wm/data_r[0]_i_7_n_0
    SLICE_X34Y90                                                      r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_3/I4
    SLICE_X34Y90         LUT6 (Prop_lut6_I4_O)        0.124    10.164 r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_3/O
                         net (fo=1, routed)           0.686    10.849    ftop/ocscp_i/gen0[2].wm/data_r[0]_i_3_n_0
    SLICE_X29Y89                                                      r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_1/I2
    SLICE_X29Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.973 r  ftop/ocscp_i/gen0[2].wm/data_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.973    ftop/ocscp_i/gen0[2].wm_n_34
    SLICE_X29Y89         FDRE                                         r  ftop/ocscp_i/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.523    12.702    ftop/ocscp_i/cp_out[clk]
    SLICE_X29Y89         FDRE                                         r  ftop/ocscp_i/data_r_reg[0]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.035    12.896    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)        0.029    12.925    ftop/ocscp_i/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 2.640ns (33.484%)  route 5.244ns (66.516%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.804     9.974    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.150    10.124 r  ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3/O
                         net (fo=4, routed)           0.466    10.589    ftop/ocscp_i/gen0[1].wm/timeout_r[26]_i_3_n_0
    SLICE_X43Y83                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[10]_i_1/I4
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.326    10.915 r  ftop/ocscp_i/gen0[1].wm/timeout_r[10]_i_1/O
                         net (fo=1, routed)           0.000    10.915    ftop/ocscp_i/gen0[1].wm_n_43
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.472    12.651    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y83         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[10]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.035    12.845    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.029    12.874    ftop/ocscp_i/timeout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSyncD_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 0.642ns (8.575%)  route 6.845ns (91.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 f  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         5.386    10.420    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[reset]
    SLICE_X50Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSyncD_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.641    12.820    ftop/pfconfig_i/time_server_i/worker/ts/timebase_in[clk]
    SLICE_X50Y100        FDRE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSyncD_reg/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.035    12.914    
    SLICE_X50Y100        FDRE (Setup_fdre_C_R)       -0.524    12.390    ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSyncD_reg
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 2.412ns (30.679%)  route 5.450ns (69.321%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.110 r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3/O
                         net (fo=4, routed)           0.659    10.769    ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_3_n_0
    SLICE_X43Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_1/I3
    SLICE_X43Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.893 r  ftop/ocscp_i/gen0[1].wm/timeout_r[28]_i_1/O
                         net (fo=1, routed)           0.000    10.893    ftop/ocscp_i/gen0[1].wm_n_25
    SLICE_X43Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X43Y85         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[28]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.031    12.878    ftop/ocscp_i/timeout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 2.645ns (33.444%)  route 5.264ns (66.556%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 f  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 f  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 f  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 f  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.374     9.046    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X40Y86                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/I1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10/O
                         net (fo=8, routed)           0.816     9.986    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_10_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/I0
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.149    10.135 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3/O
                         net (fo=4, routed)           0.472    10.607    ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_3_n_0
    SLICE_X42Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_1/I3
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.332    10.939 r  ftop/ocscp_i/gen0[1].wm/timeout_r[30]_i_1/O
                         net (fo=1, routed)           0.000    10.939    ftop/ocscp_i/gen0[1].wm_n_23
    SLICE_X42Y86         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.474    12.653    ftop/ocscp_i/cp_out[clk]
    SLICE_X42Y86         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[30]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.035    12.847    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.079    12.926    ftop/ocscp_i/timeout_r_reg[30]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 2.644ns (33.534%)  route 5.241ns (66.466%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.574     7.304    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/timeout_r[31]_i_15/I2
    SLICE_X29Y93         LUT6 (Prop_lut6_I2_O)        0.326     7.630 r  ftop/ocscp_i/timeout_r[31]_i_15/O
                         net (fo=5, routed)           1.261     8.890    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [13]
    SLICE_X40Y87                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8/I2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.014 r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8/O
                         net (fo=8, routed)           0.796     9.810    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_8_n_0
    SLICE_X43Y86                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.153     9.963 r  ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3/O
                         net (fo=4, routed)           0.625    10.588    ftop/ocscp_i/gen0[1].wm/timeout_r[24]_i_3_n_0
    SLICE_X42Y82                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[0]_i_1/I4
    SLICE_X42Y82         LUT6 (Prop_lut6_I4_O)        0.327    10.915 r  ftop/ocscp_i/gen0[1].wm/timeout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.915    ftop/ocscp_i/gen0[1].wm_n_53
    SLICE_X42Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.471    12.650    ftop/ocscp_i/cp_out[clk]
    SLICE_X42Y82         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[0]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.035    12.844    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)        0.077    12.921    ftop/ocscp_i/timeout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/ocscp_i/timeout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 2.640ns (33.749%)  route 5.182ns (66.251%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.737     3.031    ftop/pfconfig_i/e3xx_i/worker/ps/ps/CLK
    PS7_X0Y0             PS7                                          r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[25])
                                                      1.438     4.469 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/MAXIGP0ARADDR[25]
                         net (fo=1, routed)           1.015     5.484    ftop/pfconfig_i/e3xx_i/worker/cp/M_AXI_GP0_ARADDR[22]
    SLICE_X27Y96                                                      r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/I0
    SLICE_X27Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  ftop/pfconfig_i/e3xx_i/worker/cp/cp_out[address][23]_INST_0/O
                         net (fo=2, routed)           0.970     6.578    ftop/ocscp_i/cp_out[address][23]
    SLICE_X29Y96                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/I2
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  ftop/ocscp_i/workers_out_r[operation][2]_i_5/O
                         net (fo=4, routed)           0.616     7.346    ftop/ocscp_i/workers_out_r[operation][2]_i_5_n_0
    SLICE_X29Y93                                                      r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/I5
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.672 r  ftop/ocscp_i/workers_out_r[operation][2]_i_3/O
                         net (fo=13, routed)          1.229     8.901    ftop/ocscp_i/gen0[1].wm/bbstub_\\cp_out[address] [22]
    SLICE_X39Y85                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/I1
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.025 f  ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7/O
                         net (fo=4, routed)           0.643     9.668    ftop/ocscp_i/gen0[1].wm/timeout_r[31]_i_7_n_0
    SLICE_X39Y84                                                      f  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/I1
    SLICE_X39Y84         LUT4 (Prop_lut4_I1_O)        0.150     9.818 r  ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3/O
                         net (fo=8, routed)           0.709    10.527    ftop/ocscp_i/gen0[1].wm/timeout_r[23]_i_3_n_0
    SLICE_X39Y84                                                      r  ftop/ocscp_i/gen0[1].wm/timeout_r[19]_i_1/I3
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.326    10.853 r  ftop/ocscp_i/gen0[1].wm/timeout_r[19]_i_1/O
                         net (fo=1, routed)           0.000    10.853    ftop/ocscp_i/gen0[1].wm_n_34
    SLICE_X39Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.473    12.652    ftop/ocscp_i/cp_out[clk]
    SLICE_X39Y84         FDRE                                         r  ftop/ocscp_i/timeout_r_reg[19]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.035    12.846    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)        0.031    12.877    ftop/ocscp_i/timeout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.820     9.854    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y94         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.466    12.645    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[12]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.035    12.738    
    SLICE_X51Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.333    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[12]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.820     9.854    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y94         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.466    12.645    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[13]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.035    12.738    
    SLICE_X51Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.333    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[13]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.820     9.854    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y94         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.466    12.645    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[14]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.035    12.738    
    SLICE_X51Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.333    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[14]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.820     9.854    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y94         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.466    12.645    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y94         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[15]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.035    12.738    
    SLICE_X51Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.333    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[15]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 0.642ns (9.279%)  route 6.277ns (90.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.819     9.852    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y91         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.465    12.644    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[0]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.035    12.737    
    SLICE_X51Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.332    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[0]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 0.642ns (9.279%)  route 6.277ns (90.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.639     2.933    ftop/pfconfig_i/e3xx_i/worker/sr/CLK
    SLICE_X32Y79         FDCE                                         r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  ftop/pfconfig_i/e3xx_i/worker/sr/reset_hold_reg[17]/Q
                         net (fo=279, routed)         1.459     4.910    ftop/pfconfig_i/e3xx_i/worker/sr/Q[0]
    SLICE_X32Y74                                                      r  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/I0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.034 f  ftop/pfconfig_i/e3xx_i/worker/sr/zynq_out[3][reset]_INST_0/O
                         net (fo=614, routed)         4.819     9.852    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[reset]
    SLICE_X51Y91         FDCE                                         f  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    ftop/pfconfig_i/e3xx_i/worker/I
    BUFGCTRL_X0Y16                                                    r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ftop/pfconfig_i/e3xx_i/worker/clkbuf/O
                         net (fo=2140, routed)        1.465    12.644    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/timebase_in[clk]
    SLICE_X51Y91         FDCE                                         r  ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.035    12.737    
    SLICE_X51Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.332    ftop/pfconfig_i/time_server_i/worker/ts/syncReg_refPerPPS/s_sDataSyncIn_reg[10]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  2.480    




# set stage_end_time [clock seconds]
# puts "Writing checkpoint for stage $stage"
Writing checkpoint for stage timing
# if {![string equal $stage bit] && ![string equal $stage timing]} {
#   write_checkpoint -force $target_file
# }
# set final_time [clock seconds]
# puts "======Timing broken up into subtasks======
# -----------------------------------------------------------------
# |  Implementation Stage time: [expr $stage_end_time - $stage_start_time] seconds \t|
# -----------------------------------------------------------------
# | Post-stage operations time: [expr [clock seconds] - $stage_end_time] seconds \t|
# -----------------------------------------------------------------
# |                 Total time: [expr [clock seconds] - $stage_start_time] seconds \t|
# -----------------------------------------------------------------"
======Timing broken up into subtasks======
-----------------------------------------------------------------
|  Implementation Stage time: 8 seconds 	|
-----------------------------------------------------------------
| Post-stage operations time: 0 seconds 	|
-----------------------------------------------------------------
|                 Total time: 8 seconds 	|
-----------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 16:11:59 2018...
Elapsed time:0:21.81, completed at 16:11:59
Exit status: 0