




Tracing Clock scan_clk

****** Clock Tree (scan_clk) Structure
Nr. Subtrees                   : 28
Nr. Sinks                      : 260
Nr.          Rising  Sync Pins : 260
Nr. Inverter Rising  Sync Pins : 0
Nr.          Falling Sync Pins : 0
Nr. Inverter Falling Sync Pins : 0
Nr. Unsync Pins                : 0

** Leaf Pins
CELL (PORT)                            Nr.
-----------------------------------------------
SDFFRHQX4M (CK)                         1
SDFFRX1M (CK)                           1
SDFFRQX2M (CK)                          20
SDFFRHQX8M (CK)                         1
SDFFSQX1M (CK)                          5
SDFFRQX1M (CK)                          226
DFFRQX1M (CK)                           5
DFFSRX1M (CK)                           1
-----------------------------------------------




** Unsync Pins
CELL (PORT)                            Nr.
-----------------------------------------------
-----------------------------------------------




** Gate Component Input Pins
CELL (PORT)                            Nr.
-----------------------------------------------
TLATNCAX20M (CK)                        1
CLKBUFX32M (A)                          1
MX2X4M (B)                              2
CLKINVX32M (A)                          1
MX2X8M (B)                              1
CLKBUFX24M (A)                          5
CLKINVX40M (A)                          8
CLKBUFX20M (A)                          7
CLKBUFX40M (A)                          1
-----------------------------------------------



** Subtree Detail
*DEPTH 0 Input_Pin: (EMPTY) Output_Pin: (scan_clk) Cell: (EMPTY) Net: (scan_clk) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 1 Input_Pin: (scan_clk__L1_I0/A) Output_Pin: (scan_clk__L1_I0/Y) Cell: (CLKINVX40M) Net: (scan_clk__L1_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 2
          DontTouch with Nr. of FreeNets: 0
*DEPTH 2 Input_Pin: (scan_clk__L2_I0/A) Output_Pin: (scan_clk__L2_I0/Y) Cell: (CLKINVX32M) Net: (scan_clk__L2_N0) INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 3 Input_Pin: (U_UART_clock_multiplexer/U1/B) Output_Pin: (U_UART_clock_multiplexer/U1/Y) Cell: (MX2X8M) Net: (multiplexed_UART_clk) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 2
          DontTouch with Nr. of FreeNets: 0
*DEPTH 4 Input_Pin: (U_clock_divider/multiplexed_UART_clk__Fence_I0/A) Output_Pin: (U_clock_divider/multiplexed_UART_clk__Fence_I0/Y) Cell: (CLKBUFX40M) Net: (U_clock_divider/multiplexed_UART_clk__Fence_N0) NO-INV
          Nr. of Exclude Pins           : 1
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 7
          Nr. of     Rising  Sync Pins  : 7
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
          DontTouch with Nr. of FreeNets: 0
*DEPTH 4 Input_Pin: (multiplexed_UART_clk__L1_I0/A) Output_Pin: (multiplexed_UART_clk__L1_I0/Y) Cell: (CLKBUFX24M) Net: (multiplexed_UART_clk__L1_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 5 Input_Pin: (multiplexed_UART_clk__L2_I0/A) Output_Pin: (multiplexed_UART_clk__L2_I0/Y) Cell: (CLKBUFX24M) Net: (multiplexed_UART_clk__L2_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 6 Input_Pin: (multiplexed_UART_clk__L3_I0/A) Output_Pin: (multiplexed_UART_clk__L3_I0/Y) Cell: (CLKBUFX24M) Net: (multiplexed_UART_clk__L3_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 7 Input_Pin: (multiplexed_UART_clk__L4_I0/A) Output_Pin: (multiplexed_UART_clk__L4_I0/Y) Cell: (CLKBUFX24M) Net: (multiplexed_UART_clk__L4_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 8 Input_Pin: (multiplexed_UART_clk__L5_I0/A) Output_Pin: (multiplexed_UART_clk__L5_I0/Y) Cell: (CLKBUFX24M) Net: (multiplexed_UART_clk__L5_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 9 Input_Pin: (multiplexed_UART_clk__L6_I0/A) Output_Pin: (multiplexed_UART_clk__L6_I0/Y) Cell: (CLKBUFX20M) Net: (multiplexed_UART_clk__L6_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 10 Input_Pin: (multiplexed_UART_clk__L7_I0/A) Output_Pin: (multiplexed_UART_clk__L7_I0/Y) Cell: (CLKINVX40M) Net: (multiplexed_UART_clk__L7_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 11 Input_Pin: (multiplexed_UART_clk__L8_I0/A) Output_Pin: (multiplexed_UART_clk__L8_I0/Y) Cell: (CLKINVX40M) Net: (multiplexed_UART_clk__L8_N0) INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 2
          DontTouch with Nr. of FreeNets: 0
*DEPTH 12 Input_Pin: (multiplexed_UART_clk__L9_I0/A) Output_Pin: (multiplexed_UART_clk__L9_I0/Y) Cell: (CLKBUFX20M) Net: (multiplexed_UART_clk__L9_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 14
          Nr. of     Rising  Sync Pins  : 14
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
          DontTouch with Nr. of FreeNets: 0
*DEPTH 12 Input_Pin: (multiplexed_UART_clk__L9_I1/A) Output_Pin: (multiplexed_UART_clk__L9_I1/Y) Cell: (CLKBUFX20M) Net: (multiplexed_UART_clk__L9_N1) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 15
          Nr. of     Rising  Sync Pins  : 15
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
          DontTouch with Nr. of FreeNets: 0
*DEPTH 2 Input_Pin: (scan_clk__L2_I1/A) Output_Pin: (scan_clk__L2_I1/Y) Cell: (CLKBUFX20M) Net: (scan_clk__L2_N1) INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 3 Input_Pin: (scan_clk__L3_I0/A) Output_Pin: (scan_clk__L3_I0/Y) Cell: (CLKBUFX20M) Net: (scan_clk__L3_N0) INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 4 Input_Pin: (scan_clk__L4_I0/A) Output_Pin: (scan_clk__L4_I0/Y) Cell: (CLKINVX40M) Net: (scan_clk__L4_N0) INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 2
          DontTouch with Nr. of FreeNets: 0
*DEPTH 5 Input_Pin: (U_UART_transmitter_clock_multiplexer/U1/B) Output_Pin: (U_UART_transmitter_clock_multiplexer/U1/Y) Cell: (MX2X4M) Net: (multiplexed_UART_transmitter_clk) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 6 Input_Pin: (multiplexed_UART_transmitter_clk__L1_I0/A) Output_Pin: (multiplexed_UART_transmitter_clk__L1_I0/Y) Cell: (CLKBUFX20M) Net: (multiplexed_UART_transmitter_clk__L1_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 21
          Nr. of     Rising  Sync Pins  : 21
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
          DontTouch with Nr. of FreeNets: 0
*DEPTH 5 Input_Pin: (U_reference_clock_multiplexer/U1/B) Output_Pin: (U_reference_clock_multiplexer/U1/Y) Cell: (MX2X4M) Net: (multiplexed_reference_clk) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 6 Input_Pin: (multiplexed_reference_clk__L1_I0/A) Output_Pin: (multiplexed_reference_clk__L1_I0/Y) Cell: (CLKBUFX32M) Net: (multiplexed_reference_clk__L1_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 2
          DontTouch with Nr. of FreeNets: 0
*DEPTH 7 Input_Pin: (U_clock_gating_cell/U_ICG_cell/CK) Output_Pin: (U_clock_gating_cell/U_ICG_cell/ECK) Cell: (TLATNCAX20M) Net: (ALU_clk) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 1
          DontTouch with Nr. of FreeNets: 0
*DEPTH 8 Input_Pin: (ALU_clk__L1_I0/A) Output_Pin: (ALU_clk__L1_I0/Y) Cell: (CLKBUFX20M) Net: (ALU_clk__L1_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 17
          Nr. of     Rising  Sync Pins  : 17
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
          DontTouch with Nr. of FreeNets: 0
*DEPTH 7 Input_Pin: (multiplexed_reference_clk__L2_I0/A) Output_Pin: (multiplexed_reference_clk__L2_I0/Y) Cell: (CLKINVX40M) Net: (multiplexed_reference_clk__L2_N0) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 0
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 3
          DontTouch with Nr. of FreeNets: 0
*DEPTH 8 Input_Pin: (multiplexed_reference_clk__L3_I0/A) Output_Pin: (multiplexed_reference_clk__L3_I0/Y) Cell: (CLKINVX40M) Net: (multiplexed_reference_clk__L3_N0) INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 62
          Nr. of     Rising  Sync Pins  : 62
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
          DontTouch with Nr. of FreeNets: 0
*DEPTH 8 Input_Pin: (multiplexed_reference_clk__L3_I1/A) Output_Pin: (multiplexed_reference_clk__L3_I1/Y) Cell: (CLKINVX40M) Net: (multiplexed_reference_clk__L3_N1) INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 62
          Nr. of     Rising  Sync Pins  : 62
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
          DontTouch with Nr. of FreeNets: 0
*DEPTH 8 Input_Pin: (multiplexed_reference_clk__L3_I2/A) Output_Pin: (multiplexed_reference_clk__L3_I2/Y) Cell: (CLKINVX40M) Net: (multiplexed_reference_clk__L3_N2) INV
          Nr. of Exclude Pins           : 0
          Nr. of Unsync Pins            : 0
          Nr. of Total Sync Pins        : 62
          Nr. of     Rising  Sync Pins  : 62
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
          DontTouch with Nr. of FreeNets: 0
***********************************************************

****** Pre CTS Detail Structure for clock scan_clk
*DEPTH 0: scan_clk
 *DEPTH 1: scan_clk__L1_I0(A->Y)
  *DEPTH 2: scan_clk__L2_I0(A->Y)
   *DEPTH 3: U_UART_clock_multiplexer/U1(B->Y)
    *DEPTH 4: U_clock_divider/multiplexed_UART_clk__Fence_I0(A->Y)
     (Excl)U_clock_divider/multiplexed_UART_clk__Fence_N0__SKEWGRP2__MMExc_0/A
     (Sync)U_clock_divider/counter_reg[3]/CK
     (Sync)U_clock_divider/counter_reg[4]/CK
     (Sync)U_clock_divider/counter_reg[2]/CK
     (Sync)U_clock_divider/counter_reg[1]/CK
     (Sync)U_clock_divider/counter_reg[0]/CK
     (Sync)U_clock_divider/odd_toggle_reg/CK
     (Sync)U_clock_divider/divided_clk_reg/CK
    *DEPTH 4: multiplexed_UART_clk__L1_I0(A->Y)
     *DEPTH 5: multiplexed_UART_clk__L2_I0(A->Y)
      *DEPTH 6: multiplexed_UART_clk__L3_I0(A->Y)
       *DEPTH 7: multiplexed_UART_clk__L4_I0(A->Y)
        *DEPTH 8: multiplexed_UART_clk__L5_I0(A->Y)
         *DEPTH 9: multiplexed_UART_clk__L6_I0(A->Y)
          *DEPTH 10: multiplexed_UART_clk__L7_I0(A->Y)
           *DEPTH 11: multiplexed_UART_clk__L8_I0(A->Y)
            *DEPTH 12: multiplexed_UART_clk__L9_I0(A->Y)
             (Sync)U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/CK
             (Sync)U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/CK
             (Sync)U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/CK
             (Sync)U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/CK
             (Sync)U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/CK
             (Sync)U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/CK
             (Sync)U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/CK
             (Sync)U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/CK
             (Sync)U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]/CK
             (Sync)U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/CK
             (Sync)U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]/CK
             (Sync)U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]/CK
             (Sync)U_UART_reset_synchronizer/Q_reg[1]/CK
             (Sync)U_UART_reset_synchronizer/Q_reg[0]/CK
            *DEPTH 12: multiplexed_UART_clk__L9_I1(A->Y)
             (Sync)U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/CK
             (Sync)U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/CK
             (Sync)U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK
             (Sync)U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK
             (Sync)U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/CK
             (Sync)U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/CK
             (Sync)U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/CK
             (Sync)U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/CK
             (Sync)U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/CK
             (Sync)U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/CK
             (Sync)U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/CK
             (Sync)U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/CK
             (Sync)U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/CK
             (Sync)U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/CK
             (Sync)U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]/CK
  *DEPTH 2: scan_clk__L2_I1(A->Y)
   *DEPTH 3: scan_clk__L3_I0(A->Y)
    *DEPTH 4: scan_clk__L4_I0(A->Y)
     *DEPTH 5: U_UART_transmitter_clock_multiplexer/U1(B->Y)
      *DEPTH 6: multiplexed_UART_transmitter_clk__L1_I0(A->Y)
       (Sync)U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK
       (Sync)U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK
       (Sync)U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/CK
       (Sync)U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]/CK
       (Sync)U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]/CK
       (Sync)U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]/CK
       (Sync)U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]/CK
       (Sync)U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]/CK
       (Sync)U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/CK
       (Sync)U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]/CK
       (Sync)U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK
       (Sync)U_UART_transmitter_data_synchronizer/synchronous_data_valid_reg/CK
       (Sync)U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg/CK
       (Sync)U_UART/U_UART_transmitter/U_serializer/serial_data_reg/CK
       (Sync)U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/CK
       (Sync)U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[2]/CK
       (Sync)U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK
       (Sync)U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/CK
       (Sync)U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[2]/CK
       (Sync)U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/CK
       (Sync)U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]/CK
     *DEPTH 5: U_reference_clock_multiplexer/U1(B->Y)
      *DEPTH 6: multiplexed_reference_clk__L1_I0(A->Y)
       *DEPTH 7: U_clock_gating_cell/U_ICG_cell(CK->ECK)
        *DEPTH 8: ALU_clk__L1_I0(A->Y)
         (Sync)U_ALU/ALU_result_valid_reg/CK
         (Sync)U_ALU/ALU_result_reg[0]/CK
         (Sync)U_ALU/ALU_result_reg[1]/CK
         (Sync)U_ALU/ALU_result_reg[2]/CK
         (Sync)U_ALU/ALU_result_reg[3]/CK
         (Sync)U_ALU/ALU_result_reg[4]/CK
         (Sync)U_ALU/ALU_result_reg[5]/CK
         (Sync)U_ALU/ALU_result_reg[6]/CK
         (Sync)U_ALU/ALU_result_reg[7]/CK
         (Sync)U_ALU/ALU_result_reg[8]/CK
         (Sync)U_ALU/ALU_result_reg[9]/CK
         (Sync)U_ALU/ALU_result_reg[10]/CK
         (Sync)U_ALU/ALU_result_reg[11]/CK
         (Sync)U_ALU/ALU_result_reg[12]/CK
         (Sync)U_ALU/ALU_result_reg[13]/CK
         (Sync)U_ALU/ALU_result_reg[14]/CK
         (Sync)U_ALU/ALU_result_reg[15]/CK
       *DEPTH 7: multiplexed_reference_clk__L2_I0(A->Y)
        *DEPTH 8: multiplexed_reference_clk__L3_I0(A->Y)
         (Sync)U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK
         (Sync)U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK
         (Sync)U_UART_receiver_data_synchronizer/Q_pulse_generator_reg/CK
         (Sync)U_UART_receiver_data_synchronizer/synchronous_data_reg[0]/CK
         (Sync)U_UART_receiver_data_synchronizer/synchronous_data_reg[1]/CK
         (Sync)U_UART_receiver_data_synchronizer/synchronous_data_reg[2]/CK
         (Sync)U_UART_receiver_data_synchronizer/synchronous_data_reg[3]/CK
         (Sync)U_UART_receiver_data_synchronizer/synchronous_data_reg[4]/CK
         (Sync)U_UART_receiver_data_synchronizer/synchronous_data_reg[5]/CK
         (Sync)U_UART_receiver_data_synchronizer/synchronous_data_reg[6]/CK
         (Sync)U_UART_receiver_data_synchronizer/synchronous_data_reg[7]/CK
         (Sync)U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK
         (Sync)U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK
         (Sync)U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/CK
         (Sync)U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK
         (Sync)U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK
         (Sync)U_register_file/memory_reg[2][0]/CK
         (Sync)U_register_file/read_data_reg[3]/CK
         (Sync)U_register_file/read_data_reg[6]/CK
         (Sync)U_register_file/read_data_reg[7]/CK
         (Sync)U_register_file/memory_reg[3][0]/CK
         (Sync)U_register_file/memory_reg[3][1]/CK
         (Sync)U_register_file/memory_reg[3][2]/CK
         (Sync)U_register_file/memory_reg[3][5]/CK
         (Sync)U_register_file/memory_reg[3][6]/CK
         (Sync)U_register_file/memory_reg[3][7]/CK
         (Sync)U_register_file/memory_reg[2][1]/CK
         (Sync)U_register_file/memory_reg[2][2]/CK
         (Sync)U_register_file/memory_reg[2][3]/CK
         (Sync)U_register_file/memory_reg[2][4]/CK
         (Sync)U_register_file/memory_reg[2][5]/CK
         (Sync)U_register_file/memory_reg[2][6]/CK
         (Sync)U_register_file/memory_reg[2][7]/CK
         (Sync)U_system_controller/U_UART_receiver_controller/counter_reg[0]/CK
         (Sync)U_system_controller/U_UART_receiver_controller/counter_reg[1]/CK
         (Sync)U_system_controller/U_UART_receiver_controller/current_state_reg[1]/CK
         (Sync)U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK
         (Sync)U_system_controller/U_UART_receiver_controller/current_state_reg[0]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[15]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[1]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/UART_receiver_controller_enable_reg/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[14]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[13]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[12]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[11]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[10]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[9]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[7]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[5]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[4]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[3]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[2]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[8]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[6]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/message_reg[0]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[0]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/current_state_reg[0]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/current_state_reg[1]/CK
         (Sync)U_system_controller/U_UART_transmitter_controller/current_state_reg[2]/CK
         (Sync)U_reference_reset_synchronizer/Q_reg[1]/CK
         (Sync)U_reference_reset_synchronizer/Q_reg[0]/CK
        *DEPTH 8: multiplexed_reference_clk__L3_I1(A->Y)
         (Sync)U_register_file/memory_reg[6][5]/CK
         (Sync)U_register_file/memory_reg[7][3]/CK
         (Sync)U_register_file/memory_reg[7][6]/CK
         (Sync)U_register_file/memory_reg[5][4]/CK
         (Sync)U_register_file/memory_reg[7][0]/CK
         (Sync)U_register_file/memory_reg[6][4]/CK
         (Sync)U_register_file/memory_reg[5][5]/CK
         (Sync)U_register_file/memory_reg[7][5]/CK
         (Sync)U_register_file/memory_reg[7][4]/CK
         (Sync)U_register_file/memory_reg[6][6]/CK
         (Sync)U_register_file/memory_reg[6][3]/CK
         (Sync)U_register_file/memory_reg[5][6]/CK
         (Sync)U_register_file/memory_reg[6][7]/CK
         (Sync)U_register_file/memory_reg[6][1]/CK
         (Sync)U_register_file/memory_reg[5][3]/CK
         (Sync)U_register_file/memory_reg[5][7]/CK
         (Sync)U_register_file/memory_reg[6][0]/CK
         (Sync)U_register_file/memory_reg[4][5]/CK
         (Sync)U_register_file/memory_reg[5][2]/CK
         (Sync)U_register_file/memory_reg[6][2]/CK
         (Sync)U_register_file/memory_reg[4][6]/CK
         (Sync)U_register_file/memory_reg[4][7]/CK
         (Sync)U_register_file/memory_reg[5][1]/CK
         (Sync)U_register_file/memory_reg[4][4]/CK
         (Sync)U_register_file/memory_reg[5][0]/CK
         (Sync)U_register_file/memory_reg[4][3]/CK
         (Sync)U_register_file/memory_reg[4][2]/CK
         (Sync)U_register_file/memory_reg[4][0]/CK
         (Sync)U_register_file/memory_reg[4][1]/CK
         (Sync)U_register_file/memory_reg[3][4]/CK
         (Sync)U_register_file/memory_reg[3][3]/CK
         (Sync)U_register_file/memory_reg[7][2]/CK
         (Sync)U_register_file/memory_reg[7][1]/CK
         (Sync)U_register_file/read_data_reg[5]/CK
         (Sync)U_register_file/memory_reg[14][7]/CK
         (Sync)U_register_file/read_data_reg[2]/CK
         (Sync)U_register_file/memory_reg[15][0]/CK
         (Sync)U_register_file/memory_reg[15][4]/CK
         (Sync)U_register_file/memory_reg[15][6]/CK
         (Sync)U_register_file/memory_reg[15][7]/CK
         (Sync)U_register_file/memory_reg[15][5]/CK
         (Sync)U_register_file/read_data_reg[0]/CK
         (Sync)U_register_file/memory_reg[0][0]/CK
         (Sync)U_register_file/read_data_reg[1]/CK
         (Sync)U_register_file/read_data_reg[4]/CK
         (Sync)U_register_file/memory_reg[15][2]/CK
         (Sync)U_register_file/memory_reg[15][1]/CK
         (Sync)U_register_file/memory_reg[15][3]/CK
         (Sync)U_register_file/memory_reg[1][0]/CK
         (Sync)U_register_file/memory_reg[1][7]/CK
         (Sync)U_register_file/memory_reg[0][7]/CK
         (Sync)U_register_file/memory_reg[1][6]/CK
         (Sync)U_register_file/read_data_valid_reg/CK
         (Sync)U_register_file/memory_reg[0][5]/CK
         (Sync)U_register_file/memory_reg[1][1]/CK
         (Sync)U_register_file/memory_reg[0][1]/CK
         (Sync)U_register_file/memory_reg[0][6]/CK
         (Sync)U_register_file/memory_reg[1][2]/CK
         (Sync)U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/CK
         (Sync)U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/CK
         (Sync)U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/CK
         (Sync)U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/CK
        *DEPTH 8: multiplexed_reference_clk__L3_I2(A->Y)
         (Sync)U_register_file/memory_reg[9][5]/CK
         (Sync)U_register_file/memory_reg[8][5]/CK
         (Sync)U_register_file/memory_reg[11][5]/CK
         (Sync)U_register_file/memory_reg[8][4]/CK
         (Sync)U_register_file/memory_reg[11][4]/CK
         (Sync)U_register_file/memory_reg[9][3]/CK
         (Sync)U_register_file/memory_reg[9][4]/CK
         (Sync)U_register_file/memory_reg[10][5]/CK
         (Sync)U_register_file/memory_reg[8][6]/CK
         (Sync)U_register_file/memory_reg[10][6]/CK
         (Sync)U_register_file/memory_reg[8][3]/CK
         (Sync)U_register_file/memory_reg[9][6]/CK
         (Sync)U_register_file/memory_reg[10][4]/CK
         (Sync)U_register_file/memory_reg[10][7]/CK
         (Sync)U_register_file/memory_reg[9][2]/CK
         (Sync)U_register_file/memory_reg[11][3]/CK
         (Sync)U_register_file/memory_reg[8][7]/CK
         (Sync)U_register_file/memory_reg[8][2]/CK
         (Sync)U_register_file/memory_reg[9][0]/CK
         (Sync)U_register_file/memory_reg[9][7]/CK
         (Sync)U_register_file/memory_reg[11][0]/CK
         (Sync)U_register_file/memory_reg[9][1]/CK
         (Sync)U_register_file/memory_reg[10][0]/CK
         (Sync)U_register_file/memory_reg[11][2]/CK
         (Sync)U_register_file/memory_reg[8][1]/CK
         (Sync)U_register_file/memory_reg[10][3]/CK
         (Sync)U_register_file/memory_reg[11][1]/CK
         (Sync)U_register_file/memory_reg[8][0]/CK
         (Sync)U_register_file/memory_reg[10][2]/CK
         (Sync)U_register_file/memory_reg[10][1]/CK
         (Sync)U_register_file/memory_reg[7][7]/CK
         (Sync)U_register_file/memory_reg[11][7]/CK
         (Sync)U_register_file/memory_reg[11][6]/CK
         (Sync)U_register_file/memory_reg[12][0]/CK
         (Sync)U_register_file/memory_reg[12][1]/CK
         (Sync)U_register_file/memory_reg[13][1]/CK
         (Sync)U_register_file/memory_reg[12][2]/CK
         (Sync)U_register_file/memory_reg[14][0]/CK
         (Sync)U_register_file/memory_reg[13][0]/CK
         (Sync)U_register_file/memory_reg[14][1]/CK
         (Sync)U_register_file/memory_reg[12][7]/CK
         (Sync)U_register_file/memory_reg[13][7]/CK
         (Sync)U_register_file/memory_reg[12][5]/CK
         (Sync)U_register_file/memory_reg[14][3]/CK
         (Sync)U_register_file/memory_reg[12][4]/CK
         (Sync)U_register_file/memory_reg[12][3]/CK
         (Sync)U_register_file/memory_reg[13][2]/CK
         (Sync)U_register_file/memory_reg[12][6]/CK
         (Sync)U_register_file/memory_reg[14][2]/CK
         (Sync)U_register_file/memory_reg[14][4]/CK
         (Sync)U_register_file/memory_reg[14][6]/CK
         (Sync)U_register_file/memory_reg[14][5]/CK
         (Sync)U_register_file/memory_reg[13][3]/CK
         (Sync)U_register_file/memory_reg[13][4]/CK
         (Sync)U_register_file/memory_reg[13][5]/CK
         (Sync)U_register_file/memory_reg[13][6]/CK
         (Sync)U_register_file/memory_reg[1][5]/CK
         (Sync)U_register_file/memory_reg[0][3]/CK
         (Sync)U_register_file/memory_reg[1][4]/CK
         (Sync)U_register_file/memory_reg[0][4]/CK
         (Sync)U_register_file/memory_reg[0][2]/CK
         (Sync)U_register_file/memory_reg[1][3]/CK
