library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity counter is
port(clk,reset,enable : in std_logic;
		cnt : out std_logic_vector(3 downto 0)

);
end entity;

architecture behaviour of counter is
begin

process(clk)
variable temp :std_logic_vector(3 downto 0);
begin
	if(clk'event and clk = '1') then
		if(reset= '1') then
			temp :="0000";
		elsif (enable = '1') then
			temp := temp + 1 ;
		end if;
	end if;
	
	cnt <= temp;
end process;

end architecture;
