// Seed: 3886081655
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input supply1 id_3
);
  bit id_5, id_6;
  always id_5 <= 1;
  module_2 modCall_1 (
      id_3,
      id_0
  );
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output wor   id_3,
    id_6,
    input  uwire id_4
);
  assign id_0 = id_2;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1
);
endmodule
