

================================================================
== Vivado HLS Report for 'Blowfish_Decrypt'
================================================================
* Date:           Fri Dec 13 14:33:46 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.420 us | 0.420 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_feistel_fu_489  |feistel  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DECRYPT_FEISTEL  |       33|       33|         4|          2|          1|    16|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    254|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|    114|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    334|    -|
|Register         |        -|      -|     282|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     284|    702|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+---+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF| LUT | URAM|
    +--------------------+---------+---------+-------+---+-----+-----+
    |grp_feistel_fu_489  |feistel  |        0|      0|  2|  114|    0|
    +--------------------+---------+---------+-------+---+-----+-----+
    |Total               |         |        0|      0|  2|  114|    0|
    +--------------------+---------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_543_p2            |     +    |      0|  0|  15|           5|           2|
    |ap_condition_399       |    and   |      0|  0|   2|           1|           1|
    |ap_condition_620       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln96_fu_530_p2    |   icmp   |      0|  0|   9|           4|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    |grp_feistel_fu_489_x   |    xor   |      0|  0|  32|          32|          32|
    |left_fu_609_p2         |    xor   |      0|  0|  32|          32|          32|
    |right_8_fu_575_p2      |    xor   |      0|  0|  32|          32|          32|
    |right_fu_549_p2        |    xor   |      0|  0|  32|          32|          32|
    |xor_ln102_1_fu_580_p2  |    xor   |      0|  0|  16|          16|          16|
    |xor_ln102_2_fu_586_p2  |    xor   |      0|  0|  24|          24|          24|
    |xor_ln103_1_fu_614_p2  |    xor   |      0|  0|  16|          16|          16|
    |xor_ln103_2_fu_620_p2  |    xor   |      0|  0|  24|          24|          24|
    |xor_ln244_fu_698_p2    |    xor   |      0|  0|   8|           8|           8|
    |xor_ln248_fu_688_p2    |    xor   |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 254|         236|         231|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_444_p4           |   9|          2|    5|         10|
    |ap_phi_mux_right_7_phi_fu_433_p4       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_phi_ln97_reg_452  |  65|         16|   32|        512|
    |ciphertext_address0                    |  27|          5|    3|         15|
    |ciphertext_address1                    |  27|          5|    3|         15|
    |decryptedtext_address0                 |  27|          5|    3|         15|
    |decryptedtext_address1                 |  27|          5|    3|         15|
    |decryptedtext_d0                       |  27|          5|    8|         40|
    |decryptedtext_d1                       |  27|          5|    8|         40|
    |i_0_reg_440                            |   9|          2|    5|         10|
    |left_9_reg_420                         |   9|          2|   32|         64|
    |right_7_reg_430                        |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 334|         70|  168|        878|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_phi_ln97_reg_452  |  32|   0|   32|          0|
    |ciphertext_load_1_reg_719              |   8|   0|    8|          0|
    |ciphertext_load_2_reg_734              |   8|   0|    8|          0|
    |ciphertext_load_3_reg_739              |   8|   0|    8|          0|
    |ciphertext_load_4_reg_754              |   8|   0|    8|          0|
    |ciphertext_load_5_reg_759              |   8|   0|    8|          0|
    |ciphertext_load_reg_714                |   8|   0|    8|          0|
    |grp_feistel_fu_489_ap_start_reg        |   1|   0|    1|          0|
    |i_0_reg_440                            |   5|   0|    5|          0|
    |i_reg_890                              |   5|   0|    5|          0|
    |icmp_ln96_reg_880                      |   1|   0|    1|          0|
    |icmp_ln96_reg_880_pp0_iter1_reg        |   1|   0|    1|          0|
    |left_12_reg_884                        |  32|   0|   32|          0|
    |left_9_reg_420                         |  32|   0|   32|          0|
    |right_7_reg_430                        |  32|   0|   32|          0|
    |tmp_11_reg_895                         |  32|   0|   32|          0|
    |trunc_ln103_reg_905                    |   8|   0|    8|          0|
    |trunc_ln10_reg_925                     |   8|   0|    8|          0|
    |trunc_ln7_reg_910                      |   8|   0|    8|          0|
    |trunc_ln8_reg_915                      |   8|   0|    8|          0|
    |trunc_ln9_reg_920                      |   8|   0|    8|          0|
    |xor_ln248_reg_930                      |   8|   0|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 282|   0|  282|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Blowfish_Decrypt | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Blowfish_Decrypt | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Blowfish_Decrypt | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Blowfish_Decrypt | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Blowfish_Decrypt | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Blowfish_Decrypt | return value |
|ciphertext_address0     | out |    3|  ap_memory |    ciphertext    |     array    |
|ciphertext_ce0          | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_q0           |  in |    8|  ap_memory |    ciphertext    |     array    |
|ciphertext_address1     | out |    3|  ap_memory |    ciphertext    |     array    |
|ciphertext_ce1          | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_q1           |  in |    8|  ap_memory |    ciphertext    |     array    |
|decryptedtext_address0  | out |    3|  ap_memory |   decryptedtext  |     array    |
|decryptedtext_ce0       | out |    1|  ap_memory |   decryptedtext  |     array    |
|decryptedtext_we0       | out |    1|  ap_memory |   decryptedtext  |     array    |
|decryptedtext_d0        | out |    8|  ap_memory |   decryptedtext  |     array    |
|decryptedtext_address1  | out |    3|  ap_memory |   decryptedtext  |     array    |
|decryptedtext_ce1       | out |    1|  ap_memory |   decryptedtext  |     array    |
|decryptedtext_we1       | out |    1|  ap_memory |   decryptedtext  |     array    |
|decryptedtext_d1        | out |    8|  ap_memory |   decryptedtext  |     array    |
|P_0_read                |  in |   32|   ap_none  |     P_0_read     |    scalar    |
|P_1_read                |  in |   32|   ap_none  |     P_1_read     |    scalar    |
|P_2_read                |  in |   32|   ap_none  |     P_2_read     |    scalar    |
|P_3_read                |  in |   32|   ap_none  |     P_3_read     |    scalar    |
|P_4_read                |  in |   32|   ap_none  |     P_4_read     |    scalar    |
|P_5_read                |  in |   32|   ap_none  |     P_5_read     |    scalar    |
|P_6_read                |  in |   32|   ap_none  |     P_6_read     |    scalar    |
|P_7_read                |  in |   32|   ap_none  |     P_7_read     |    scalar    |
|P_8_read                |  in |   32|   ap_none  |     P_8_read     |    scalar    |
|P_9_read                |  in |   32|   ap_none  |     P_9_read     |    scalar    |
|P_10_read               |  in |   32|   ap_none  |     P_10_read    |    scalar    |
|P_11_read               |  in |   32|   ap_none  |     P_11_read    |    scalar    |
|P_12_read               |  in |   32|   ap_none  |     P_12_read    |    scalar    |
|P_13_read               |  in |   32|   ap_none  |     P_13_read    |    scalar    |
|P_14_read               |  in |   32|   ap_none  |     P_14_read    |    scalar    |
|P_15_read               |  in |   32|   ap_none  |     P_15_read    |    scalar    |
|P_16_read               |  in |   32|   ap_none  |     P_16_read    |    scalar    |
|P_17_read               |  in |   32|   ap_none  |     P_17_read    |    scalar    |
|S_0_address0            | out |    8|  ap_memory |        S_0       |     array    |
|S_0_ce0                 | out |    1|  ap_memory |        S_0       |     array    |
|S_0_q0                  |  in |   32|  ap_memory |        S_0       |     array    |
|S_1_address0            | out |    8|  ap_memory |        S_1       |     array    |
|S_1_ce0                 | out |    1|  ap_memory |        S_1       |     array    |
|S_1_q0                  |  in |   32|  ap_memory |        S_1       |     array    |
|S_2_address0            | out |    8|  ap_memory |        S_2       |     array    |
|S_2_ce0                 | out |    1|  ap_memory |        S_2       |     array    |
|S_2_q0                  |  in |   32|  ap_memory |        S_2       |     array    |
|S_3_address0            | out |    8|  ap_memory |        S_3       |     array    |
|S_3_ce0                 | out |    1|  ap_memory |        S_3       |     array    |
|S_3_q0                  |  in |   32|  ap_memory |        S_3       |     array    |
+------------------------+-----+-----+------------+------------------+--------------+

