[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3e = C:/Actel/Libero_v8.5/Designer/lib/modelsim/precompiled/vhdl/proasic3e





postsynth = postsynth
presynth = presynth
















postlayout = ../designer/impl3/simulation/postlayout

















































syncad_vhdl_lib = C:\Actel\Libero_v8.5\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
