============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 27 2023  01:03:40 am
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      51                  
       Uncertainty:-      70                  
     Required Time:=    1029                  
      Launch Clock:-     170                  
         Data Path:-     858                  
             Slack:=       0                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     64     526    32      1  1.1  HADDX1_RVT  rptr_empty/g3388__1705/C1 
    104     629    51      3  2.0  MUX21X1_RVT rptr_empty/g3379__5526/Y  
     37     666    35      3  1.6  INVX1_RVT   rptr_empty/g3376/Y        
     92     758    41      3  1.8  MUX21X2_RVT rptr_empty/g3645/Y        
     74     832    30      1  0.5  OA22X1_RVT  rptr_empty/g3582__8246/Y  
     65     898    33      1  0.5  OA221X1_RVT rptr_empty/g3580__5122/Y  
     66     964    28      1  0.5  AND3X1_RVT  rptr_empty/g3638/Y        
     64    1028    27      1  0.5  AND3X1_RVT  rptr_empty/g3568__5107/Y  
      0    1028     -      1    -  DFFASX1_RVT rptr_empty/rempty_reg/D   
#------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      55                  
       Uncertainty:-      70                  
     Required Time:=    1095                  
      Launch Clock:-     170                  
         Data Path:-     924                  
             Slack:=       1                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT   wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT   wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT   wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y  
     84     637    32      1  1.0  AND3X1_RVT  wptr_full/g3175__3680/Y  
    123     760    43      2  1.3  XNOR2X1_RVT wptr_full/g3214__6260/Y  
     34     794    37      4  2.3  INVX1_RVT   wptr_full/g3161/Y        
     64     858    31      2  1.5  AO22X1_RVT  wptr_full/g3142__1666/Y  
     99     957    26      1  0.6  HADDX1_RVT  wptr_full/g3235__2883/SO 
     58    1014    67      1  0.7  NAND4X0_RVT wptr_full/g3121__2802/Y  
     80    1094    20      1  0.5  NOR2X0_RVT  wptr_full/g3118__6783/Y  
      0    1094     -      1    -  DFFARX2_RVT wptr_full/wfull_reg/D    
#-----------------------------------------------------------------------



Path 3: MET (50 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
      Output Delay:-    -820                  
       Uncertainty:-      70                  
     Required Time:=    1900                  
      Launch Clock:-     170                  
         Data Path:-    1680                  
             Slack:=      50                  

Exceptions/Constraints:
  output_delay             -820            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     170   170     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2    1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     81     459    61      1   21.8  NBUFFX4_RVT fopt/Y                    
   1391    1850   888      1 1433.7  D8I1025_NS  io_t_rempty/PADIO         
      0    1850     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: MET (83 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     525            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=     695          195     
                                              
             Setup:-      89                  
       Uncertainty:-      70                  
     Required Time:=     536                  
      Launch Clock:-     195                  
       Input Delay:-    -140                  
         Data Path:-     398                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay             -140            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      55    25      1 2505.9  (arrival)   wdata_in[2]           
    398     454   179      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     454     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: MET (83 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     525            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=     695          195     
                                              
             Setup:-      89                  
       Uncertainty:-      70                  
     Required Time:=     536                  
      Launch Clock:-     195                  
       Input Delay:-    -140                  
         Data Path:-     398                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay             -140            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      55    25      1 2505.9  (arrival)   wdata_in[3]           
    398     454   179      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     454     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: MET (83 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     525            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=     695          195     
                                              
             Setup:-      89                  
       Uncertainty:-      70                  
     Required Time:=     536                  
      Launch Clock:-     195                  
       Input Delay:-    -140                  
         Data Path:-     398                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay             -140            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      55    25      1 2505.9  (arrival)   wdata_in[7]           
    398     454   179      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     454     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (83 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     525            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=     695          195     
                                              
             Setup:-      89                  
       Uncertainty:-      70                  
     Required Time:=     536                  
      Launch Clock:-     195                  
       Input Delay:-    -140                  
         Data Path:-     398                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay             -140            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      55    25      1 2505.9  (arrival)   wdata_in[5]           
    398     454   179      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     454     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (83 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     525            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=     695          195     
                                              
             Setup:-      89                  
       Uncertainty:-      70                  
     Required Time:=     536                  
      Launch Clock:-     195                  
       Input Delay:-    -140                  
         Data Path:-     398                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay             -140            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      55    25      1 2505.9  (arrival)   wdata_in[1]           
    398     454   179      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     454     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (83 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     525            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=     695          195     
                                              
             Setup:-      89                  
       Uncertainty:-      70                  
     Required Time:=     536                  
      Launch Clock:-     195                  
       Input Delay:-    -140                  
         Data Path:-     398                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay             -140            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      55    25      1 2505.9  (arrival)   wdata_in[6]           
    398     454   179      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     454     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (83 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     525            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=     695          195     
                                              
             Setup:-      89                  
       Uncertainty:-      70                  
     Required Time:=     536                  
      Launch Clock:-     195                  
       Input Delay:-    -140                  
         Data Path:-     398                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay             -140            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      55    25      1 2505.9  (arrival)   wdata_in[0]           
    398     454   179      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     454     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (83 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     525            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=     695          195     
                                              
             Setup:-      89                  
       Uncertainty:-      70                  
     Required Time:=     536                  
      Launch Clock:-     195                  
       Input Delay:-    -140                  
         Data Path:-     398                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay             -140            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      55    25      1 2505.9  (arrival)   wdata_in[4]           
    398     454   179      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     454     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (103 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     126                  
       Uncertainty:-      70                  
     Required Time:=     954                  
      Launch Clock:-     170                  
         Data Path:-     681                  
             Slack:=     103                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     71     586    84      2  1.3  NAND4X0_RVT  rptr_empty/g3390__5122/Y  
     39     626    44      2  1.0  INVX1_RVT    rptr_empty/g3387/Y        
     71     697    41      2  2.9  AND2X1_RVT   rptr_empty/g3382__3680/Y  
    118     814    44      4  2.3  HADDX1_RVT   rptr_empty/g3422__2398/SO 
     36     851    34      3  1.9  INVX1_RVT    rptr_empty/g3355/Y        
      0     851     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI 
#-------------------------------------------------------------------------



Path 13: MET (103 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     126                  
       Uncertainty:-      70                  
     Required Time:=     954                  
      Launch Clock:-     170                  
         Data Path:-     681                  
             Slack:=     103                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     71     586    84      2  1.3  NAND4X0_RVT  rptr_empty/g3390__5122/Y  
     39     626    44      2  1.0  INVX1_RVT    rptr_empty/g3387/Y        
     71     697    41      2  2.9  AND2X1_RVT   rptr_empty/g3382__3680/Y  
    118     814    44      4  2.3  HADDX1_RVT   rptr_empty/g3422__2398/SO 
     36     851    34      3  1.9  INVX1_RVT    rptr_empty/g3355/Y        
      0     851     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI 
#-------------------------------------------------------------------------



Path 14: MET (138 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
      Output Delay:-    -770                  
       Uncertainty:-      70                  
     Required Time:=    1920                  
      Launch Clock:-     170                  
         Data Path:-    1612                  
             Slack:=     138                  

Exceptions/Constraints:
  output_delay             -770            ou_del_18_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     170   170     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    185     355    62      1    5.4  DFFARX2_RVT wptr_full/wfull_reg/QN  
     40     396    47      2   22.5  INVX8_RVT   wptr_full/g3154/Y       
   1386    1782   890      1 1433.7  D8I1025_NS  io_t_wfull/PADIO        
      0    1782     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (166 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     100                  
       Uncertainty:-      70                  
     Required Time:=     980                  
      Launch Clock:-     170                  
         Data Path:-     644                  
             Slack:=     166                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     71     586    84      2  1.3  NAND4X0_RVT  rptr_empty/g3390__5122/Y  
     39     626    44      2  1.0  INVX1_RVT    rptr_empty/g3387/Y        
     71     697    41      2  2.9  AND2X1_RVT   rptr_empty/g3382__3680/Y  
    118     814    44      4  2.3  HADDX1_RVT   rptr_empty/g3422__2398/SO 
      0     814     -      4    -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D  
#-------------------------------------------------------------------------



Path 16: MET (166 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     100                  
       Uncertainty:-      70                  
     Required Time:=     980                  
      Launch Clock:-     170                  
         Data Path:-     644                  
             Slack:=     166                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     71     586    84      2  1.3  NAND4X0_RVT  rptr_empty/g3390__5122/Y  
     39     626    44      2  1.0  INVX1_RVT    rptr_empty/g3387/Y        
     71     697    41      2  2.9  AND2X1_RVT   rptr_empty/g3382__3680/Y  
    118     814    44      4  2.3  HADDX1_RVT   rptr_empty/g3422__2398/SO 
      0     814     -      4    -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D  
#-------------------------------------------------------------------------



Path 17: MET (193 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     126                  
       Uncertainty:-      70                  
     Required Time:=    1024                  
      Launch Clock:-     170                  
         Data Path:-     661                  
             Slack:=     193                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    185     355    62      1  5.4  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     40     396    47      2 22.5  INVX8_RVT    wptr_full/g3154/Y        
     63     459    32      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     27     486    24      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     73     559    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y  
    102     661   112      2  2.2  NAND4X0_RVT  wptr_full/g3177__2802/Y  
    135     796    62      5  3.6  XNOR2X1_RVT  wptr_full/g3212__5107/Y  
     35     831    36      2  1.0  INVX1_RVT    wptr_full/g3148/Y        
      0     831     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#------------------------------------------------------------------------



Path 18: MET (193 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     126                  
       Uncertainty:-      70                  
     Required Time:=    1024                  
      Launch Clock:-     170                  
         Data Path:-     661                  
             Slack:=     193                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    185     355    62      1  5.4  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     40     396    47      2 22.5  INVX8_RVT    wptr_full/g3154/Y        
     63     459    32      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     27     486    24      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     73     559    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y  
    102     661   112      2  2.2  NAND4X0_RVT  wptr_full/g3177__2802/Y  
    135     796    62      5  3.6  XNOR2X1_RVT  wptr_full/g3212__5107/Y  
     35     831    36      2  1.0  INVX1_RVT    wptr_full/g3148/Y        
      0     831     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#------------------------------------------------------------------------



Path 19: MET (198 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      57                  
       Uncertainty:-      70                  
     Required Time:=    1023                  
      Launch Clock:-     170                  
         Data Path:-     656                  
             Slack:=     198                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT rptr_empty/g3400/Y        
     95     610    41      1  1.2  AND4X1_RVT  rptr_empty/g3393__7098/Y  
    107     718    50      5  3.6  MUX21X2_RVT rptr_empty/g3637/Y        
     32     750    32      2  1.1  INVX1_RVT   rptr_empty/g3373/Y        
     76     826    41      3  1.8  AO22X1_RVT  rptr_empty/g3356__7410/Y  
      0     826     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D  
#------------------------------------------------------------------------



Path 20: MET (199 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      57                  
       Uncertainty:-      70                  
     Required Time:=    1023                  
      Launch Clock:-     170                  
         Data Path:-     655                  
             Slack:=     199                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT rptr_empty/g3400/Y        
     80     596    89      1  1.4  NAND4X0_RVT rptr_empty/g3392__8246/Y  
    124     720    42      5  3.6  XNOR2X2_RVT rptr_empty/g3362__5107/Y  
     30     750    28      2  1.1  INVX1_RVT   rptr_empty/g3360/Y        
     75     825    41      3  1.8  AO22X1_RVT  rptr_empty/g3351__1666/Y  
      0     825     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D  
#------------------------------------------------------------------------



Path 21: MET (204 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     131                  
       Uncertainty:-      70                  
     Required Time:=    1019                  
      Launch Clock:-     170                  
         Data Path:-     644                  
             Slack:=     204                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK 
    185     355    62      1  5.4  DFFARX2_RVT  wptr_full/wfull_reg/QN  
     40     396    47      2 22.5  INVX8_RVT    wptr_full/g3154/Y       
     63     459    32      2  1.9  OR2X1_RVT    wptr_full/g3243/Y       
     27     486    24      5  2.4  INVX2_RVT    wptr_full/g3194/Y       
     73     559    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y 
    102     661   112      2  2.2  NAND4X0_RVT  wptr_full/g3177__2802/Y 
    154     814    62      5  3.6  XNOR2X1_RVT  wptr_full/g3212__5107/Y 
      0     814     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D 
#-----------------------------------------------------------------------



Path 22: MET (204 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     131                  
       Uncertainty:-      70                  
     Required Time:=    1019                  
      Launch Clock:-     170                  
         Data Path:-     644                  
             Slack:=     204                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK 
    185     355    62      1  5.4  DFFARX2_RVT  wptr_full/wfull_reg/QN  
     40     396    47      2 22.5  INVX8_RVT    wptr_full/g3154/Y       
     63     459    32      2  1.9  OR2X1_RVT    wptr_full/g3243/Y       
     27     486    24      5  2.4  INVX2_RVT    wptr_full/g3194/Y       
     73     559    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y 
    102     661   112      2  2.2  NAND4X0_RVT  wptr_full/g3177__2802/Y 
    154     814    62      5  3.6  XNOR2X1_RVT  wptr_full/g3212__5107/Y 
      0     814     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-----------------------------------------------------------------------



Path 23: MET (205 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     125                  
       Uncertainty:-      70                  
     Required Time:=     955                  
      Launch Clock:-     170                  
         Data Path:-     580                  
             Slack:=     205                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     95     610    41      1  1.2  AND4X1_RVT   rptr_empty/g3393__7098/Y  
    107     718    50      5  3.6  MUX21X2_RVT  rptr_empty/g3637/Y        
     32     750    32      2  1.1  INVX1_RVT    rptr_empty/g3373/Y        
      0     750     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI 
#-------------------------------------------------------------------------



Path 24: MET (206 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     124                  
       Uncertainty:-      70                  
     Required Time:=     956                  
      Launch Clock:-     170                  
         Data Path:-     580                  
             Slack:=     206                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     80     596    89      1  1.4  NAND4X0_RVT  rptr_empty/g3392__8246/Y  
    124     720    42      5  3.6  XNOR2X2_RVT  rptr_empty/g3362__5107/Y  
     30     750    28      2  1.1  INVX1_RVT    rptr_empty/g3360/Y        
      0     750     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#-------------------------------------------------------------------------



Path 25: MET (210 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     126                  
       Uncertainty:-      70                  
     Required Time:=     954                  
      Launch Clock:-     170                  
         Data Path:-     574                  
             Slack:=     210                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     71     586    84      2  1.3  NAND4X0_RVT  rptr_empty/g3390__5122/Y  
    110     696    48      2  1.3  MUX21X1_RVT  rptr_empty/g3414__5477/Y  
     48     744    46      4  3.4  INVX1_RVT    rptr_empty/g3363/Y        
      0     744     -      4    -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE 
#-------------------------------------------------------------------------



Path 26: MET (222 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
      Output Delay:-    -970                  
       Uncertainty:-      70                  
     Required Time:=    2050                  
      Launch Clock:-     170                  
         Data Path:-    1658                  
             Slack:=     222                  

Exceptions/Constraints:
  output_delay             -970            ou_del_16_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     170   170     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    178     348    52      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     88     436    62      1   21.8  NBUFFX4_RVT    fifomem/g204/Y             
   1391    1828   888      1 1433.7  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    1828     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: MET (222 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
      Output Delay:-    -970                  
       Uncertainty:-      70                  
     Required Time:=    2050                  
      Launch Clock:-     170                  
         Data Path:-    1658                  
             Slack:=     222                  

Exceptions/Constraints:
  output_delay             -970            ou_del_15_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     170   170     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    178     348    52      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     88     436    62      1   21.8  NBUFFX4_RVT    fifomem/g203/Y             
   1391    1828   888      1 1433.7  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    1828     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (222 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
      Output Delay:-    -970                  
       Uncertainty:-      70                  
     Required Time:=    2050                  
      Launch Clock:-     170                  
         Data Path:-    1658                  
             Slack:=     222                  

Exceptions/Constraints:
  output_delay             -970            ou_del_14_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     170   170     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    178     348    52      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     88     436    62      1   21.8  NBUFFX4_RVT    fifomem/g202/Y             
   1391    1828   888      1 1433.7  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    1828     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: MET (222 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
      Output Delay:-    -970                  
       Uncertainty:-      70                  
     Required Time:=    2050                  
      Launch Clock:-     170                  
         Data Path:-    1658                  
             Slack:=     222                  

Exceptions/Constraints:
  output_delay             -970            ou_del_13_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     170   170     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    178     348    52      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     88     436    62      1   21.8  NBUFFX4_RVT    fifomem/g201/Y             
   1391    1828   888      1 1433.7  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    1828     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: MET (222 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
      Output Delay:-    -970                  
       Uncertainty:-      70                  
     Required Time:=    2050                  
      Launch Clock:-     170                  
         Data Path:-    1658                  
             Slack:=     222                  

Exceptions/Constraints:
  output_delay             -970            ou_del_12_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     170   170     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    178     348    52      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     88     436    62      1   21.8  NBUFFX4_RVT    fifomem/g200/Y             
   1391    1828   888      1 1433.7  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    1828     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: MET (222 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
      Output Delay:-    -970                  
       Uncertainty:-      70                  
     Required Time:=    2050                  
      Launch Clock:-     170                  
         Data Path:-    1658                  
             Slack:=     222                  

Exceptions/Constraints:
  output_delay             -970            ou_del_11_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     170   170     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    178     348    52      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     88     436    62      1   21.8  NBUFFX4_RVT    fifomem/g199/Y             
   1391    1828   888      1 1433.7  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    1828     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: MET (222 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
      Output Delay:-    -970                  
       Uncertainty:-      70                  
     Required Time:=    2050                  
      Launch Clock:-     170                  
         Data Path:-    1658                  
             Slack:=     222                  

Exceptions/Constraints:
  output_delay             -970            ou_del_10_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     170   170     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    178     348    52      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     88     436    62      1   21.8  NBUFFX4_RVT    fifomem/g198/Y             
   1391    1828   888      1 1433.7  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    1828     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (222 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
      Output Delay:-    -970                  
       Uncertainty:-      70                  
     Required Time:=    2050                  
      Launch Clock:-     170                  
         Data Path:-    1658                  
             Slack:=     222                  

Exceptions/Constraints:
  output_delay             -970            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     170   170     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    178     348    52      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     88     436    62      1   21.8  NBUFFX4_RVT    fifomem/g197/Y             
   1391    1828   888      1 1433.7  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    1828     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: MET (227 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     127                  
       Uncertainty:-      70                  
     Required Time:=    1023                  
      Launch Clock:-     170                  
         Data Path:-     626                  
             Slack:=     227                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT    wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y  
     56     610    49      1  1.0  NAND2X0_RVT  wptr_full/g3/Y           
    152     762    71      7  5.4  XNOR2X1_RVT  wptr_full/g3242/Y        
     35     796    37      1  0.5  INVX0_RVT    wptr_full/g3165/Y        
      0     796     -      1    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#------------------------------------------------------------------------



Path 35: MET (227 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     125                  
       Uncertainty:-      70                  
     Required Time:=     955                  
      Launch Clock:-     170                  
         Data Path:-     557                  
             Slack:=     227                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     80     596    89      1  1.4  NAND4X0_RVT  rptr_empty/g3392__8246/Y  
    131     727    45      5  3.6  XNOR2X2_RVT  rptr_empty/g3362__5107/Y  
      0     727     -      5    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D  
#-------------------------------------------------------------------------



Path 36: MET (230 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1094                  
      Launch Clock:-     170                  
         Data Path:-     694                  
             Slack:=     230                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    174     344    62      1  5.3  DFFARX2_RVT wptr_full/wfull_reg/QN  
     45     389    45      2 22.4  INVX8_RVT   wptr_full/g3154/Y       
     64     454    35      2  1.9  OR2X1_RVT   wptr_full/g3243/Y       
     24     478    26      5  2.4  INVX2_RVT   wptr_full/g3194/Y       
     76     553    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y 
     84     637    32      1  1.0  AND3X1_RVT  wptr_full/g3175__3680/Y 
    116     753    39      2  1.3  XNOR2X1_RVT wptr_full/g3214__6260/Y 
     37     790    35      4  2.3  INVX1_RVT   wptr_full/g3161/Y       
     74     864    39      2  1.5  AO22X1_RVT  wptr_full/g3142__1666/Y 
      0     864     -      2    -  DFFARX1_RVT wptr_full/wptr_reg_9_/D 
#----------------------------------------------------------------------



Path 37: MET (230 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1094                  
      Launch Clock:-     170                  
         Data Path:-     693                  
             Slack:=     230                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    185     355    62      1  5.4  DFFARX2_RVT wptr_full/wfull_reg/QN   
     40     396    47      2 22.5  INVX8_RVT   wptr_full/g3154/Y        
     63     459    32      2  1.9  OR2X1_RVT   wptr_full/g3243/Y        
     27     486    24      5  2.4  INVX2_RVT   wptr_full/g3194/Y        
     73     559    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y  
     75     634    33      1  1.0  AND3X1_RVT  wptr_full/g3184__5122/Y  
    121     755    54      5  3.7  HADDX1_RVT  wptr_full/g3218__8428/SO 
     34     789    33      2  1.1  INVX1_RVT   wptr_full/g3156/Y        
     74     863    40      3  1.6  AO22X1_RVT  wptr_full/g3145__7410/Y  
      0     863     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_5_/D  
#-----------------------------------------------------------------------



Path 38: MET (232 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     126                  
       Uncertainty:-      70                  
     Required Time:=    1024                  
      Launch Clock:-     170                  
         Data Path:-     622                  
             Slack:=     232                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    185     355    62      1  5.4  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     40     396    47      2 22.5  INVX8_RVT    wptr_full/g3154/Y        
     63     459    32      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     27     486    24      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     69     555    31      2  1.0  AND3X1_RVT   wptr_full/g3188__1881/Y  
     58     613    68      1  1.0  NAND3X0_RVT  wptr_full/g3176__1617/Y  
    145     758    57      5  3.6  XNOR2X1_RVT  wptr_full/g3215__4319/Y  
     34     792    34      2  1.1  INVX1_RVT    wptr_full/g3149/Y        
      0     792     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#------------------------------------------------------------------------



Path 39: MET (235 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     126                  
       Uncertainty:-      70                  
     Required Time:=    1024                  
      Launch Clock:-     170                  
         Data Path:-     619                  
             Slack:=     235                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    185     355    62      1  5.4  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     40     396    47      2 22.5  INVX8_RVT    wptr_full/g3154/Y        
     63     459    32      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     27     486    24      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     73     559    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y  
     75     634    33      1  1.0  AND3X1_RVT   wptr_full/g3184__5122/Y  
    121     755    54      5  3.7  HADDX1_RVT   wptr_full/g3218__8428/SO 
     34     789    33      2  1.1  INVX1_RVT    wptr_full/g3156/Y        
      0     789     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#------------------------------------------------------------------------



Path 40: MET (237 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      29                  
       Uncertainty:-      70                  
     Required Time:=    1051                  
      Launch Clock:-     170                  
         Data Path:-     644                  
             Slack:=     237                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT rptr_empty/g3400/Y        
     71     586    84      2  1.3  NAND4X0_RVT rptr_empty/g3390__5122/Y  
     39     626    44      2  1.0  INVX1_RVT   rptr_empty/g3387/Y        
     71     697    41      2  2.9  AND2X1_RVT  rptr_empty/g3382__3680/Y  
    118     814    44      4  2.3  HADDX1_RVT  rptr_empty/g3422__2398/SO 
      0     814     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D  
#------------------------------------------------------------------------



Path 41: MET (240 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     127                  
       Uncertainty:-      70                  
     Required Time:=     953                  
      Launch Clock:-     170                  
         Data Path:-     543                  
             Slack:=     240                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     95     610    41      1  1.2  AND4X1_RVT   rptr_empty/g3393__7098/Y  
    102     713    49      5  3.6  MUX21X2_RVT  rptr_empty/g3637/Y        
      0     713     -      5    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D  
#-------------------------------------------------------------------------



Path 42: MET (244 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     136                  
       Uncertainty:-      70                  
     Required Time:=    1014                  
      Launch Clock:-     170                  
         Data Path:-     600                  
             Slack:=     244                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK 
    174     344    62      1  5.3  DFFARX2_RVT  wptr_full/wfull_reg/QN  
     45     389    45      2 22.4  INVX8_RVT    wptr_full/g3154/Y       
     64     454    35      2  1.9  OR2X1_RVT    wptr_full/g3243/Y       
     24     478    26      5  2.4  INVX2_RVT    wptr_full/g3194/Y       
     76     553    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y 
     56     610    49      1  1.0  NAND2X0_RVT  wptr_full/g3/Y          
    160     770    75      7  5.4  XNOR2X1_RVT  wptr_full/g3242/Y       
      0     770     -      7    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D 
#-----------------------------------------------------------------------



Path 43: MET (245 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     135                  
       Uncertainty:-      70                  
     Required Time:=    1015                  
      Launch Clock:-     170                  
         Data Path:-     600                  
             Slack:=     245                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT    wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y  
     56     610    49      1  1.0  NAND2X0_RVT  wptr_full/g3/Y           
    160     770    75      7  5.4  XNOR2X1_RVT  wptr_full/g3242/Y        
      0     770     -      7    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#------------------------------------------------------------------------



Path 44: MET (245 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     125                  
       Uncertainty:-      70                  
     Required Time:=     955                  
      Launch Clock:-     170                  
         Data Path:-     540                  
             Slack:=     245                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    203     373    34      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     457    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     511    26      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     91     601    38      1  0.5  AND4X1_RVT   rptr_empty/g2__6417/Y     
     77     678    57      6  4.7  AO21X1_RVT   rptr_empty/g3384__2802/Y  
     32     710    32      1  0.5  INVX0_RVT    rptr_empty/g3369/Y        
      0     710     -      1    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#-------------------------------------------------------------------------



Path 45: MET (251 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     131                  
       Uncertainty:-      70                  
     Required Time:=    1019                  
      Launch Clock:-     170                  
         Data Path:-     598                  
             Slack:=     251                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK 
    185     355    62      1  5.4  DFFARX2_RVT  wptr_full/wfull_reg/QN  
     40     396    47      2 22.5  INVX8_RVT    wptr_full/g3154/Y       
     63     459    32      2  1.9  OR2X1_RVT    wptr_full/g3243/Y       
     27     486    24      5  2.4  INVX2_RVT    wptr_full/g3194/Y       
     69     555    31      2  1.0  AND3X1_RVT   wptr_full/g3188__1881/Y 
     58     613    68      1  1.0  NAND3X0_RVT  wptr_full/g3176__1617/Y 
    155     768    61      5  3.6  XNOR2X1_RVT  wptr_full/g3215__4319/Y 
      0     768     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D 
#-----------------------------------------------------------------------



Path 46: MET (252 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      57                  
       Uncertainty:-      70                  
     Required Time:=    1023                  
      Launch Clock:-     170                  
         Data Path:-     601                  
             Slack:=     252                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT rptr_empty/g3400/Y        
     61     577    63      1  0.5  NAND4X0_RVT rptr_empty/g3374__4319/Y  
     81     658    32      2  1.3  OA21X1_RVT  rptr_empty/g3368__6260/Y  
     40     697    40      4  3.3  INVX1_RVT   rptr_empty/g3367/Y        
     74     771    41      3  1.8  AO22X1_RVT  rptr_empty/g3357__6417/Y  
      0     771     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D  
#------------------------------------------------------------------------



Path 47: MET (254 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     127                  
       Uncertainty:-      70                  
     Required Time:=     953                  
      Launch Clock:-     170                  
         Data Path:-     529                  
             Slack:=     254                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    203     373    32     10  1.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
     74     447    49      7  4.1  AND2X1_RVT   rptr_empty/g3406__7410/Y   
     79     526    32      2  1.0  AND3X1_RVT   rptr_empty/g3396__5115/Y   
     60     586    27      1  1.3  AND2X1_RVT   rptr_empty/g3394__6131/Y   
    114     699    48      5  4.5  XOR2X2_RVT   rptr_empty/g3634__2346/Y   
      0     699     -      5    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE  
#--------------------------------------------------------------------------



Path 48: MET (254 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     127                  
       Uncertainty:-      70                  
     Required Time:=     953                  
      Launch Clock:-     170                  
         Data Path:-     529                  
             Slack:=     254                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    203     373    32     10  1.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
     74     447    49      7  4.1  AND2X1_RVT   rptr_empty/g3406__7410/Y   
     79     526    32      2  1.0  AND3X1_RVT   rptr_empty/g3396__5115/Y   
     60     586    27      1  1.3  AND2X1_RVT   rptr_empty/g3394__6131/Y   
    114     699    48      5  4.5  XOR2X2_RVT   rptr_empty/g3634__2346/Y   
      0     699     -      5    -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE  
#--------------------------------------------------------------------------



Path 49: MET (259 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     124                  
       Uncertainty:-      70                  
     Required Time:=     956                  
      Launch Clock:-     170                  
         Data Path:-     527                  
             Slack:=     259                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     61     577    63      1  0.5  NAND4X0_RVT  rptr_empty/g3374__4319/Y  
     81     658    32      2  1.3  OA21X1_RVT   rptr_empty/g3368__6260/Y  
     40     697    40      4  3.3  INVX1_RVT    rptr_empty/g3367/Y        
      0     697     -      4    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#-------------------------------------------------------------------------



Path 50: MET (264 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      57                  
       Uncertainty:-      70                  
     Required Time:=    1023                  
      Launch Clock:-     170                  
         Data Path:-     590                  
             Slack:=     264                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     64     526    32      1  1.1  HADDX1_RVT  rptr_empty/g3388__1705/C1 
    104     629    51      3  2.0  MUX21X1_RVT rptr_empty/g3379__5526/Y  
     37     666    35      3  1.6  INVX1_RVT   rptr_empty/g3376/Y        
     94     760    41      3  1.8  AO22X1_RVT  rptr_empty/g3359__5477/Y  
      0     760     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D  
#------------------------------------------------------------------------



Path 51: MET (265 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     127                  
       Uncertainty:-      70                  
     Required Time:=    1023                  
      Launch Clock:-     170                  
         Data Path:-     588                  
             Slack:=     265                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT    wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y  
     84     637    32      1  1.0  AND3X1_RVT   wptr_full/g3184__5122/Y  
    122     758    50      5  3.7  HADDX1_RVT   wptr_full/g3218__8428/SO 
      0     758     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D  
#------------------------------------------------------------------------



Path 52: MET (265 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1024                  
      Launch Clock:-     170                  
         Data Path:-     588                  
             Slack:=     265                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     64     526    32      1  1.1  HADDX1_RVT  rptr_empty/g3388__1705/C1 
    104     629    51      3  2.0  MUX21X1_RVT rptr_empty/g3379__5526/Y  
     37     666    35      3  1.6  INVX1_RVT   rptr_empty/g3376/Y        
     92     758    41      3  1.8  MUX21X2_RVT rptr_empty/g3645/Y        
      0     758     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D  
#------------------------------------------------------------------------



Path 53: MET (270 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     132                  
       Uncertainty:-      70                  
     Required Time:=     948                  
      Launch Clock:-     170                  
         Data Path:-     508                  
             Slack:=     270                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     88     603    35      1  0.5  AND4X1_RVT   rptr_empty/g2__6417/Y     
     75     678    63      6  4.7  AO21X1_RVT   rptr_empty/g3384__2802/Y  
      0     678     -      6    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#-------------------------------------------------------------------------



Path 54: MET (270 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     132                  
       Uncertainty:-      70                  
     Required Time:=     948                  
      Launch Clock:-     170                  
         Data Path:-     508                  
             Slack:=     270                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT   rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT  rptr_empty/g3400/Y        
     88     603    35      1  0.5  AND4X1_RVT   rptr_empty/g2__6417/Y     
     75     678    63      6  4.7  AO21X1_RVT   rptr_empty/g3384__2802/Y  
      0     678     -      6    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#-------------------------------------------------------------------------



Path 55: MET (272 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      64                  
       Uncertainty:-      70                  
     Required Time:=    1086                  
      Launch Clock:-     170                  
         Data Path:-     644                  
             Slack:=     272                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    185     355    62      1  5.4  DFFARX2_RVT wptr_full/wfull_reg/QN  
     40     396    47      2 22.5  INVX8_RVT   wptr_full/g3154/Y       
     63     459    32      2  1.9  OR2X1_RVT   wptr_full/g3243/Y       
     27     486    24      5  2.4  INVX2_RVT   wptr_full/g3194/Y       
     73     559    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y 
    102     661   112      2  2.2  NAND4X0_RVT wptr_full/g3177__2802/Y 
    154     814    62      5  3.6  XNOR2X1_RVT wptr_full/g3212__5107/Y 
      0     814     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#----------------------------------------------------------------------



Path 56: MET (278 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      58                  
       Uncertainty:-      70                  
     Required Time:=    1022                  
      Launch Clock:-     170                  
         Data Path:-     574                  
             Slack:=     278                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT rptr_empty/g3400/Y        
     71     586    84      2  1.3  NAND4X0_RVT rptr_empty/g3390__5122/Y  
    110     696    48      2  1.3  MUX21X1_RVT rptr_empty/g3414__5477/Y  
     48     744    46      4  3.4  INVX1_RVT   rptr_empty/g3363/Y        
      0     744     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D  
#------------------------------------------------------------------------



Path 57: MET (278 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1094                  
      Launch Clock:-     170                  
         Data Path:-     646                  
             Slack:=     278                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT   wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT   wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT   wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y  
     66     620    26      1  0.5  HADDX1_RVT  wptr_full/g3173__5526/C1 
     83     702    39      4  2.3  OA21X1_RVT  wptr_full/g3164__5107/Y  
     42     744    41      5  3.1  INVX1_RVT   wptr_full/g3163/Y        
     72     816    39      2  1.5  AO22X1_RVT  wptr_full/g3150__6417/Y  
      0     816     -      2    -  DFFARX1_RVT wptr_full/wptr_reg_2_/D  
#-----------------------------------------------------------------------



Path 58: MET (280 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     122                  
       Uncertainty:-      70                  
     Required Time:=    1028                  
      Launch Clock:-     170                  
         Data Path:-     577                  
             Slack:=     280                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    185     355    62      1  5.4  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     40     396    47      2 22.5  INVX8_RVT    wptr_full/g3154/Y        
     63     459    32      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     27     486    24      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     73     559    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y  
     66     625    63      1  0.5  NAND4X0_RVT  wptr_full/g3174__6783/Y  
     85     710    36      3  1.8  OA21X1_RVT   wptr_full/g3168__4319/Y  
     38     747    36      4  2.6  INVX1_RVT    wptr_full/g3159/Y        
      0     747     -      4    -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#------------------------------------------------------------------------



Path 59: MET (282 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     124                  
       Uncertainty:-      70                  
     Required Time:=    1026                  
      Launch Clock:-     170                  
         Data Path:-     574                  
             Slack:=     282                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT    wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT   wptr_full/g3191__4733/Y  
     66     620    26      1  0.5  HADDX1_RVT   wptr_full/g3173__5526/C1 
     83     702    39      4  2.3  OA21X1_RVT   wptr_full/g3164__5107/Y  
     42     744    41      5  3.1  INVX1_RVT    wptr_full/g3163/Y        
      0     744     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#------------------------------------------------------------------------



Path 60: MET (283 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     256                  
       Uncertainty:-      70                  
     Required Time:=     824                  
      Launch Clock:-     170                  
         Data Path:-     371                  
             Slack:=     283                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    237     407    63      7  4.9  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     28     435    37      2  1.1  INVX1_RVT      fifomem/g286/Y             
     53     488    54      2  1.4  NAND2X0_RVT    fifomem/g283__2883/Y       
     53     541    21      1  0.0  OR2X1_RVT      fifomem/g275__6131/Y       
      0     541     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (284 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     255                  
       Uncertainty:-      70                  
     Required Time:=     825                  
      Launch Clock:-     170                  
         Data Path:-     371                  
             Slack:=     284                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    237     407    63      7  4.9  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     28     435    37      2  1.1  INVX1_RVT      fifomem/g286/Y             
     53     488    54      2  1.4  NAND2X0_RVT    fifomem/g283__2883/Y       
     53     541    20      1  0.0  OR2X1_RVT      fifomem/g277__5115/Y       
      0     541     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (291 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     130                  
       Uncertainty:-      70                  
     Required Time:=    1020                  
      Launch Clock:-     170                  
         Data Path:-     559                  
             Slack:=     291                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT    wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     71     549    32      2  1.0  AND3X1_RVT   wptr_full/g3188__1881/Y  
     57     606    25      1  1.0  AND2X1_RVT   wptr_full/g3185__8246/Y  
    123     729    58      5  4.5  HADDX1_RVT   wptr_full/g3220__5526/SO 
      0     729     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#------------------------------------------------------------------------



Path 63: MET (291 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     130                  
       Uncertainty:-      70                  
     Required Time:=    1020                  
      Launch Clock:-     170                  
         Data Path:-     559                  
             Slack:=     291                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT    wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT    wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT    wptr_full/g3194/Y        
     71     549    32      2  1.0  AND3X1_RVT   wptr_full/g3188__1881/Y  
     57     606    25      1  1.0  AND2X1_RVT   wptr_full/g3185__8246/Y  
    123     729    58      5  4.5  HADDX1_RVT   wptr_full/g3220__5526/SO 
      0     729     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#------------------------------------------------------------------------



Path 64: MET (295 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      58                  
       Uncertainty:-      70                  
     Required Time:=    1022                  
      Launch Clock:-     170                  
         Data Path:-     557                  
             Slack:=     295                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT rptr_empty/g3400/Y        
     80     596    89      1  1.4  NAND4X0_RVT rptr_empty/g3392__8246/Y  
    131     727    45      5  3.6  XNOR2X2_RVT rptr_empty/g3362__5107/Y  
      0     727     -      5    -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D  
#------------------------------------------------------------------------



Path 65: MET (297 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     265                  
       Uncertainty:-      70                  
     Required Time:=     815                  
      Launch Clock:-     170                  
         Data Path:-     348                  
             Slack:=     297                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    237     407    63      7  4.9  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     28     435    37      2  1.1  INVX1_RVT      fifomem/g286/Y             
     56     491    27      2  1.0  AND2X1_RVT     fifomem/g282__9945/Y       
     27     518    36      1  0.0  NAND2X0_RVT    fifomem/g276__1881/Y       
      0     518     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (298 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1094                  
      Launch Clock:-     170                  
         Data Path:-     626                  
             Slack:=     298                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    185     355    62      1  5.4  DFFARX2_RVT wptr_full/wfull_reg/QN   
     40     396    47      2 22.5  INVX8_RVT   wptr_full/g3154/Y        
     63     459    32      2  1.9  OR2X1_RVT   wptr_full/g3243/Y        
     27     486    24      5  2.4  INVX2_RVT   wptr_full/g3194/Y        
     73     559    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y  
    120     679    43      4  2.3  HADDX1_RVT  wptr_full/g3173__5526/SO 
     30     710    29      2  1.1  INVX1_RVT   wptr_full/g3172/Y        
     86     796    40      3  1.6  AO22X1_RVT  wptr_full/g3153__5477/Y  
      0     796     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_1_/D  
#-----------------------------------------------------------------------



Path 67: MET (301 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     261                  
       Uncertainty:-      70                  
     Required Time:=     819                  
      Launch Clock:-     170                  
         Data Path:-     348                  
             Slack:=     301                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    237     407    63      7  4.9  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     28     435    37      2  1.1  INVX1_RVT      fifomem/g286/Y             
     56     491    27      2  1.0  AND2X1_RVT     fifomem/g282__9945/Y       
     27     518    28      1  0.0  NAND2X0_RVT    fifomem/g278__7482/Y       
      0     518     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (306 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      54                  
       Uncertainty:-      70                  
     Required Time:=    1096                  
      Launch Clock:-     170                  
         Data Path:-     620                  
             Slack:=     306                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT   wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT   wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT   wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y  
     84     637    32      1  1.0  AND3X1_RVT  wptr_full/g3175__3680/Y  
    116     753    39      2  1.3  XNOR2X1_RVT wptr_full/g3214__6260/Y  
     37     790    35      4  2.3  INVX1_RVT   wptr_full/g3161/Y        
      0     790     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-----------------------------------------------------------------------



Path 69: MET (308 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      59                  
       Uncertainty:-      70                  
     Required Time:=    1021                  
      Launch Clock:-     170                  
         Data Path:-     543                  
             Slack:=     308                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT rptr_empty/g3400/Y        
     95     610    41      1  1.2  AND4X1_RVT  rptr_empty/g3393__7098/Y  
    102     713    49      5  3.6  MUX21X2_RVT rptr_empty/g3637/Y        
      0     713     -      5    -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D  
#------------------------------------------------------------------------



Path 70: MET (309 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     256                  
       Uncertainty:-      70                  
     Required Time:=     824                  
      Launch Clock:-     170                  
         Data Path:-     344                  
             Slack:=     309                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    227     397    58      7  4.6  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     64     461    56      2  1.4  NAND2X0_RVT    fifomem/g281__9315/Y       
     53     514    21      1  0.0  OR2X1_RVT      fifomem/g274__7098/Y       
      0     514     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (310 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     256                  
       Uncertainty:-      70                  
     Required Time:=     824                  
      Launch Clock:-     170                  
         Data Path:-     344                  
             Slack:=     310                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    227     397    58      7  4.6  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     64     461    56      2  1.4  NAND2X0_RVT    fifomem/g281__9315/Y       
     53     514    20      1  0.0  OR2X1_RVT      fifomem/g279__4733/Y       
      0     514     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (313 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      67                  
       Uncertainty:-      70                  
     Required Time:=    1083                  
      Launch Clock:-     170                  
         Data Path:-     600                  
             Slack:=     313                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    174     344    62      1  5.3  DFFARX2_RVT wptr_full/wfull_reg/QN  
     45     389    45      2 22.4  INVX8_RVT   wptr_full/g3154/Y       
     64     454    35      2  1.9  OR2X1_RVT   wptr_full/g3243/Y       
     24     478    26      5  2.4  INVX2_RVT   wptr_full/g3194/Y       
     76     553    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y 
     56     610    49      1  1.0  NAND2X0_RVT wptr_full/g3/Y          
    160     770    75      7  5.4  XNOR2X1_RVT wptr_full/g3242/Y       
      0     770     -      7    -  DFFARX1_RVT wptr_full/wbin_reg_4_/D 
#----------------------------------------------------------------------



Path 73: MET (317 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      54                  
       Uncertainty:-      70                  
     Required Time:=    1026                  
      Launch Clock:-     170                  
         Data Path:-     539                  
             Slack:=     317                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    203     373    32     10  1.1  DFFARX1_RVT rptr_empty/rbin_reg_1_/Q   
     74     447    49      7  4.1  AND2X1_RVT  rptr_empty/g3406__7410/Y   
     79     526    32      2  1.0  AND3X1_RVT  rptr_empty/g3396__5115/Y   
     46     572    45      1  1.3  NAND3X0_RVT rptr_empty/g3383__1617/Y   
    100     672    35      2  1.3  XOR2X2_RVT  rptr_empty/g3632__2883/Y   
     37     709    35      3  2.5  INVX1_RVT   rptr_empty/g3365/Y         
      0     709     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D  
#-------------------------------------------------------------------------



Path 74: MET (319 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      63                  
       Uncertainty:-      70                  
     Required Time:=    1087                  
      Launch Clock:-     170                  
         Data Path:-     598                  
             Slack:=     319                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    185     355    62      1  5.4  DFFARX2_RVT wptr_full/wfull_reg/QN  
     40     396    47      2 22.5  INVX8_RVT   wptr_full/g3154/Y       
     63     459    32      2  1.9  OR2X1_RVT   wptr_full/g3243/Y       
     27     486    24      5  2.4  INVX2_RVT   wptr_full/g3194/Y       
     69     555    31      2  1.0  AND3X1_RVT  wptr_full/g3188__1881/Y 
     58     613    68      1  1.0  NAND3X0_RVT wptr_full/g3176__1617/Y 
    155     768    61      5  3.6  XNOR2X1_RVT wptr_full/g3215__4319/Y 
      0     768     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_9_/D 
#----------------------------------------------------------------------



Path 75: MET (322 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      59                  
       Uncertainty:-      70                  
     Required Time:=    1021                  
      Launch Clock:-     170                  
         Data Path:-     529                  
             Slack:=     322                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    203     373    32     10  1.1  DFFARX1_RVT rptr_empty/rbin_reg_1_/Q   
     74     447    49      7  4.1  AND2X1_RVT  rptr_empty/g3406__7410/Y   
     79     526    32      2  1.0  AND3X1_RVT  rptr_empty/g3396__5115/Y   
     60     586    27      1  1.3  AND2X1_RVT  rptr_empty/g3394__6131/Y   
    114     699    48      5  4.5  XOR2X2_RVT  rptr_empty/g3634__2346/Y   
      0     699     -      5    -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D   
#-------------------------------------------------------------------------



Path 76: MET (324 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     256                  
       Uncertainty:-      70                  
     Required Time:=     824                  
      Launch Clock:-     170                  
         Data Path:-     330                  
             Slack:=     324                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    227     397    58      7  4.6  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     53     450    46      1  0.7  NAND2X0_RVT    fifomem/g284__2346/Y       
     50     500    21      1  0.0  OR2X1_RVT      fifomem/g273__8246/Y       
      0     500     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (327 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1024                  
      Launch Clock:-     170                  
         Data Path:-     527                  
             Slack:=     327                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT rptr_empty/g3400/Y        
     61     577    63      1  0.5  NAND4X0_RVT rptr_empty/g3374__4319/Y  
     81     658    32      2  1.3  OA21X1_RVT  rptr_empty/g3368__6260/Y  
     40     697    40      4  3.3  INVX1_RVT   rptr_empty/g3367/Y        
      0     697     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D  
#------------------------------------------------------------------------



Path 78: MET (332 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      60                  
       Uncertainty:-      70                  
     Required Time:=    1090                  
      Launch Clock:-     170                  
         Data Path:-     588                  
             Slack:=     332                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT   wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT   wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT   wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y  
     84     637    32      1  1.0  AND3X1_RVT  wptr_full/g3184__5122/Y  
    122     758    50      5  3.7  HADDX1_RVT  wptr_full/g3218__8428/SO 
      0     758     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_5_/D  
#-----------------------------------------------------------------------



Path 79: MET (338 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      64                  
       Uncertainty:-      70                  
     Required Time:=    1016                  
      Launch Clock:-     170                  
         Data Path:-     508                  
             Slack:=     338                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     54     515    28      5  2.6  NBUFFX2_RVT rptr_empty/g3400/Y        
     88     603    35      1  0.5  AND4X1_RVT  rptr_empty/g2__6417/Y     
     75     678    63      6  4.7  AO21X1_RVT  rptr_empty/g3384__2802/Y  
      0     678     -      6    -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D  
#------------------------------------------------------------------------



Path 80: MET (342 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     267                  
       Uncertainty:-      70                  
     Required Time:=     883                  
      Launch Clock:-     170                  
         Data Path:-     371                  
             Slack:=     342                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    238     408    65      7  5.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     27     435    36      2  1.0  INVX1_RVT      fifomem/g245/Y            
     54     489    54      2  1.3  NAND2X0_RVT    fifomem/g240__1617/Y      
     24     512    30      1  0.5  INVX0_RVT      fifomem/g239/Y            
     28     541    41      1  0.0  NAND2X0_RVT    fifomem/g237__6783/Y      
      0     541     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (342 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     267                  
       Uncertainty:-      70                  
     Required Time:=     883                  
      Launch Clock:-     170                  
         Data Path:-     370                  
             Slack:=     342                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    238     408    65      7  5.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     27     435    36      2  1.0  INVX1_RVT      fifomem/g245/Y            
     54     489    53      2  1.3  NAND2X0_RVT    fifomem/g243__1705/Y      
     23     512    30      1  0.5  INVX0_RVT      fifomem/g242/Y            
     28     540    41      1  0.0  NAND2X0_RVT    fifomem/g232__5107/Y      
      0     540     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (348 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      55                  
       Uncertainty:-      70                  
     Required Time:=    1095                  
      Launch Clock:-     170                  
         Data Path:-     577                  
             Slack:=     348                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    185     355    62      1  5.4  DFFARX2_RVT wptr_full/wfull_reg/QN  
     40     396    47      2 22.5  INVX8_RVT   wptr_full/g3154/Y       
     63     459    32      2  1.9  OR2X1_RVT   wptr_full/g3243/Y       
     27     486    24      5  2.4  INVX2_RVT   wptr_full/g3194/Y       
     73     559    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y 
     66     625    63      1  0.5  NAND4X0_RVT wptr_full/g3174__6783/Y 
     85     710    36      3  1.8  OA21X1_RVT  wptr_full/g3168__4319/Y 
     38     747    36      4  2.6  INVX1_RVT   wptr_full/g3159/Y       
      0     747     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#----------------------------------------------------------------------



Path 83: MET (348 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      57                  
       Uncertainty:-      70                  
     Required Time:=    1093                  
      Launch Clock:-     170                  
         Data Path:-     575                  
             Slack:=     348                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    185     355    62      1  5.4  DFFARX2_RVT wptr_full/wfull_reg/QN  
     40     396    47      2 22.5  INVX8_RVT   wptr_full/g3154/Y       
     63     459    32      2  1.9  OR2X1_RVT   wptr_full/g3243/Y       
     27     486    24      5  2.4  INVX2_RVT   wptr_full/g3194/Y       
     56     542    30      1  1.4  AND2X1_RVT  wptr_full/g3193__9315/Y 
    102     644    34      3  1.9  XNOR2X2_RVT wptr_full/g2/Y          
     31     674    28      3  1.6  INVX1_RVT   wptr_full/g3169/Y       
     70     745    41      3  1.8  AO22X1_RVT  wptr_full/g3157__2398/Y 
      0     745     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_0_/D 
#----------------------------------------------------------------------



Path 84: MET (349 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1094                  
      Launch Clock:-     170                  
         Data Path:-     574                  
             Slack:=     349                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT   wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT   wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT   wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y  
     66     620    26      1  0.5  HADDX1_RVT  wptr_full/g3173__5526/C1 
     83     702    39      4  2.3  OA21X1_RVT  wptr_full/g3164__5107/Y  
     42     744    41      5  3.1  INVX1_RVT   wptr_full/g3163/Y        
      0     744     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_3_/D  
#-----------------------------------------------------------------------



Path 85: MET (351 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     257                  
       Uncertainty:-      70                  
     Required Time:=     893                  
      Launch Clock:-     170                  
         Data Path:-     371                  
             Slack:=     351                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    238     408    65      7  5.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     27     435    36      2  1.0  INVX1_RVT      fifomem/g245/Y            
     54     489    54      2  1.3  NAND2X0_RVT    fifomem/g240__1617/Y      
     52     541    22      1  0.0  OR2X1_RVT      fifomem/g235__8428/Y      
      0     541     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (352 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     257                  
       Uncertainty:-      70                  
     Required Time:=     893                  
      Launch Clock:-     170                  
         Data Path:-     371                  
             Slack:=     352                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    238     408    65      7  5.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     27     435    36      2  1.0  INVX1_RVT      fifomem/g245/Y            
     54     489    53      2  1.3  NAND2X0_RVT    fifomem/g243__1705/Y      
     52     541    22      1  0.0  OR2X1_RVT      fifomem/g233__6260/Y      
      0     541     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (359 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      62                  
       Uncertainty:-      70                  
     Required Time:=    1088                  
      Launch Clock:-     170                  
         Data Path:-     559                  
             Slack:=     359                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT   wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT   wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT   wptr_full/g3194/Y        
     71     549    32      2  1.0  AND3X1_RVT  wptr_full/g3188__1881/Y  
     57     606    25      1  1.0  AND2X1_RVT  wptr_full/g3185__8246/Y  
    123     729    58      5  4.5  HADDX1_RVT  wptr_full/g3220__5526/SO 
      0     729     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_8_/D  
#-----------------------------------------------------------------------



Path 88: MET (359 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      54                  
       Uncertainty:-      70                  
     Required Time:=    1026                  
      Launch Clock:-     170                  
         Data Path:-     496                  
             Slack:=     359                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    208     378    35      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     462    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     64     526    32      1  1.1  HADDX1_RVT  rptr_empty/g3388__1705/C1 
    104     629    51      3  2.0  MUX21X1_RVT rptr_empty/g3379__5526/Y  
     37     666    35      3  1.6  INVX1_RVT   rptr_empty/g3376/Y        
      0     666     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D  
#------------------------------------------------------------------------



Path 89: MET (369 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     267                  
       Uncertainty:-      70                  
     Required Time:=     883                  
      Launch Clock:-     170                  
         Data Path:-     344                  
             Slack:=     369                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    234     404    59      6  4.4  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     27     431    35      2  1.1  INVX1_RVT      fifomem/g246/Y            
     56     487    27      2  1.0  AND2X1_RVT     fifomem/g241__2802/Y      
     27     514    41      1  0.0  NAND2X0_RVT    fifomem/g231__2398/Y      
      0     514     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (376 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     260                  
       Uncertainty:-      70                  
     Required Time:=     890                  
      Launch Clock:-     170                  
         Data Path:-     344                  
             Slack:=     376                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    234     404    59      6  4.4  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     27     431    35      2  1.1  INVX1_RVT      fifomem/g246/Y            
     56     487    27      2  1.0  AND2X1_RVT     fifomem/g241__2802/Y      
     27     514    26      1  0.0  NAND2X0_RVT    fifomem/g236__5526/Y      
      0     514     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (378 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-     266                  
       Uncertainty:-      70                  
     Required Time:=     814                  
      Launch Clock:-     170                  
         Data Path:-     266                  
             Slack:=     378                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    227     397    58      7  4.6  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     40     436    36      1  0.0  NAND3X0_RVT    fifomem/g280__6161/Y       
      0     436     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (385 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     257                  
       Uncertainty:-      70                  
     Required Time:=     893                  
      Launch Clock:-     170                  
         Data Path:-     338                  
             Slack:=     385                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    230     400    63      7  5.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     58     458    47      1  0.7  NAND2X0_RVT    fifomem/g244__5122/Y      
     50     508    22      1  0.0  OR2X1_RVT      fifomem/g234__4319/Y      
      0     508     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (393 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1024                  
      Launch Clock:-     170                  
         Data Path:-     461                  
             Slack:=     393                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    203     373    34      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     457    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
     63     520    29      2  1.5  AND2X1_RVT  rptr_empty/g3399__6161/Y  
    111     631    40      4  2.4  HADDX1_RVT  rptr_empty/g3381__6783/SO 
      0     631     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D  
#------------------------------------------------------------------------



Path 94: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_0_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_1_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_2_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_3_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_4_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_5_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_6_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_7_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (396 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_0_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (396 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_1_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (396 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_2_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (396 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_3_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (396 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_4_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (396 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_5_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (396 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_6_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (396 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_7_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_0_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_1_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_2_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_3_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_4_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_5_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_6_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_7_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (396 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_0_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (396 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_1_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (396 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_2_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (396 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_3_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (396 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_4_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (396 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_5_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (396 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_6_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (396 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_7_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (396 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_0_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (396 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_1_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (396 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_2_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (396 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_3_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (396 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_4_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (396 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_5_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (396 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_6_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (396 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_7_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (396 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_0_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (396 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_1_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (396 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_2_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (396 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_3_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (396 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_4_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (396 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_5_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (396 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_6_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (396 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_7_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_0_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_1_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_2_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_3_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_4_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_5_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_6_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_7_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (396 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_0_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (396 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_1_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (396 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_2_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (396 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_3_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (396 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_4_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (396 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_5_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (396 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_6_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (396 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050          525     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          695     
                                              
             Setup:-    -142                  
       Uncertainty:-      70                  
     Required Time:=    1292                  
      Launch Clock:-     695                  
         Data Path:-     201                  
             Slack:=     396                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     695   170      8    -  (arrival)      wdata_reg_7_/CLK           
    201     896    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     896     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (420 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1094                  
      Launch Clock:-     170                  
         Data Path:-     504                  
             Slack:=     420                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    174     344    62      1  5.3  DFFARX2_RVT wptr_full/wfull_reg/QN   
     45     389    45      2 22.4  INVX8_RVT   wptr_full/g3154/Y        
     64     454    35      2  1.9  OR2X1_RVT   wptr_full/g3243/Y        
     24     478    26      5  2.4  INVX2_RVT   wptr_full/g3194/Y        
     76     553    50      7  4.2  AND2X1_RVT  wptr_full/g3191__4733/Y  
    121     674    40      4  2.4  HADDX1_RVT  wptr_full/g3173__5526/SO 
      0     674     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_2_/D  
#-----------------------------------------------------------------------



Path 159: MET (423 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1098                  
      Launch Clock:-     170                  
         Data Path:-     504                  
             Slack:=     423                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    185     355    62      1  5.4  DFFARX2_RVT wptr_full/wfull_reg/QN  
     40     396    47      2 22.5  INVX8_RVT   wptr_full/g3154/Y       
     63     459    32      2  1.9  OR2X1_RVT   wptr_full/g3243/Y       
     27     486    24      5  2.4  INVX2_RVT   wptr_full/g3194/Y       
     56     542    30      1  1.4  AND2X1_RVT  wptr_full/g3193__9315/Y 
    102     644    34      3  1.9  XNOR2X2_RVT wptr_full/g2/Y          
     31     674    28      3  1.6  INVX1_RVT   wptr_full/g3169/Y       
      0     674     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_1_/D 
#----------------------------------------------------------------------



Path 160: MET (435 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-     267                  
       Uncertainty:-      70                  
     Required Time:=     883                  
      Launch Clock:-     170                  
         Data Path:-     278                  
             Slack:=     435                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    239     409    75     11  6.6  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     40     448    40      1  0.0  NAND3X0_RVT    fifomem/g238__3680/Y      
      0     448     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (459 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      54                  
       Uncertainty:-      70                  
     Required Time:=    1026                  
      Launch Clock:-     170                  
         Data Path:-     397                  
             Slack:=     459                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    203     373    34      2  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     84     457    35      4  2.6  NOR2X0_RVT  rptr_empty/g3403__2883/Y  
    110     567    34      2  1.7  HADDX1_RVT  rptr_empty/g3388__1705/SO 
      0     567     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D  
#------------------------------------------------------------------------



Path 162: MET (518 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      57                  
       Uncertainty:-      70                  
     Required Time:=    1093                  
      Launch Clock:-     170                  
         Data Path:-     405                  
             Slack:=     518                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     170   170     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    185     355    62      1  5.4  DFFARX2_RVT wptr_full/wfull_reg/QN  
     40     396    47      2 22.5  INVX8_RVT   wptr_full/g3154/Y       
     63     459    32      2  1.9  OR2X1_RVT   wptr_full/g3243/Y       
     27     486    24      5  2.4  INVX2_RVT   wptr_full/g3194/Y       
     89     575    43      3  1.6  MUX21X1_RVT wptr_full/g3239/Y       
      0     575     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_0_/D 
#----------------------------------------------------------------------



Path 163: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 164: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 165: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 166: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 167: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 168: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 169: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 170: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 171: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 172: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 173: MET (651 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1027                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     651                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 174: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 175: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 176: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 177: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 178: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 179: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 180: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 181: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 182: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 183: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 184: MET (721 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1097                  
      Launch Clock:-     170                  
         Data Path:-     206                  
             Slack:=     721                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     170   170     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    206     376    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     376     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 185: MET (823 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1213                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     823                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    220     390    44     10  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (823 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1213                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     823                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    220     390    44     10  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (823 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1213                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     823                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    220     390    44     10  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (823 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1213                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     823                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    220     390    44     10  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (823 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1213                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     823                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    220     390    44     10  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (823 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1213                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     823                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    220     390    44     10  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (823 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1213                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     823                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    220     390    44     10  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (823 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1213                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     823                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    220     390    44     10  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (824 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    220     390    43     11  2.2  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (824 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    220     390    43     11  2.2  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (824 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    220     390    43     11  2.2  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (824 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    220     390    43     11  2.2  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (824 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    220     390    43     11  2.2  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (824 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    220     390    43     11  2.2  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (824 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    220     390    43     11  2.2  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (824 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    220     390    43     11  2.2  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (825 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    219     389    42     11  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_2_/Q   
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (825 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    219     389    42     11  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_2_/Q   
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (825 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    219     389    42     11  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_2_/Q   
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (825 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    219     389    42     11  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_2_/Q   
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (825 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    219     389    42     11  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_2_/Q   
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (825 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    219     389    42     11  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_2_/Q   
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (825 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    219     389    42     11  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_2_/Q   
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (825 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    219     389    42     11  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_2_/Q   
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (830 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    215     385    39     11  1.6  DFFARX1_RVT    rptr_empty/rbin_reg_4_/Q   
      0     385     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (830 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    215     385    39     11  1.6  DFFARX1_RVT    rptr_empty/rbin_reg_4_/Q   
      0     385     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (830 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    215     385    39     11  1.6  DFFARX1_RVT    rptr_empty/rbin_reg_4_/Q   
      0     385     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (830 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    215     385    39     11  1.6  DFFARX1_RVT    rptr_empty/rbin_reg_4_/Q   
      0     385     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (830 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    215     385    39     11  1.6  DFFARX1_RVT    rptr_empty/rbin_reg_4_/Q   
      0     385     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (830 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    215     385    39     11  1.6  DFFARX1_RVT    rptr_empty/rbin_reg_4_/Q   
      0     385     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (830 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    215     385    39     11  1.6  DFFARX1_RVT    rptr_empty/rbin_reg_4_/Q   
      0     385     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (830 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    215     385    39     11  1.6  DFFARX1_RVT    rptr_empty/rbin_reg_4_/Q   
      0     385     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (836 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1218                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    212     382    35     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (836 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1218                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    212     382    35     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (836 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1218                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    212     382    35     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (836 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1218                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    212     382    35     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (836 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1218                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    212     382    35     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (836 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1218                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    212     382    35     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (836 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1218                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    212     382    35     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (836 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1218                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    212     382    35     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (842 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     842                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    207     377    31      9  0.6  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (842 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     842                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    207     377    31      9  0.6  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (842 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     842                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    207     377    31      9  0.6  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (842 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     842                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    207     377    31      9  0.6  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (842 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     842                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    207     377    31      9  0.6  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (842 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     842                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    207     377    31      9  0.6  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (842 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     842                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    207     377    31      9  0.6  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (842 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     842                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    207     377    31      9  0.6  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (871 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -140                  
       Uncertainty:-      70                  
     Required Time:=    1220                  
      Launch Clock:-     170                  
         Data Path:-     178                  
             Slack:=     871                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    146     316    41      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     33     348    30     10  1.5  INVX1_RVT      rptr_empty/g3601/Y         
      0     348     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (871 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -140                  
       Uncertainty:-      70                  
     Required Time:=    1220                  
      Launch Clock:-     170                  
         Data Path:-     178                  
             Slack:=     871                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    146     316    41      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     33     348    30     10  1.5  INVX1_RVT      rptr_empty/g3601/Y         
      0     348     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (871 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -140                  
       Uncertainty:-      70                  
     Required Time:=    1220                  
      Launch Clock:-     170                  
         Data Path:-     178                  
             Slack:=     871                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    146     316    41      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     33     348    30     10  1.5  INVX1_RVT      rptr_empty/g3601/Y         
      0     348     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (871 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -140                  
       Uncertainty:-      70                  
     Required Time:=    1220                  
      Launch Clock:-     170                  
         Data Path:-     178                  
             Slack:=     871                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    146     316    41      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     33     348    30     10  1.5  INVX1_RVT      rptr_empty/g3601/Y         
      0     348     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (871 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -140                  
       Uncertainty:-      70                  
     Required Time:=    1220                  
      Launch Clock:-     170                  
         Data Path:-     178                  
             Slack:=     871                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    146     316    41      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     33     348    30     10  1.5  INVX1_RVT      rptr_empty/g3601/Y         
      0     348     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (871 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -140                  
       Uncertainty:-      70                  
     Required Time:=    1220                  
      Launch Clock:-     170                  
         Data Path:-     178                  
             Slack:=     871                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    146     316    41      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     33     348    30     10  1.5  INVX1_RVT      rptr_empty/g3601/Y         
      0     348     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (871 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -140                  
       Uncertainty:-      70                  
     Required Time:=    1220                  
      Launch Clock:-     170                  
         Data Path:-     178                  
             Slack:=     871                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    146     316    41      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     33     348    30     10  1.5  INVX1_RVT      rptr_empty/g3601/Y         
      0     348     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (871 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     980            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1150          170     
                                              
             Setup:-    -140                  
       Uncertainty:-      70                  
     Required Time:=    1220                  
      Launch Clock:-     170                  
         Data Path:-     178                  
             Slack:=     871                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    146     316    41      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     33     348    30     10  1.5  INVX1_RVT      rptr_empty/g3601/Y         
      0     348     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (893 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     893                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    220     390    44     10  2.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/Q    
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (893 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     893                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    220     390    44     10  2.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/Q    
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (893 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     893                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    220     390    44     10  2.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/Q    
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (893 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     893                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    220     390    44     10  2.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/Q    
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (893 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     893                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    220     390    44     10  2.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/Q    
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (893 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     893                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    220     390    44     10  2.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/Q    
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (893 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     893                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    220     390    44     10  2.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/Q    
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (893 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -133                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     893                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    220     390    44     10  2.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/Q    
      0     390     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (894 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (894 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (894 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (894 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (894 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (894 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (894 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (894 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (894 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (894 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (894 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (894 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (894 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (894 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (894 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (894 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     220                  
             Slack:=     894                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    220     390    43     11  2.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     390     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (895 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     895                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    219     389    42     11  2.1  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (895 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     895                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    219     389    42     11  2.1  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (895 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     895                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    219     389    42     11  2.1  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (895 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     895                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    219     389    42     11  2.1  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (895 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     895                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    219     389    42     11  2.1  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (895 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     895                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    219     389    42     11  2.1  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (895 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     895                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    219     389    42     11  2.1  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (895 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -134                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     170                  
         Data Path:-     219                  
             Slack:=     895                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    219     389    42     11  2.1  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     389     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (900 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     900                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    215     385    39     10  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     385     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (900 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     900                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    215     385    39     10  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     385     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (900 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     900                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    215     385    39     10  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     385     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (900 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     900                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    215     385    39     10  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     385     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (900 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     900                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    215     385    39     10  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     385     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (900 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     900                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    215     385    39     10  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     385     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (900 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     900                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    215     385    39     10  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     385     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (900 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -136                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     170                  
         Data Path:-     215                  
             Slack:=     900                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    215     385    39     10  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     385     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (906 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     906                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    212     382    35     10  1.1  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (906 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     906                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    212     382    35     10  1.1  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (906 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     906                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    212     382    35     10  1.1  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (906 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     906                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    212     382    35     10  1.1  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (906 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     906                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    212     382    35     10  1.1  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (906 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     906                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    212     382    35     10  1.1  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (906 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     906                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    212     382    35     10  1.1  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (906 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -138                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     170                  
         Data Path:-     212                  
             Slack:=     906                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    212     382    35     10  1.1  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     382     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (912 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     912                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    207     377    31      9  0.6  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (912 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     912                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    207     377    31      9  0.6  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (912 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     912                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    207     377    31      9  0.6  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (912 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     912                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    207     377    31      9  0.6  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (912 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     912                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    207     377    31      9  0.6  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (912 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     912                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    207     377    31      9  0.6  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (912 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     912                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    207     377    31      9  0.6  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (912 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1050            0     
       Src Latency:+       0            0     
       Net Latency:+     170 (I)      170 (I) 
           Arrival:=    1220          170     
                                              
             Setup:-    -139                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     170                  
         Data Path:-     207                  
             Slack:=     912                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     170   170     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    207     377    31      9  0.6  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     377     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

