/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, i686-w64-mingw32.static-g++ 11.4.0 -Og) */

(* hdlname = "\\top" *)
(* top =  1  *)
(* src = "../src/top.v:1.11-127.10" *)
module top(clk, clk_en, sw, sw_en, CLR1, CLR1_en, CLR2, CLR2_en, CLR3, CLR3_en, COL_Red, COL_Red_en, COL_Green, COL_Green_en, ROW, ROW_en, mat_Ratch, mat_Ratch_en, mat_CLOCK, mat_CLOCK_en, clk_1k
, clk0, clk0_en);
  (* src = "../src/top.v:85.1-125.4" *)
  wire _00_;
  (* unused_bits = "0" *)
  wire _01_;
  (* unused_bits = "0" *)
  wire _02_;
  (* unused_bits = "0" *)
  wire _03_;
  (* unused_bits = "0" *)
  wire _04_;
  wire _05_;
  (* unused_bits = "0" *)
  wire _06_;
  (* unused_bits = "0" *)
  wire _07_;
  (* unused_bits = "0" *)
  wire _08_;
  wire _09_;
  (* unused_bits = "0" *)
  wire _10_;
  (* unused_bits = "0" *)
  wire _11_;
  (* unused_bits = "0" *)
  wire _12_;
  wire _13_;
  (* unused_bits = "0" *)
  wire _14_;
  (* unused_bits = "0" *)
  wire _15_;
  (* unused_bits = "0" *)
  wire _16_;
  (* unused_bits = "0" *)
  wire _17_;
  wire _18_;
  (* force_downto = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:18.28-18.49|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
  wire [15:0] _19_;
  wire _20_;
  wire _21_;
  (* force_downto = 32'd1 *)
  (* src = "H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _22_;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:6.38-6.42" *)
  output CLR1;
  wire CLR1;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:7.38-7.45" *)
  output CLR1_en;
  wire CLR1_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:8.38-8.42" *)
  output CLR2;
  wire CLR2;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:9.38-9.45" *)
  output CLR2_en;
  wire CLR2_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:10.38-10.42" *)
  output CLR3;
  wire CLR3;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:11.38-11.45" *)
  output CLR3_en;
  wire CLR3_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:14.38-14.47" *)
  output COL_Green;
  wire COL_Green;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:15.38-15.50" *)
  output COL_Green_en;
  wire COL_Green_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:12.38-12.45" *)
  output COL_Red;
  wire COL_Red;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:13.38-13.48" *)
  output COL_Red_en;
  wire COL_Red_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:16.38-16.41" *)
  output ROW;
  wire ROW;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:17.38-17.44" *)
  output ROW_en;
  wire ROW_en;
  (* clkbuf_inhibit = 32'd1 *)
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:2.53-2.56" *)
  input clk;
  wire clk;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:23.37-23.41" *)
  input clk0;
  wire clk0;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:24.38-24.45" *)
  output clk0_en;
  wire clk0_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:22.38-22.44" *)
  output clk_1k;
  wire clk_1k;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:3.38-3.44" *)
  output clk_en;
  wire clk_en;
  (* src = "../src/top.v:43.12-43.14" *)
  wire [383:0] fb;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:20.38-20.47" *)
  output mat_CLOCK;
  wire mat_CLOCK;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:21.38-21.50" *)
  output mat_CLOCK_en;
  wire mat_CLOCK_en;
  (* src = "../src/top.v:36.5-36.18" *)
  wire mat_CLOCK_reg;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:18.38-18.47" *)
  output mat_Ratch;
  wire mat_Ratch;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:19.38-19.50" *)
  output mat_Ratch_en;
  wire mat_Ratch_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:4.37-4.39" *)
  input sw;
  wire sw;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/top.v:5.38-5.43" *)
  output sw_en;
  wire sw_en;
  (* hdlname = "timer_inst clk" *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:4.14-4.17" *)
  wire \timer_inst.clk ;
  (* hdlname = "timer_inst clk_out" *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:5.15-5.22" *)
  wire \timer_inst.clk_out ;
  (* hdlname = "timer_inst clk_out_reg" *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:9.5-9.16" *)
  wire \timer_inst.clk_out_reg ;
  (* hdlname = "timer_inst timer_counter" *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:8.11-8.24" *)
  wire [15:0] \timer_inst.timer_counter ;
  (* module_not_derived = 32'd1 *)
  (* src = "H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0040)
  ) _23_ (
    .I0(\timer_inst.timer_counter [7]),
    .I1(\timer_inst.timer_counter [6]),
    .I2(\timer_inst.timer_counter [5]),
    .I3(\timer_inst.timer_counter [4]),
    .O(_22_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0020)
  ) _24_ (
    .I0(\timer_inst.timer_counter [3]),
    .I1(\timer_inst.timer_counter [2]),
    .I2(\timer_inst.timer_counter [1]),
    .I3(\timer_inst.timer_counter [0]),
    .O(_22_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _25_ (
    .I0(\timer_inst.timer_counter [15]),
    .I1(\timer_inst.timer_counter [14]),
    .I2(\timer_inst.timer_counter [13]),
    .I3(\timer_inst.timer_counter [12]),
    .O(_22_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0002)
  ) _26_ (
    .I0(\timer_inst.timer_counter [11]),
    .I1(\timer_inst.timer_counter [10]),
    .I2(\timer_inst.timer_counter [9]),
    .I3(\timer_inst.timer_counter [8]),
    .O(_22_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _27_ (
    .I0(_22_[0]),
    .I1(_22_[1]),
    .I2(_22_[2]),
    .I3(_22_[3]),
    .O(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _28_ (
    .I(mat_CLOCK_reg),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _29_ (
    .I(\timer_inst.timer_counter [0]),
    .O(_19_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:18.28-18.49|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _30_ (
    .CI(1'h0),
    .CO({ _05_, _04_, _03_, _02_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _19_[3:1], _01_ }),
    .S({ \timer_inst.timer_counter [3:1], _19_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:18.28-18.49|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _31_ (
    .CI(_05_),
    .CO({ _09_, _08_, _07_, _06_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_19_[7:4]),
    .S(\timer_inst.timer_counter [7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:18.28-18.49|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _32_ (
    .CI(_09_),
    .CO({ _13_, _12_, _11_, _10_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_19_[11:8]),
    .S(\timer_inst.timer_counter [11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:18.28-18.49|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _33_ (
    .CI(_13_),
    .CO({ _17_, _16_, _15_, _14_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_19_[15:12]),
    .S(\timer_inst.timer_counter [15:12])
  );
  BUFG _34_ (
    .I(clk0),
    .O(_20_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _35_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[0]),
    .Q(\timer_inst.timer_counter [0]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _36_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[1]),
    .Q(\timer_inst.timer_counter [1]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _37_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[2]),
    .Q(\timer_inst.timer_counter [2]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _38_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[3]),
    .Q(\timer_inst.timer_counter [3]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _39_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[4]),
    .Q(\timer_inst.timer_counter [4]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _40_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[5]),
    .Q(\timer_inst.timer_counter [5]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _41_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[6]),
    .Q(\timer_inst.timer_counter [6]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _42_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[7]),
    .Q(\timer_inst.timer_counter [7]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _43_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[8]),
    .Q(\timer_inst.timer_counter [8]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _44_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[9]),
    .Q(\timer_inst.timer_counter [9]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _45_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[10]),
    .Q(\timer_inst.timer_counter [10]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _46_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[11]),
    .Q(\timer_inst.timer_counter [11]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _47_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[12]),
    .Q(\timer_inst.timer_counter [12]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _48_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[13]),
    .Q(\timer_inst.timer_counter [13]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _49_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[14]),
    .Q(\timer_inst.timer_counter [14]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _50_ (
    .C(clk),
    .CE(1'h1),
    .D(_19_[15]),
    .Q(\timer_inst.timer_counter [15]),
    .R(_18_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:54.7-57.2|../src/timer.v:13.5-20.8|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _51_ (
    .C(clk),
    .CE(1'h1),
    .D(_21_),
    .Q(\timer_inst.clk_out_reg ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/top.v:85.1-125.4|H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _52_ (
    .C(_20_),
    .CE(1'h1),
    .D(_00_),
    .Q(mat_CLOCK_reg),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "H:\\Program Files\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  LUT5 #(
    .INIT(32'd2147450880)
  ) _53_ (
    .I0(_22_[3]),
    .I1(_22_[2]),
    .I2(_22_[1]),
    .I3(_22_[0]),
    .I4(\timer_inst.clk_out_reg ),
    .O(_21_)
  );
  assign CLR1 = 1'h1;
  assign CLR1_en = 1'h1;
  assign CLR2 = 1'h1;
  assign CLR2_en = 1'h1;
  assign CLR3 = 1'h1;
  assign CLR3_en = 1'h1;
  assign COL_Green = 1'hx;
  assign COL_Green_en = 1'hx;
  assign COL_Red = 1'hx;
  assign COL_Red_en = 1'hx;
  assign ROW = 1'hx;
  assign ROW_en = 1'hx;
  assign clk0_en = 1'h1;
  assign clk_1k = \timer_inst.clk_out_reg ;
  assign clk_en = 1'hx;
  assign fb = 384'h249249249249249249249249000000000000249249249249000000000000000000000000000000000000000000000000;
  assign mat_CLOCK = mat_CLOCK_reg;
  assign mat_CLOCK_en = 1'hx;
  assign mat_Ratch = 1'hx;
  assign mat_Ratch_en = 1'hx;
  assign sw_en = 1'hx;
  assign \timer_inst.clk  = clk;
  assign \timer_inst.clk_out  = \timer_inst.clk_out_reg ;
endmodule
