// Seed: 62075222
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  tri1 id_4;
  tri0 id_5;
  wire id_6;
  type_12(
      id_3, id_5, id_5[1'h0]
  );
  assign id_4 = id_3;
  assign id_6[1] = id_2;
  type_13 id_7 (
      .id_0(1),
      .id_1(1'b0 == (id_4[1]))
  );
  logic id_8 = 1;
  assign id_6 = id_1;
endmodule
