$date
	Thu Jul 15 12:15:49 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module edged_tb_mealy $end
$var wire 1 ! OUT $end
$var reg 1 " IN $end
$var reg 1 # clk $end
$scope module uut2 $end
$var wire 1 # clk $end
$var wire 1 " signal $end
$var wire 1 $ slow_clk $end
$var reg 1 % c_state $end
$var reg 1 ! outedge $end
$var reg 1 & r_state $end
$scope module c1 $end
$var wire 1 # clk $end
$var wire 1 $ clk_out $end
$var reg 5 ' COUNT [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module edged_tb_moore $end
$var wire 1 ( OUT $end
$var reg 1 ) IN $end
$var reg 1 * clk $end
$scope module uut $end
$var wire 1 * clk $end
$var wire 1 ) signal $end
$var wire 1 + slow_clk $end
$var reg 2 , c_state [1:0] $end
$var reg 1 ( outedge $end
$var reg 2 - r_state [1:0] $end
$scope module c1 $end
$var wire 1 * clk $end
$var wire 1 + clk_out $end
$var reg 5 . COUNT [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
0+
0*
0)
0(
b0 '
0&
0%
0$
0#
0"
0!
$end
#5
b1 .
b1 '
1*
1#
#10
0*
0#
#15
b10 .
b10 '
1*
1#
#20
0*
0#
#25
b11 .
b11 '
1*
1#
#30
0*
0#
#35
b100 .
b100 '
1*
1#
#40
b1 ,
1%
1!
0*
0#
1)
1"
#45
b101 .
b101 '
1*
1#
#50
0*
0#
#55
b110 .
b110 '
1*
1#
#60
0*
0#
#65
b111 .
b111 '
1*
1#
#70
0*
0#
#75
b1000 .
b1000 '
1*
1#
#80
0*
0#
#85
b1001 .
b1001 '
1*
1#
#90
0*
0#
#95
b1010 .
b1010 '
1*
1#
#100
b0 ,
0%
0!
0*
0#
0)
0"
#105
b1011 .
b1011 '
1*
1#
#110
b1 ,
1%
1!
0*
0#
1)
1"
#115
b1100 .
b1100 '
1*
1#
#120
0*
0#
#125
b1101 .
b1101 '
1*
1#
#130
0*
0#
#135
b1110 .
b1110 '
1*
1#
#140
0*
0#
#145
b1111 .
b1111 '
1*
1#
#150
0*
0#
#155
b10 ,
1(
0!
b1 -
1&
1+
1$
b10000 .
b10000 '
1*
1#
#160
0*
0#
#165
b10001 .
b10001 '
1*
1#
#170
0*
0#
#175
b10010 .
b10010 '
1*
1#
#180
b0 ,
0%
0*
0#
0)
0"
#185
b10011 .
b10011 '
1*
1#
#190
0*
0#
#195
b10100 .
b10100 '
1*
1#
#200
0*
0#
#205
b10101 .
b10101 '
1*
1#
#210
0*
0#
#215
b10110 .
b10110 '
1*
1#
#220
0*
0#
#225
b10111 .
b10111 '
1*
1#
#230
b10 ,
1%
0*
0#
1)
1"
#235
b11000 .
b11000 '
1*
1#
#240
b0 ,
0%
0*
0#
0)
0"
#245
b11001 .
b11001 '
1*
1#
#250
0*
0#
#255
b11010 .
b11010 '
1*
1#
#260
0*
0#
#265
b11011 .
b11011 '
1*
1#
#270
0*
0#
