<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: C:/Users/Md. Istiaq Mahbub/Desktop/IMU/MPU6050_MotionDriver/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d522931ffa1371640980b621734a4381.html">Users</a></li><li class="navelem"><a class="el" href="dir_6a616de09a4b51c41a67326e95cfd1e1.html">Md. Istiaq Mahbub</a></li><li class="navelem"><a class="el" href="dir_6eb9a959986c7ff584d5a0f65faace29.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_f8c1e54f909d7baca87c5fa4a81c2213.html">IMU</a></li><li class="navelem"><a class="el" href="dir_e6669bd28ac7237d58057fefd5a265ab.html">MPU6050_MotionDriver</a></li><li class="navelem"><a class="el" href="dir_2b5102f51a01b0ffeb641e40f24ccdd5.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_14752f00c19aece4a4193381d9f10da2.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_fsmc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__fsmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">  ******************************************************************************</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">  * @file    stm32f4xx_fsmc.c</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">  * @author  MCD Application Team</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">  * @version V1.0.0</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  * @date    30-September-2011</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @brief    This file provides firmware functions to manage the following </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  *          functionalities of the FSMC peripheral:           </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">  *           - Interface with SRAM, PSRAM, NOR and OneNAND memories</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  *           - Interface with NAND memories</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  *           - Interface with 16-bit PC Card compatible memories  </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  *           - Interrupts and flags management   </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  *           </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">  ******************************************************************************</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  * @attention</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2011 STMicroelectronics&lt;/center&gt;&lt;/h2&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  ******************************************************************************</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#</span><span class="preprocessor">include</span> <a class="code" href="stm32f4xx__fsmc_8h.html" title="This file contains all the functions prototypes for the FSMC firmware library. ">&quot;stm32f4xx_fsmc.h&quot;</a></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#</span><span class="preprocessor">include</span> <a class="code" href="stm32f4xx__rcc_8h.html" title="This file contains all the functions prototypes for the RCC firmware library. ">&quot;stm32f4xx_rcc.h&quot;</a></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/** @addtogroup STM32F4xx_StdPeriph_Driver</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/** @defgroup FSMC </span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  * @brief FSMC driver modules</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Private define ------------------------------------------------------------*/</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* --------------------- FSMC registers bit mask ---------------------------- */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* FSMC BCRx Mask */</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga74722cb031b5a30c066e627474507e1e">   47</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">BCR_MBKEN_SET</span>          <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x00000001<span class="preprocessor">)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga6190926e03187065960cdbe9353632be">   48</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">BCR_MBKEN_RESET</span>        <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x000FFFFE<span class="preprocessor">)</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga298d32354d8909737fa2db42cec1d343">   49</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">BCR_FACCEN_SET</span>         <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x00000040<span class="preprocessor">)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* FSMC PCRx Mask */</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">   52</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">PCR_PBKEN_SET</span>          <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x00000004<span class="preprocessor">)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">   53</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">PCR_PBKEN_RESET</span>        <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x000FFFFB<span class="preprocessor">)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga77fb3dbb94b45bf205281a3b8c7c57db">   54</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">PCR_ECCEN_SET</span>          <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x00000040<span class="preprocessor">)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga5d750aba62d7faea82ce2b133f3ba84e">   55</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">PCR_ECCEN_RESET</span>        <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x000FFFBF<span class="preprocessor">)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__FSMC.html#gaf02a07b484782f398b0684f0f0372f2f">   56</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">PCR_MEMORYTYPE_NAND</span>    <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x00000008<span class="preprocessor">)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/** @defgroup FSMC_Private_Functions</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/** @defgroup FSMC_Group1 NOR/SRAM Controller functions</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *  @brief   NOR/SRAM Controller functions </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">                    NOR/SRAM Controller functions</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> The following sequence should be followed to configure the FSMC to interface with</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">   1. Enable the clock for the FSMC and associated GPIOs using the following functions:</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">          RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">          RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">   2. FSMC pins configuration </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">       - Connect the involved FSMC pins to AF12 using the following function </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">          GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">       - Configure these FSMC pins in alternate function mode by calling the function</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">          GPIO_Init();    </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">       </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">   3. Declare a FSMC_NORSRAMInitTypeDef structure, for example:</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">          FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">      and fill the FSMC_NORSRAMInitStructure variable with the allowed values of</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">      the structure member.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">      </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">   4. Initialize the NOR/SRAM Controller by calling the function</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">          FSMC_NORSRAMInit(&amp;FSMC_NORSRAMInitStructure); </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">   5. Then enable the NOR/SRAM Bank, for example:</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">          FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM2, ENABLE);  </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">   6. At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  * @brief  Deinitializes the FSMC NOR/SRAM Banks registers to their default </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  *   reset values.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__FSMC.html#gaab3e6648e8a584e73785361ac960eded">  116</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a>(uint32_t FSMC_Bank)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">/* Check the parameter */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(FSMC_Bank));</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM1 */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] = 0x000030DB;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] = 0x000030D2;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_Bank] = 0x0FFFFFFF;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  *         parameters in the FSMC_NORSRAMInitStruct.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef structure</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  *         that contains the configuration information for the FSMC NOR/SRAM </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  *         specified Banks.                       </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga9c27816e8b17394c9ee1ce9298917b4a">  143</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a>(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct-&gt;FSMC_Bank));</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_MUX(FSMC_NORSRAMInitStruct-&gt;FSMC_DataAddressMux));</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryType));</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryDataWidth));</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct-&gt;FSMC_BurstAccessMode));</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct-&gt;FSMC_AsynchronousWait));</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalPolarity));</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct-&gt;FSMC_WrapMode));</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalActive));</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteOperation));</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignal));</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct-&gt;FSMC_ExtendedMode));</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteBurst));</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AddressSetupTime));</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AddressHoldTime));</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_DataSetupTime));</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_BusTurnAroundDuration));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_CLKDivision));</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_DataLatency));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AccessMode));</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM control register configuration */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank] =</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            (uint32_t)FSMC_NORSRAMInitStruct-&gt;FSMC_DataAddressMux |</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryType |</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryDataWidth |</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_BurstAccessMode |</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_AsynchronousWait |</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalPolarity |</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WrapMode |</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalActive |</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WriteOperation |</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignal |</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_ExtendedMode |</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WriteBurst;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a> == <a class="code" href="group__FSMC__Memory__Type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a>)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank] |= (uint32_t)<a class="code" href="group__FSMC.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register configuration */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank+1] =</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            (uint32_t)FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AddressSetupTime |</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AddressHoldTime &lt;&lt; 4) |</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_DataSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_BusTurnAroundDuration &lt;&lt; 16) |</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_CLKDivision &lt;&lt; 20) |</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_DataLatency &lt;&lt; 24) |</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;             FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AccessMode;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a> == <a class="code" href="group__FSMC__Extended__Mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a>)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AddressSetupTime));</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AddressHoldTime));</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_DataSetupTime));</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_CLKDivision));</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_DataLatency));</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AccessMode));</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank] =</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;              (uint32_t)FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AddressSetupTime |</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AddressHoldTime &lt;&lt; 4 )|</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_DataSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_CLKDivision &lt;&lt; 20) |</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_DataLatency &lt;&lt; 24) |</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;               FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AccessMode;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank] = 0x0FFFFFFF;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;}</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  *         which will be initialized.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__FSMC.html#gaf33e6dfc34f62d16a0cb416de9e83d28">  225</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a>(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">/* Reset NOR/SRAM Init structure parameters values */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a> = <a class="code" href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_DataAddressMux</a> = <a class="code" href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a> = <a class="code" href="group__FSMC__Memory__Type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a> = <a class="code" href="group__FSMC__Data__Width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_BurstAccessMode</a> = <a class="code" href="group__FSMC__Burst__Access__Mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_AsynchronousWait</a> = <a class="code" href="group__FSMC__AsynchronousWait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_WaitSignalPolarity</a> = <a class="code" href="group__FSMC__Wait__Signal__Polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_WrapMode</a> = <a class="code" href="group__FSMC__Wrap__Mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_WaitSignalActive</a> = <a class="code" href="group__FSMC__Wait__Timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_WriteOperation</a> = <a class="code" href="group__FSMC__Write__Operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_WaitSignal</a> = <a class="code" href="group__FSMC__Wait__Signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a> = <a class="code" href="group__FSMC__Extended__Mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_WriteBurst</a> = <a class="code" href="group__FSMC__Write__Burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> = 0xF;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> = 0xF;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> = 0xFF;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a> = 0xF;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> = 0xF;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> = 0xF;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a> = <a class="code" href="group__FSMC__Access__Mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> = 0xF;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> = 0xF;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> = 0xFF;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a> = 0xF;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> = 0xF;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> = 0xF;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  FSMC_NORSRAMInitStruct<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">-&gt;</a><a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">-&gt;</a><a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a> = <a class="code" href="group__FSMC__Access__Mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  * @brief  Enables or disables the specified NOR/SRAM Memory Bank.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__FSMC.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">  268</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a>(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(FSMC_Bank));</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">/* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] |= <a class="code" href="group__FSMC.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">/* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] &amp;= <a class="code" href="group__FSMC.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  }</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/** @defgroup FSMC_Group2 NAND Controller functions</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> *  @brief   NAND Controller functions </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">                    NAND Controller functions</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> The following sequence should be followed to configure the FSMC to interface with</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> 8-bit or 16-bit NAND memory connected to the NAND Bank:</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">   1. Enable the clock for the FSMC and associated GPIOs using the following functions:</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">          RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">          RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">   2. FSMC pins configuration </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">       - Connect the involved FSMC pins to AF12 using the following function </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">          GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">       - Configure these FSMC pins in alternate function mode by calling the function</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">          GPIO_Init();    </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">       </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">   3. Declare a FSMC_NANDInitTypeDef structure, for example:</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">          FSMC_NANDInitTypeDef  FSMC_NANDInitStructure;</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">      and fill the FSMC_NANDInitStructure variable with the allowed values of</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">      the structure member.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">      </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">   4. Initialize the NAND Controller by calling the function</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">          FSMC_NANDInit(&amp;FSMC_NANDInitStructure); </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">   5. Then enable the NAND Bank, for example:</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">          FSMC_NANDCmd(FSMC_Bank3_NAND, ENABLE);  </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">   6. At this stage you can read/write from/to the memory connected to the NAND Bank. </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">@note To enable the Error Correction Code (ECC), you have to use the function</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">          FSMC_NANDECCCmd(FSMC_Bank3_NAND, ENABLE);  </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">      and to get the current ECC value you have to use the function</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">          ECCval = FSMC_GetECC(FSMC_Bank3_NAND); </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  * @brief  Deinitializes the FSMC NAND Banks registers to their default reset values.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__FSMC.html#gafb749503293474a68555961bd8f120e1">  339</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a>(uint32_t FSMC_Bank)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">/* Check the parameter */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(FSMC_Bank));</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">/* Set the FSMC_Bank2 registers to their reset values */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 = 0x00000018;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 = 0x00000040;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PMEM2 = 0xFCFCFCFC;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PATT2 = 0xFCFCFCFC;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="comment">/* FSMC_Bank3_NAND */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="comment">/* Set the FSMC_Bank3 registers to their reset values */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 = 0x00000018;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 = 0x00000040;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PMEM3 = 0xFCFCFCFC;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PATT3 = 0xFCFCFCFC;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  }</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  * @brief  Initializes the FSMC NAND Banks according to the specified parameters</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">  *         in the FSMC_NANDInitStruct.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">  * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  *         contains the configuration information for the FSMC NAND specified Banks.                       </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">  370</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a>(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;{</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct-&gt;FSMC_Bank));</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct-&gt;FSMC_Waitfeature));</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct-&gt;FSMC_MemoryDataWidth));</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct-&gt;FSMC_ECC));</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct-&gt;FSMC_ECCPageSize));</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct-&gt;FSMC_TCLRSetupTime));</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct-&gt;FSMC_TARSetupTime));</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="comment">/* Set the tmppcr value according to FSMC_NANDInitStruct parameters */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  tmppcr = (uint32_t)FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a> |</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            <a class="code" href="group__FSMC.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a> |</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a> |</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">FSMC_ECC</a> |</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;            FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_ECCPageSize</a> |</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            (FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a> &lt;&lt; 9 )|</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            (FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a> &lt;&lt; 13);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">/* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  tmppmem = (uint32_t)FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> |</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            (FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;            (FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            (FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> &lt;&lt; 24);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">/* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  tmppatt = (uint32_t)FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> |</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            (FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            (FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            (FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> &lt;&lt; 24);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">if</span>(FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a> == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  {</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="comment">/* FSMC_Bank2_NAND registers configuration */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 = tmppcr;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PMEM2 = tmppmem;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PATT2 = tmppatt;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="comment">/* FSMC_Bank3_NAND registers configuration */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 = tmppcr;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PMEM3 = tmppmem;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PATT3 = tmppatt;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">  * @brief  Fills each FSMC_NANDInitStruct member with its default value.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">  * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef structure which</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  *         will be initialized.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga8283ad94ad8e83d49d5b77d1c7e17862">  435</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a>(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;{</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Reset NAND Init structure parameters values */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a> = <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a> = <a class="code" href="group__FSMC__Wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a> = <a class="code" href="group__FSMC__Data__Width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">FSMC_ECC</a> = <a class="code" href="group__FSMC__ECC.html#ga9a3264c0718f5023fd106abea7ef806d">FSMC_ECC_Disable</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_ECCPageSize</a> = <a class="code" href="group__FSMC__ECC__Page__Size.html#gaaa1661267b44e6728fa64aca79de54b3">FSMC_ECCPageSize_256Bytes</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a> = 0x0;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a> = 0x0;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  FSMC_NANDInitStruct<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  * @brief  Enables or disables the specified NAND Memory Bank.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND </span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga33ec7c39ea4d42e92c72c6e517d8235c">  464</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a>(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;{</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(FSMC_Bank));</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  {</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="comment">/* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 |= <a class="code" href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    }</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 |= <a class="code" href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    }</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">/* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 &amp;= <a class="code" href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 &amp;= <a class="code" href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;}</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  * @brief  Enables or disables the FSMC NAND ECC feature.</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND </span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  * @param  NewState: new state of the FSMC NAND ECC feature.  </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga5800301fc39bbe998a18ebd9ff191cdc">  504</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a>(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;{</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(FSMC_Bank));</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">/* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    {</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 |= <a class="code" href="group__FSMC.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 |= <a class="code" href="group__FSMC.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  }</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="comment">/* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 &amp;= <a class="code" href="group__FSMC.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    }</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 &amp;= <a class="code" href="group__FSMC.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;}</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">  * @brief  Returns the error correction code register value.</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">  * @retval The Error Correction Code (ECC) value.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__FSMC.html#gaad6d4f5b5a41684ce053fea55bdb98d8">  543</a></span>&#160;uint32_t <a class="code" href="group__FSMC.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a>(uint32_t FSMC_Bank)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  uint32_t eccval = 0x00000000;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">/* Get the ECCR2 register value */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    eccval = <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;ECCR2;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  {</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="comment">/* Get the ECCR3 register value */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    eccval = <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;ECCR3;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  }</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">/* Return the error correction code value */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">return</span>(eccval);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/** @defgroup FSMC_Group3 PCCARD Controller functions</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> *  @brief   PCCARD Controller functions </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">                    PCCARD Controller functions</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> The following sequence should be followed to configure the FSMC to interface with</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> 16-bit PC Card compatible memory connected to the PCCARD Bank:</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">   1. Enable the clock for the FSMC and associated GPIOs using the following functions:</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">          RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">          RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">   2. FSMC pins configuration </span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">       - Connect the involved FSMC pins to AF12 using the following function </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">          GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">       - Configure these FSMC pins in alternate function mode by calling the function</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">          GPIO_Init();    </span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">       </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">   3. Declare a FSMC_PCCARDInitTypeDef structure, for example:</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">          FSMC_PCCARDInitTypeDef  FSMC_PCCARDInitStructure;</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">      and fill the FSMC_PCCARDInitStructure variable with the allowed values of</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">      the structure member.</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">      </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">   4. Initialize the PCCARD Controller by calling the function</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">          FSMC_PCCARDInit(&amp;FSMC_PCCARDInitStructure); </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">   5. Then enable the PCCARD Bank:</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">          FSMC_PCCARDCmd(ENABLE);  </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">   6. At this stage you can read/write from/to the memory connected to the PCCARD Bank. </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">  * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">  * @param  None                       </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">  607</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;{</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="comment">/* Set the FSMC_Bank4 registers to their reset values */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 = 0x00000018;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 = 0x00000000;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PMEM4 = 0xFCFCFCFC;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PATT4 = 0xFCFCFCFC;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PIO4 = 0xFCFCFCFC;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">  * @brief  Initializes the FSMC PCCARD Bank according to the specified parameters</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">  *         in the FSMC_PCCARDInitStruct.</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">  * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">  *         that contains the configuration information for the FSMC PCCARD Bank.                       </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__FSMC.html#gacee1351363e7700a296faa1734a910aa">  624</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a>(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct-&gt;FSMC_Waitfeature));</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_TCLRSetupTime));</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_TARSetupTime));</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="comment">/* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;FSMC_Waitfeature |</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                     <a class="code" href="group__FSMC__Data__Width.html#ga65d85c3072e6790ae760ca2248e46df6">FSMC_MemoryDataWidth_16b</a> |</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;FSMC_TCLRSetupTime &lt;&lt; 9) |</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;FSMC_TARSetupTime &lt;&lt; 13);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="comment">/* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PMEM4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_SetupTime |</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_WaitSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HoldSetupTime &lt;&lt; 16)|</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HiZSetupTime &lt;&lt; 24);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="comment">/* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PATT4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_SetupTime |</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_WaitSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HoldSetupTime &lt;&lt; 16)|</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HiZSetupTime &lt;&lt; 24);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="comment">/* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PIO4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_SetupTime |</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_WaitSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HoldSetupTime &lt;&lt; 16)|</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HiZSetupTime &lt;&lt; 24);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">  * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">  * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef structure</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">  *         which will be initialized.</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">  676</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a>(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;{</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="comment">/* Reset PCCARD Init structure parameters values */</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a> = <a class="code" href="group__FSMC__Wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a> = 0x0;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a> = 0x0;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  FSMC_PCCARDInitStruct<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">-&gt;</a><a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">-&gt;</a><a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">  * @brief  Enables or disables the PCCARD Memory Bank.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">  * @param  NewState: new state of the PCCARD Memory Bank.  </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga2d410151ceb3428c6a1bf374a0472cde">  702</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a>(FunctionalState NewState)</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;{</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  {</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">/* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 |= <a class="code" href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="comment">/* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 &amp;= <a class="code" href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  }</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;}</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/** @defgroup FSMC_Group4  Interrupts and flags management functions</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"> *  @brief    Interrupts and flags management functions</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">                     Interrupts and flags management functions</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">  * @brief  Enables or disables the specified FSMC interrupts.</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND </span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">  *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">  * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">  *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">  *            @arg FSMC_IT_Level: Level edge detection interrupt.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">  *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">  * @param  NewState: new state of the specified FSMC interrupts.</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga217027ae3cd213b9076b6a1be197064c">  749</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;{</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_IT_BANK(FSMC_Bank));</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_IT(FSMC_IT));</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank2 interrupts */</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 |= FSMC_IT;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank3 interrupts */</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 |= FSMC_IT;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank4 interrupts */</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 |= FSMC_IT;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    }</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  }</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank2 interrupts */</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    {</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 &amp;= (uint32_t)~FSMC_IT;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    }</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank3 interrupts */</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 &amp;= (uint32_t)~FSMC_IT;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    }</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank4 interrupts */</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 &amp;= (uint32_t)~FSMC_IT;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  }</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;}</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">  * @brief  Checks whether the specified FSMC flag is set or not.</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">  *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">  * @param  FSMC_FLAG: specifies the flag to check.</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">  *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">  *            @arg FSMC_FLAG_Level: Level detection Flag.</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">  *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">  *            @arg FSMC_FLAG_FEMPT: Fifo empty Flag. </span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">  * @retval The new state of FSMC_FLAG (SET or RESET).</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__FSMC.html#gae00355115b078f483f0771057bb849c4">  809</a></span>&#160;FlagStatus <a class="code" href="group__FSMC.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;{</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  FlagStatus bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  uint32_t tmpsr = 0x00000000;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_GETFLAG_BANK(FSMC_Bank));</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_GET_FLAG(FSMC_FLAG));</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  }</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  }</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  {</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  }</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="comment">/* Get the flag status */</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">if</span> ((tmpsr &amp; FSMC_FLAG) != (uint16_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> )</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  {</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  }</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  }</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="comment">/* Return the flag status */</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;}</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">  * @brief  Clears the FSMC&#39;s pending flags.</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">  *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">  * @param  FSMC_FLAG: specifies the flag to clear.</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">  *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">  *            @arg FSMC_FLAG_Level: Level detection Flag.</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">  *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga697618f2de0ad9a8a82461ddbebd5264">  859</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;{</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_GETFLAG_BANK(FSMC_Bank));</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  {</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 &amp;= ~FSMC_FLAG;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  }</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  {</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 &amp;= ~FSMC_FLAG;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  }</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  {</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 &amp;= ~FSMC_FLAG;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  }</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;}</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">  * @brief  Checks whether the specified FSMC interrupt has occurred or not.</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND </span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">  *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">  * @param  FSMC_IT: specifies the FSMC interrupt source to check.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">  *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">  *            @arg FSMC_IT_Level: Level edge detection interrupt.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">  *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">  * @retval The new state of FSMC_IT (SET or RESET).</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__FSMC.html#ga7fce9ca889d33cd8b8b7413875dd4d73">  894</a></span>&#160;ITStatus <a class="code" href="group__FSMC.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;{</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  ITStatus bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_IT_BANK(FSMC_Bank));</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_GET_IT(FSMC_IT));</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  {</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  }</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  {</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  }</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  }</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  itstatus = tmpsr &amp; FSMC_IT;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  itenable = tmpsr &amp; (FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keywordflow">if</span> ((itstatus != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)  &amp;&amp; (itenable != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  {</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  }</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  {</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  }</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;}</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">  * @brief  Clears the FSMC&#39;s interrupt pending bits.</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">  * @param  FSMC_Bank: specifies the FSMC Bank to be used</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">  *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">  * @param  FSMC_IT: specifies the interrupt pending bit to clear.</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">  *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">  *            @arg FSMC_IT_Level: Level edge detection interrupt.</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">  *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__FSMC.html#gad9387e7674b8a376256a3378649e004e">  945</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__FSMC.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;{</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_IT_BANK(FSMC_Bank));</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_IT(FSMC_IT));</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  {</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 &amp;= ~(FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  }</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  {</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 &amp;= ~(FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  }</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 &amp;= ~(FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  }</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;}</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aef0e381a5fbf637ad892903889a63583"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00120">stm32f4xx_fsmc.h:120</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a9830626a2ab6b45fa384adbc5c55eb69"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00160">stm32f4xx_fsmc.h:160</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9178fc2849ddd6277a0dd2655c8b600c"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FSMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00108">stm32f4xx_fsmc.h:108</a></div></div>
<div class="ttc" id="group__FSMC_html_ga9c27816e8b17394c9ee1ce9298917b4a"><div class="ttname"><a href="group__FSMC.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a></div><div class="ttdeci">void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStru...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00143">stm32f4xx_fsmc.c:143</a></div></div>
<div class="ttc" id="group__FSMC__Wrap__Mode_html_ga6041f0d3055ea3811a5a19560092f266"><div class="ttname"><a href="group__FSMC__Wrap__Mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a></div><div class="ttdeci">#define FSMC_WrapMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00361">stm32f4xx_fsmc.h:361</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01222">stm32f4xx.h:1222</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_abf4f8b523317ce9a2e079c2b5ac1d857"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00154">stm32f4xx_fsmc.h:154</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_ab9fd4e9d4db1fc098d5f4ccffb80bf61"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00194">stm32f4xx_fsmc.h:194</a></div></div>
<div class="ttc" id="group__FSMC__Data__Address__Bus__Multiplexing_html_ga1dd4d12e63aaf29dbb8ae4b613f2aa15"><div class="ttname"><a href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a></div><div class="ttdeci">#define FSMC_DataAddressMux_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00291">stm32f4xx_fsmc.h:291</a></div></div>
<div class="ttc" id="group__FSMC__Memory__Type_html_ga8b9390abe7c281947c550bf4365649e5"><div class="ttname"><a href="group__FSMC__Memory__Type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a></div><div class="ttdeci">#define FSMC_MemoryType_NOR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00304">stm32f4xx_fsmc.h:304</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01218">stm32f4xx.h:1218</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_ae39ab3cbe94c85c5614018cd0fc40094"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00167">stm32f4xx_fsmc.h:167</a></div></div>
<div class="ttc" id="group__FSMC_html_ga74722cb031b5a30c066e627474507e1e"><div class="ttname"><a href="group__FSMC.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a></div><div class="ttdeci">#define BCR_MBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00047">stm32f4xx_fsmc.c:47</a></div></div>
<div class="ttc" id="group__FSMC__AsynchronousWait_html_ga36c0dad6fe6c0e01632d3312c8f4c4cb"><div class="ttname"><a href="group__FSMC__AsynchronousWait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a></div><div class="ttdeci">#define FSMC_AsynchronousWait_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00339">stm32f4xx_fsmc.h:339</a></div></div>
<div class="ttc" id="group__FSMC_html_ga697618f2de0ad9a8a82461ddbebd5264"><div class="ttname"><a href="group__FSMC.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a></div><div class="ttdeci">void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Clears the FSMC&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00859">stm32f4xx_fsmc.c:859</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3726a70e62c3e7d5172296e88d36cfe4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00132">stm32f4xx_fsmc.h:132</a></div></div>
<div class="ttc" id="group__FSMC_html_ga298d32354d8909737fa2db42cec1d343"><div class="ttname"><a href="group__FSMC.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a></div><div class="ttdeci">#define BCR_FACCEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00049">stm32f4xx_fsmc.c:49</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a96d5a1d02a42f194b9d5ebaae46dd3d7"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00204">stm32f4xx_fsmc.h:204</a></div></div>
<div class="ttc" id="group__FSMC_html_ga8283ad94ad8e83d49d5b77d1c7e17862"><div class="ttname"><a href="group__FSMC.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a></div><div class="ttdeci">void FSMC_NANDStructInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Fills each FSMC_NANDInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00435">stm32f4xx_fsmc.c:435</a></div></div>
<div class="ttc" id="group__FSMC_html_ga5800301fc39bbe998a18ebd9ff191cdc"><div class="ttname"><a href="group__FSMC.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a></div><div class="ttdeci">void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the FSMC NAND ECC feature. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00504">stm32f4xx_fsmc.c:504</a></div></div>
<div class="ttc" id="group__FSMC_html_ga5d750aba62d7faea82ce2b133f3ba84e"><div class="ttname"><a href="group__FSMC.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a></div><div class="ttdeci">#define PCR_ECCEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00055">stm32f4xx_fsmc.c:55</a></div></div>
<div class="ttc" id="group__FSMC_html_ga9f81ccc4e126c11f1eb33077b1a68e6f"><div class="ttname"><a href="group__FSMC.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a></div><div class="ttdeci">void FSMC_NANDInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00370">stm32f4xx_fsmc.c:370</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3a876d65250ab693595b9b840ad63676"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">uint32_t FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00125">stm32f4xx_fsmc.h:125</a></div></div>
<div class="ttc" id="group__FSMC__Wait__feature_html_ga8a31f05576e66546fbbcdb06ff67da7d"><div class="ttname"><a href="group__FSMC__Wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a></div><div class="ttdeci">#define FSMC_Waitfeature_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00500">stm32f4xx_fsmc.h:500</a></div></div>
<div class="ttc" id="group__FSMC__Extended__Mode_html_gaef9ff4c81a52fdb0471d2c4422271d2a"><div class="ttname"><a href="group__FSMC__Extended__Mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00406">stm32f4xx_fsmc.h:406</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_ab9fd4e9d4db1fc098d5f4ccffb80bf61"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00216">stm32f4xx_fsmc.h:216</a></div></div>
<div class="ttc" id="group__FSMC_html_gaab3e6648e8a584e73785361ac960eded"><div class="ttname"><a href="group__FSMC.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a></div><div class="ttdeci">void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00116">stm32f4xx_fsmc.c:116</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1fbd19341b882de69c3026234eff037a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00140">stm32f4xx_fsmc.h:140</a></div></div>
<div class="ttc" id="group__FSMC_html_ga7fce9ca889d33cd8b8b7413875dd4d73"><div class="ttname"><a href="group__FSMC.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a></div><div class="ttdeci">ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Checks whether the specified FSMC interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00894">stm32f4xx_fsmc.c:894</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00185">stm32f4xx_fsmc.h:185</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a8c62c50435a67ef4de2f27b539c4c851"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00059">stm32f4xx_fsmc.h:59</a></div></div>
<div class="ttc" id="group__FSMC_html_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><div class="ttname"><a href="group__FSMC.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a></div><div class="ttdeci">void FSMC_PCCARDDeInit(void)</div><div class="ttdoc">Deinitializes the FSMC PCCARD Bank registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00607">stm32f4xx_fsmc.c:607</a></div></div>
<div class="ttc" id="group__FSMC_html_ga2d410151ceb3428c6a1bf374a0472cde"><div class="ttname"><a href="group__FSMC.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a></div><div class="ttdeci">void FSMC_PCCARDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PCCARD Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00702">stm32f4xx_fsmc.c:702</a></div></div>
<div class="ttc" id="group__FSMC_html_gad9387e7674b8a376256a3378649e004e"><div class="ttname"><a href="group__FSMC.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a></div><div class="ttdeci">void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Clears the FSMC&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00945">stm32f4xx_fsmc.c:945</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9d18e112e4c644279e211c4a92dcd9a3"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00138">stm32f4xx_fsmc.h:138</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_a9ecc2cc3ec6462a8a86e545c9b8ff3cf"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00213">stm32f4xx_fsmc.h:213</a></div></div>
<div class="ttc" id="group__FSMC__ECC__Page__Size_html_gaaa1661267b44e6728fa64aca79de54b3"><div class="ttname"><a href="group__FSMC__ECC__Page__Size.html#gaaa1661267b44e6728fa64aca79de54b3">FSMC_ECCPageSize_256Bytes</a></div><div class="ttdeci">#define FSMC_ECCPageSize_256Bytes</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00523">stm32f4xx_fsmc.h:523</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9f46fdb3f72340b6584d34501c19dbd4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">uint32_t FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00135">stm32f4xx_fsmc.h:135</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__FSMC__ECC_html_ga9a3264c0718f5023fd106abea7ef806d"><div class="ttname"><a href="group__FSMC__ECC.html#ga9a3264c0718f5023fd106abea7ef806d">FSMC_ECC_Disable</a></div><div class="ttdeci">#define FSMC_ECC_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00512">stm32f4xx_fsmc.h:512</a></div></div>
<div class="ttc" id="group__FSMC__NORSRAM__Bank_html_ga514a05828041fa1a13d464c9e4a0a4a9"><div class="ttname"><a href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a></div><div class="ttdeci">#define FSMC_Bank1_NORSRAM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00241">stm32f4xx_fsmc.h:241</a></div></div>
<div class="ttc" id="group__FSMC__Extended__Mode_html_ga5a1f1acdc44328158f59012748980dd3"><div class="ttname"><a href="group__FSMC__Extended__Mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00405">stm32f4xx_fsmc.h:405</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal__Polarity_html_ga7dc72fdfc6225e5daa9b8efee8dff49f"><div class="ttname"><a href="group__FSMC__Wait__Signal__Polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a></div><div class="ttdeci">#define FSMC_WaitSignalPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00350">stm32f4xx_fsmc.h:350</a></div></div>
<div class="ttc" id="group__FSMC_html_gae00355115b078f483f0771057bb849c4"><div class="ttname"><a href="group__FSMC.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Checks whether the specified FSMC flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00809">stm32f4xx_fsmc.c:809</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_ab1fc3b07b6286b4974690191231f2773"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00220">stm32f4xx_fsmc.h:220</a></div></div>
<div class="ttc" id="group__FSMC__Write__Operation_html_ga2478beb6dd8861b34a16b8a57a795e56"><div class="ttname"><a href="group__FSMC__Write__Operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a></div><div class="ttdeci">#define FSMC_WriteOperation_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00384">stm32f4xx_fsmc.h:384</a></div></div>
<div class="ttc" id="group__FSMC__Memory__Type_html_ga8a24e8da42e67dcf6fb2f43659aa49cf"><div class="ttname"><a href="group__FSMC__Memory__Type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a></div><div class="ttdeci">#define FSMC_MemoryType_SRAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00302">stm32f4xx_fsmc.h:302</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00101">stm32f4xx_fsmc.h:101</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a725f883015c7b7a94917b12e6dc79ee2"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a></div><div class="ttdeci">uint32_t FSMC_ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00191">stm32f4xx_fsmc.h:191</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Timing_html_ga62c6855a7cc65b20024085f09cdc65e8"><div class="ttname"><a href="group__FSMC__Wait__Timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a></div><div class="ttdeci">#define FSMC_WaitSignalActive_BeforeWaitState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00372">stm32f4xx_fsmc.h:372</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a656a0608f822088c5a94c926447a5e06"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">uint32_t FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00073">stm32f4xx_fsmc.h:73</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a11e5eff4e9915ddeac992c283094ae37"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">uint32_t FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00081">stm32f4xx_fsmc.h:81</a></div></div>
<div class="ttc" id="group__FSMC_html_ga77fb3dbb94b45bf205281a3b8c7c57db"><div class="ttname"><a href="group__FSMC.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a></div><div class="ttdeci">#define PCR_ECCEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00054">stm32f4xx_fsmc.c:54</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1b4af656a06371a567ccf494274c1261"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00112">stm32f4xx_fsmc.h:112</a></div></div>
<div class="ttc" id="group__FSMC__Data__Width_html_ga65d85c3072e6790ae760ca2248e46df6"><div class="ttname"><a href="group__FSMC__Data__Width.html#ga65d85c3072e6790ae760ca2248e46df6">FSMC_MemoryDataWidth_16b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_16b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00317">stm32f4xx_fsmc.h:317</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_ae220905040829fa65a833ddbae7fa119"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00054">stm32f4xx_fsmc.h:54</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_aec43dfa3b0c0ef09b02ac1b27cac92c7"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00202">stm32f4xx_fsmc.h:202</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a39ac3b708e861c1137a72ed0f7ede7ae"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00104">stm32f4xx_fsmc.h:104</a></div></div>
<div class="ttc" id="group__FSMC__Write__Burst_html_ga65a49ecd05b3a128e8908c6a625adae7"><div class="ttname"><a href="group__FSMC__Write__Burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a></div><div class="ttdeci">#define FSMC_WriteBurst_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00418">stm32f4xx_fsmc.h:418</a></div></div>
<div class="ttc" id="group__FSMC_html_gaad6d4f5b5a41684ce053fea55bdb98d8"><div class="ttname"><a href="group__FSMC.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a></div><div class="ttdeci">uint32_t FSMC_GetECC(uint32_t FSMC_Bank)</div><div class="ttdoc">Returns the error correction code register value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00543">stm32f4xx_fsmc.c:543</a></div></div>
<div class="ttc" id="group__FSMC__Access__Mode_html_gae0f299b51c12257311694c4a8f5c00c3"><div class="ttname"><a href="group__FSMC__Access__Mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a></div><div class="ttdeci">#define FSMC_AccessMode_A</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00477">stm32f4xx_fsmc.h:477</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal_html_gaf809e339f1cdc9d0a815fd98712e9ee3"><div class="ttname"><a href="group__FSMC__Wait__Signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a></div><div class="ttdeci">#define FSMC_WaitSignal_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00395">stm32f4xx_fsmc.h:395</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_gaf72def0732c026b0245d721ee371c85b"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a></div><div class="ttdeci">#define FSMC_Bank3_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00253">stm32f4xx_fsmc.h:253</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a543a5c385820244e5f3b5a96b3b79f46"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00093">stm32f4xx_fsmc.h:93</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a947aed7df4d7c0d0959e1af373780b44"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00049">stm32f4xx_fsmc.h:49</a></div></div>
<div class="ttc" id="group__FSMC_html_gacee1351363e7700a296faa1734a910aa"><div class="ttname"><a href="group__FSMC.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a></div><div class="ttdeci">void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00624">stm32f4xx_fsmc.c:624</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00090">stm32f4xx_fsmc.h:90</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a4258c6027193e72763ab139cfd3af065"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">uint32_t FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00069">stm32f4xx_fsmc.h:69</a></div></div>
<div class="ttc" id="group__FSMC_html_gaf33e6dfc34f62d16a0cb416de9e83d28"><div class="ttname"><a href="group__FSMC.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a></div><div class="ttdeci">void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Fills each FSMC_NORSRAMInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00225">stm32f4xx_fsmc.c:225</a></div></div>
<div class="ttc" id="group__FSMC_html_ga7a64ba0e0545b3f1913c9d1d28c05e62"><div class="ttname"><a href="group__FSMC.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a></div><div class="ttdeci">void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Fills each FSMC_PCCARDInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00676">stm32f4xx_fsmc.c:676</a></div></div>
<div class="ttc" id="group__FSMC__Burst__Access__Mode_html_ga26fc544945415e350563a9b00684850c"><div class="ttname"><a href="group__FSMC__Burst__Access__Mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a></div><div class="ttdeci">#define FSMC_BurstAccessMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00328">stm32f4xx_fsmc.h:328</a></div></div>
<div class="ttc" id="group__FSMC_html_ga33ec7c39ea4d42e92c72c6e517d8235c"><div class="ttname"><a href="group__FSMC.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a></div><div class="ttdeci">void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NAND Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00464">stm32f4xx_fsmc.c:464</a></div></div>
<div class="ttc" id="group__FSMC_html_gafb749503293474a68555961bd8f120e1"><div class="ttname"><a href="group__FSMC.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a></div><div class="ttdeci">void FSMC_NANDDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">Deinitializes the FSMC NAND Banks registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00339">stm32f4xx_fsmc.c:339</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_ad3bf6a882f03e3406149d94585dce78e"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00229">stm32f4xx_fsmc.h:229</a></div></div>
<div class="ttc" id="group__FSMC_html_ga3c5233208c7403c4ab1751912519fb2b"><div class="ttname"><a href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a></div><div class="ttdeci">#define PCR_PBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00053">stm32f4xx_fsmc.c:53</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a62dd24d87fe026df5e35dc58a00988b4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">uint32_t FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00116">stm32f4xx_fsmc.h:116</a></div></div>
<div class="ttc" id="group__FSMC_html_ga217027ae3cd213b9076b6a1be197064c"><div class="ttname"><a href="group__FSMC.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a></div><div class="ttdeci">void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified FSMC interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00749">stm32f4xx_fsmc.c:749</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_af7faa84a2f52410da02302eb2f48507a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">uint32_t FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00128">stm32f4xx_fsmc.h:128</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a9ecc2cc3ec6462a8a86e545c9b8ff3cf"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00182">stm32f4xx_fsmc.h:182</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga422986101f42a8811ae89ac69deb2759"><div class="ttname"><a href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a></div><div class="ttdeci">#define FSMC_Bank1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01219">stm32f4xx.h:1219</a></div></div>
<div class="ttc" id="group__FSMC_html_ga6190926e03187065960cdbe9353632be"><div class="ttname"><a href="group__FSMC.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a></div><div class="ttdeci">#define BCR_MBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00048">stm32f4xx_fsmc.c:48</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_aec43dfa3b0c0ef09b02ac1b27cac92c7"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00225">stm32f4xx_fsmc.h:225</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a55c67a186e64de7086510dca7538db2a"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">FSMC_NANDInitTypeDef::FSMC_ECC</a></div><div class="ttdeci">uint32_t FSMC_ECC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00188">stm32f4xx_fsmc.h:188</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a3b0b076d6c5cae5a023aba6d74ffb1b7"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">uint32_t FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00148">stm32f4xx_fsmc.h:148</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NANDInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00179">stm32f4xx_fsmc.h:179</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a015f5751cbb8c607102d8c735988c5c7"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00064">stm32f4xx_fsmc.h:64</a></div></div>
<div class="ttc" id="group__FSMC_html_gaf02a07b484782f398b0684f0f0372f2f"><div class="ttname"><a href="group__FSMC.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a></div><div class="ttdeci">#define PCR_MEMORYTYPE_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00056">stm32f4xx_fsmc.c:56</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_ab40afbbbeb92dd80001c6dfbb1f26492"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">uint32_t FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00097">stm32f4xx_fsmc.h:97</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_ab1fc3b07b6286b4974690191231f2773"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00198">stm32f4xx_fsmc.h:198</a></div></div>
<div class="ttc" id="group__FSMC_html_ga99ff48346c662edaacb98c754dbe8ce1"><div class="ttname"><a href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a></div><div class="ttdeci">#define PCR_PBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00052">stm32f4xx_fsmc.c:52</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_a96d5a1d02a42f194b9d5ebaae46dd3d7"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00227">stm32f4xx_fsmc.h:227</a></div></div>
<div class="ttc" id="group__FSMC_html_gaf943f0f2680168d3a95a3c2c9f3eca2a"><div class="ttname"><a href="group__FSMC.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a></div><div class="ttdeci">void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NOR/SRAM Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00268">stm32f4xx_fsmc.c:268</a></div></div>
<div class="ttc" id="group__FSMC__Data__Width_html_ga5753e089830f19af70a724766e3c329f"><div class="ttname"><a href="group__FSMC__Data__Width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_8b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00316">stm32f4xx_fsmc.h:316</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
