Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Mar 16 11:31:24 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file posedge_check_output_control_sets_placed.rpt
| Design       : posedge_check_output
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              53 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | dbf/load           | rst_IBUF         |                3 |             10 |
|  clk_IBUF_BUFG | ssd/sel[2]_i_1_n_0 | rst_IBUF         |                5 |             11 |
|  clk_IBUF_BUFG |                    | rst_IBUF         |               10 |             32 |
|  clk_IBUF_BUFG | ped                | rst_IBUF         |                8 |             32 |
+----------------+--------------------+------------------+------------------+----------------+


