(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[6138],{1262:function(e,t,l){"use strict";var r=l(7294),n=l(2263);t.Z=function(e){var t=e.children,l=e.fallback;return(0,n.Z)().isClient&&null!=t?r.createElement(r.Fragment,null,t()):l||null}},2652:function(e,t,l){"use strict";l.r(t);var r=l(7294),n=l(3575);l(9105),l(1262);t.default=function(){return r.createElement(n.Z,null,r.createElement("div",{class:"schedule"},r.createElement("div",{class:"center"},r.createElement("h2",null,"Tentative Schedule")),r.createElement("table",{class:"tg"},r.createElement("thead",null,r.createElement("tr",null,r.createElement("th",null,"Week"),r.createElement("th",null,"Date"),r.createElement("th",null,"Topic"),r.createElement("th",null,"Lab Material"),r.createElement("th",null,"Handouts"))),r.createElement("tbody",null,r.createElement("tr",null,r.createElement("td",null,"Week - 0"),r.createElement("td",null,"18th May"),r.createElement("td",null,"Introduction to Quartus"),r.createElement("td",null,r.createElement("ul",null,r.createElement("li",null,r.createElement("a",{href:"/docs/resources/video/vid#intoduction-to-vhdl"},"Introduction to VHDL by Prof. Dinesh Sharma \ud83d\udcfd")),r.createElement("li",null,r.createElement("a",{href:"/docs/resources/video/vid#structural-description"},"Structural Description by Prof. Dinesh Sharma \ud83d\udcfd")),r.createElement("li",null,r.createElement("a",{href:"/docs/resources/video/vid#structural-description-of-full-adder"},"Structural description of Full Adder by Prof. Dinesh Sharma \ud83d\udcfd")),r.createElement("li",null,r.createElement("a",{href:"/docs/resources/video/vid#full-adder-testbench"},"Full Adder Testbench by Prof. Dinesh Sharma \ud83d\udcfd")),r.createElement("li",null,r.createElement("a",{href:"/docs/resources/document/docx#vhdl-tutorial-by-peter-j-ashenden"},"VHDL_by_Peter_J_Ashenden.pdf \ud83d\udcc3")),r.createElement("li",null,r.createElement("a",{href:"/docs/resources/video/vid#quartus-design-flow"},"Quartus Design Flow \ud83d\udcfd")),r.createElement("li",null,r.createElement("a",{href:"https://drive.google.com/file/d/1ZX0LsPrMYZ7ptjk5pR7CvHEC6T98vQ_6/view?usp=sharing"},"Lab Manual \ud83d\udcd6")),r.createElement("li",null,r.createElement("a",{href:"https://drive.google.com/file/d/1iRRAA6KOTA7W6FWS6kpBOQgC0bC9nBu0/view?usp=sharing"},"Full Adder Demo Resources \ud83d\udcc1")),r.createElement("li",null,r.createElement("a",{href:"https://drive.google.com/file/d/19Iwib5IX6pSqg1kfOYeKmhVsWxR0r5cw/view?usp=sharing"},"Tracefile Generation \ud83d\udcc1")),r.createElement("li",null,r.createElement("a",{href:"https://drive.google.com/file/d/1OIKWrYMkiYr5jgqyjTwuSZENV5hBw5pz/view?usp=sharing"},"Using Quartus for project generation and simulation.pdf")),r.createElement("li",null,r.createElement("a",{href:"https://drive.google.com/file/d/1C9z0CURBjsMD29p7cgTR8qaGSD0EVxdJ/view?usp=sharing"},"Max V Device support installation")))),r.createElement("td",null)),r.createElement("tr",null,r.createElement("td",{rowSpan:2},"Week - 1"),r.createElement("td",null,"23rd May"),r.createElement("td",{rowSpan:2},"Combinational Circuit - 1"),r.createElement("td",{rowSpan:2}),r.createElement("td",{rowSpan:2},r.createElement("a",{href:"/docs/Summer22/lab-handouts/exp-1-sc"},"Priority Encoder"))),r.createElement("tr",null,r.createElement("td",null,"25th May"))))))}}}]);