{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552892787315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552892787316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 15:06:27 2019 " "Processing started: Mon Mar 18 15:06:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552892787316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892787316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pico_axilite -c pico_axilite " "Command: quartus_map --read_settings_files=on --write_settings_files=off pico_axilite -c pico_axilite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892787316 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1552892787593 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pico_qsys.qsys " "Elaborating Qsys system entity \"pico_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892802314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:48 Progress: Loading pico_axilite_qsys/pico_qsys.qsys " "2019.03.18.15:06:48 Progress: Loading pico_axilite_qsys/pico_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892808734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:49 Progress: Reading input file " "2019.03.18.15:06:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892809197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:49 Progress: Adding RAM \[altera_avalon_onchip_memory2 16.0\] " "2019.03.18.15:06:49 Progress: Adding RAM \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892809387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:49 Progress: Parameterizing module RAM " "2019.03.18.15:06:49 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892809516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:49 Progress: Adding ROM \[altera_avalon_onchip_memory2 16.0\] " "2019.03.18.15:06:49 Progress: Adding ROM \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892809521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:49 Progress: Parameterizing module ROM " "2019.03.18.15:06:49 Progress: Parameterizing module ROM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892809522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:49 Progress: Adding clk_0 \[clock_source 16.0\] " "2019.03.18.15:06:49 Progress: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892809524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Parameterizing module clk_0 " "2019.03.18.15:06:50 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Adding led \[altera_avalon_pio 16.0\] " "2019.03.18.15:06:50 Progress: Adding led \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Parameterizing module led " "2019.03.18.15:06:50 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Adding pico_axilite_0 \[pico_axilite 1.0\] " "2019.03.18.15:06:50 Progress: Adding pico_axilite_0 \[pico_axilite 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Parameterizing module pico_axilite_0 " "2019.03.18.15:06:50 Progress: Parameterizing module pico_axilite_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Adding seg1 \[altera_avalon_pio 16.0\] " "2019.03.18.15:06:50 Progress: Adding seg1 \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Parameterizing module seg1 " "2019.03.18.15:06:50 Progress: Parameterizing module seg1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Adding seg2 \[altera_avalon_pio 16.0\] " "2019.03.18.15:06:50 Progress: Adding seg2 \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Parameterizing module seg2 " "2019.03.18.15:06:50 Progress: Parameterizing module seg2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Adding sw \[altera_avalon_pio 16.0\] " "2019.03.18.15:06:50 Progress: Adding sw \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Parameterizing module sw " "2019.03.18.15:06:50 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:50 Progress: Adding uart_0 \[altera_avalon_uart 16.0\] " "2019.03.18.15:06:50 Progress: Adding uart_0 \[altera_avalon_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892810964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:51 Progress: Parameterizing module uart_0 " "2019.03.18.15:06:51 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892811012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:51 Progress: Building connections " "2019.03.18.15:06:51 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892811013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:51 Progress: Parameterizing connections " "2019.03.18.15:06:51 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892811087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:51 Progress: Validating " "2019.03.18.15:06:51 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892811089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:06:52 Progress: Done reading input file " "2019.03.18.15:06:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892812244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pico_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892812938 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pico_qsys.pico_axilite_0: pico_axilite_0.conduit_end_0 must be exported, or connected to a matching conduit. " "Pico_qsys.pico_axilite_0: pico_axilite_0.conduit_end_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892812941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_qsys: Generating pico_qsys \"pico_qsys\" for QUARTUS_SYNTH " "Pico_qsys: Generating pico_qsys \"pico_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892814243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'pico_qsys_RAM' " "RAM: Starting RTL generation for module 'pico_qsys_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892819434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_RAM --dir=/tmp/alt7973_8659359229090950464.dir/0001_RAM_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0001_RAM_gen//pico_qsys_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_RAM --dir=/tmp/alt7973_8659359229090950464.dir/0001_RAM_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0001_RAM_gen//pico_qsys_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892819436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'pico_qsys_RAM' " "RAM: Done RTL generation for module 'pico_qsys_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892819734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"pico_qsys\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"pico_qsys\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892819740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Starting RTL generation for module 'pico_qsys_ROM' " "ROM: Starting RTL generation for module 'pico_qsys_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892819814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_ROM --dir=/tmp/alt7973_8659359229090950464.dir/0002_ROM_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0002_ROM_gen//pico_qsys_ROM_component_configuration.pl  --do_build_sim=0  \] " "ROM:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_ROM --dir=/tmp/alt7973_8659359229090950464.dir/0002_ROM_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0002_ROM_gen//pico_qsys_ROM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892819816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Done RTL generation for module 'pico_qsys_ROM' " "ROM: Done RTL generation for module 'pico_qsys_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: \"pico_qsys\" instantiated altera_avalon_onchip_memory2 \"ROM\" " "ROM: \"pico_qsys\" instantiated altera_avalon_onchip_memory2 \"ROM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'pico_qsys_led' " "Led: Starting RTL generation for module 'pico_qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_led --dir=/tmp/alt7973_8659359229090950464.dir/0003_led_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0003_led_gen//pico_qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_led --dir=/tmp/alt7973_8659359229090950464.dir/0003_led_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0003_led_gen//pico_qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'pico_qsys_led' " "Led: Done RTL generation for module 'pico_qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"pico_qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"pico_qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_axilite_0: \"pico_qsys\" instantiated pico_axilite \"pico_axilite_0\" " "Pico_axilite_0: \"pico_qsys\" instantiated pico_axilite \"pico_axilite_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg1: Starting RTL generation for module 'pico_qsys_seg1' " "Seg1: Starting RTL generation for module 'pico_qsys_seg1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg1:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_seg1 --dir=/tmp/alt7973_8659359229090950464.dir/0005_seg1_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0005_seg1_gen//pico_qsys_seg1_component_configuration.pl  --do_build_sim=0  \] " "Seg1:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_seg1 --dir=/tmp/alt7973_8659359229090950464.dir/0005_seg1_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0005_seg1_gen//pico_qsys_seg1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg1: Done RTL generation for module 'pico_qsys_seg1' " "Seg1: Done RTL generation for module 'pico_qsys_seg1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg1: \"pico_qsys\" instantiated altera_avalon_pio \"seg1\" " "Seg1: \"pico_qsys\" instantiated altera_avalon_pio \"seg1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'pico_qsys_sw' " "Sw: Starting RTL generation for module 'pico_qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_sw --dir=/tmp/alt7973_8659359229090950464.dir/0006_sw_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0006_sw_gen//pico_qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_sw --dir=/tmp/alt7973_8659359229090950464.dir/0006_sw_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0006_sw_gen//pico_qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'pico_qsys_sw' " "Sw: Done RTL generation for module 'pico_qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"pico_qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"pico_qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'pico_qsys_uart_0' " "Uart_0: Starting RTL generation for module 'pico_qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=pico_qsys_uart_0 --dir=/tmp/alt7973_8659359229090950464.dir/0007_uart_0_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0007_uart_0_gen//pico_qsys_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=pico_qsys_uart_0 --dir=/tmp/alt7973_8659359229090950464.dir/0007_uart_0_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_8659359229090950464.dir/0007_uart_0_gen//pico_qsys_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'pico_qsys_uart_0' " "Uart_0: Done RTL generation for module 'pico_qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"pico_qsys\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"pico_qsys\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892820960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892821777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892821868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892821958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892822059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892822146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892822228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892822327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"pico_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"pico_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"pico_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"pico_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pico_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pico_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\" " "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_axilite_0_altera_axi4lite_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"pico_axilite_0_altera_axi4lite_master_agent\" " "Pico_axilite_0_altera_axi4lite_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"pico_axilite_0_altera_axi4lite_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\" " "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\" " "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_qsys: Done \"pico_qsys\" with 23 modules, 30 files " "Pico_qsys: Done \"pico_qsys\" with 23 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892823368 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pico_qsys.qsys " "Finished elaborating Qsys system entity \"pico_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(284) " "Verilog HDL warning at picorv32.v(284): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 284 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(304) " "Verilog HDL warning at picorv32.v(304): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(311) " "Verilog HDL warning at picorv32.v(311): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831627 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(315) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(315)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 315 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(370) " "Verilog HDL warning at picorv32.v(370): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 370 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(372) " "Verilog HDL warning at picorv32.v(372): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831627 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(386) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(386)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 386 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1020) " "Verilog HDL warning at picorv32.v(1020): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1020 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831629 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1100) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1100)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1100 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1229) " "Verilog HDL warning at picorv32.v(1229): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831629 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1230) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1230)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1230) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1230)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1246) " "Verilog HDL warning at picorv32.v(1246): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1247) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1247)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1247) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1247)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1290) " "Verilog HDL warning at picorv32.v(1290): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1293) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1293)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1293 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1322) " "Verilog HDL warning at picorv32.v(1322): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1322 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1377) " "Verilog HDL warning at picorv32.v(1377): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1378) " "Verilog HDL warning at picorv32.v(1378): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1378 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1390) " "Verilog HDL warning at picorv32.v(1390): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1390 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1391) " "Verilog HDL warning at picorv32.v(1391): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1391 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1409) " "Verilog HDL warning at picorv32.v(1409): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1410) " "Verilog HDL warning at picorv32.v(1410): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1434) " "Verilog HDL warning at picorv32.v(1434): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1434 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831630 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1464) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1464)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1464) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1464)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1476) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1476)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1476 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1559) " "Verilog HDL warning at picorv32.v(1559): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1559 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1560) " "Verilog HDL warning at picorv32.v(1560): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1560 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1562) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1562)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1562 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1606) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1606)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1606) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1606)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1714) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1714)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1714 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1745) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1745)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1815) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1815)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1815) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1815)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1823) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1823)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1823) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1823)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1838) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1838)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1838) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1838)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1863) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1863)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1863) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1863)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1880) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1880)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1880) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1880)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1946) " "Verilog HDL warning at picorv32.v(1946): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1946 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1375) " "Verilog HDL information at picorv32.v(1375): always construct contains both blocking and non-blocking assignments" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1375 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552892831632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2397) " "Verilog HDL warning at picorv32.v(2397): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831636 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831636 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831636 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831636 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831636 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831636 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831636 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_axi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_axi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_axi_wrapper " "Found entity 1: picorv32_axi_wrapper" {  } { { "picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32_axi_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pico_axilite_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pico_axilite_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_axilite_top " "Found entity 1: pico_axilite_top" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pico_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pico_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_tb " "Found entity 1: pico_tb" {  } { { "pico_tb.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/pico_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/pico_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys " "Found entity 1: pico_qsys" {  } { { "db/ip/pico_qsys/pico_qsys.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831645 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/pico_qsys/submodules/altera_reset_controller.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_RAM " "Found entity 1: pico_qsys_RAM" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_RAM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_ROM " "Found entity 1: pico_qsys_ROM" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_irq_mapper " "Found entity 1: pico_qsys_irq_mapper" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_led " "Found entity 1: pico_qsys_led" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_led.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0 " "Found entity 1: pico_qsys_mm_interconnect_0" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pico_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: pico_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: pico_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pico_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pico_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552892831667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pico_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pico_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552892831667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: pico_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831668 ""} { "Info" "ISGN_ENTITY_NAME" "2 pico_qsys_mm_interconnect_0_router " "Found entity 2: pico_qsys_mm_interconnect_0_router" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pico_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pico_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552892831668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pico_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pico_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552892831668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: pico_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831669 ""} { "Info" "ISGN_ENTITY_NAME" "2 pico_qsys_mm_interconnect_0_router_002 " "Found entity 2: pico_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: pico_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: pico_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_seg1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_seg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_seg1 " "Found entity 1: pico_qsys_seg1" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_seg1.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_seg1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_sw " "Found entity 1: pico_qsys_sw" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_sw.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_uart_0_tx " "Found entity 1: pico_qsys_uart_0_tx" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831675 ""} { "Info" "ISGN_ENTITY_NAME" "2 pico_qsys_uart_0_rx_stimulus_source " "Found entity 2: pico_qsys_uart_0_rx_stimulus_source" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831675 ""} { "Info" "ISGN_ENTITY_NAME" "3 pico_qsys_uart_0_rx " "Found entity 3: pico_qsys_uart_0_rx" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831675 ""} { "Info" "ISGN_ENTITY_NAME" "4 pico_qsys_uart_0_regs " "Found entity 4: pico_qsys_uart_0_regs" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831675 ""} { "Info" "ISGN_ENTITY_NAME" "5 pico_qsys_uart_0 " "Found entity 5: pico_qsys_uart_0" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(284) " "Verilog HDL warning at picorv32.v(284): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 284 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(304) " "Verilog HDL warning at picorv32.v(304): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(311) " "Verilog HDL warning at picorv32.v(311): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831676 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(315) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(315)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 315 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(370) " "Verilog HDL warning at picorv32.v(370): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 370 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(372) " "Verilog HDL warning at picorv32.v(372): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831677 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(386) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(386)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 386 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831677 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1020) " "Verilog HDL warning at picorv32.v(1020): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1020 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831678 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1100) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1100)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1100 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831678 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1229) " "Verilog HDL warning at picorv32.v(1229): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1230) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1230)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1230) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1230)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1246) " "Verilog HDL warning at picorv32.v(1246): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1247) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1247)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1247) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1247)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1290) " "Verilog HDL warning at picorv32.v(1290): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1293) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1293)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1293 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1322) " "Verilog HDL warning at picorv32.v(1322): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1322 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1377) " "Verilog HDL warning at picorv32.v(1377): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831679 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1378) " "Verilog HDL warning at picorv32.v(1378): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1378 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1390) " "Verilog HDL warning at picorv32.v(1390): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1390 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1391) " "Verilog HDL warning at picorv32.v(1391): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1391 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1409) " "Verilog HDL warning at picorv32.v(1409): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1410) " "Verilog HDL warning at picorv32.v(1410): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1434) " "Verilog HDL warning at picorv32.v(1434): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1434 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1464) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1464)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1464) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1464)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1476) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1476)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1476 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1559) " "Verilog HDL warning at picorv32.v(1559): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1559 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1560) " "Verilog HDL warning at picorv32.v(1560): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1560 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1562) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1562)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1562 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1606) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1606)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1606) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1606)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831680 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1714) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1714)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1714 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1745) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1745)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1815) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1815)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1815) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1815)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1823) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1823)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1823) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1823)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1838) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1838)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1838) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1838)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1863) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1863)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1863) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1863)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1880) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1880)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1880) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1880)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831681 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1946) " "Verilog HDL warning at picorv32.v(1946): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1946 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1375) " "Verilog HDL information at picorv32.v(1375): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1375 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552892831682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2397) " "Verilog HDL warning at picorv32.v(2397): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552892831682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file db/ip/pico_qsys/submodules/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831687 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831687 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831687 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831687 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831687 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831687 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831687 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_axi_wrapper " "Found entity 1: picorv32_axi_wrapper" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ins_irq picorv32_axi_wrapper.v(112) " "Verilog HDL Implicit Net warning at picorv32_axi_wrapper.v(112): created implicit net for \"ins_irq\"" {  } { { "picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32_axi_wrapper.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ins_irq picorv32_axi_wrapper.v(112) " "Verilog HDL Implicit Net warning at picorv32_axi_wrapper.v(112): created implicit net for \"ins_irq\"" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pico_axilite_top " "Elaborating entity \"pico_axilite_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552892831835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys pico_qsys:u0 " "Elaborating entity \"pico_qsys\" for hierarchy \"pico_qsys:u0\"" {  } { { "pico_axilite_top.v" "u0" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_RAM pico_qsys:u0\|pico_qsys_RAM:ram " "Elaborating entity \"pico_qsys_RAM\" for hierarchy \"pico_qsys:u0\|pico_qsys_RAM:ram\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "ram" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_RAM.v" "the_altsyncram" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_RAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_RAM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_RAM.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pico_qsys_RAM.hex " "Parameter \"init_file\" = \"pico_qsys_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831896 ""}  } { { "db/ip/pico_qsys/submodules/pico_qsys_RAM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_RAM.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552892831896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdb1 " "Found entity 1: altsyncram_gdb1" {  } { { "db/altsyncram_gdb1.tdf" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/altsyncram_gdb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892831945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892831945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdb1 pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_gdb1:auto_generated " "Elaborating entity \"altsyncram_gdb1\" for hierarchy \"pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_gdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/z/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_ROM pico_qsys:u0\|pico_qsys_ROM:rom " "Elaborating entity \"pico_qsys_ROM\" for hierarchy \"pico_qsys:u0\|pico_qsys_ROM:rom\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "rom" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "the_altsyncram" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892831960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/z/Desktop/utility/hx8kdemo_fw.hex " "Parameter \"init_file\" = \"/home/z/Desktop/utility/hx8kdemo_fw.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892831960 ""}  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552892831960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndd1 " "Found entity 1: altsyncram_ndd1" {  } { { "db/altsyncram_ndd1.tdf" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/altsyncram_ndd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892832014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892832014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndd1 pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated " "Elaborating entity \"altsyncram_ndd1\" for hierarchy \"pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/z/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832015 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 138 /home/z/Desktop/utility/hx8kdemo_fw.hex " "Memory depth (4096) in the design file differs from memory depth (138) in the Memory Initialization File \"/home/z/Desktop/utility/hx8kdemo_fw.hex\" -- setting initial value for remaining addresses to 0" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 68 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1552892832023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_led pico_qsys:u0\|pico_qsys_led:led " "Elaborating entity \"pico_qsys_led\" for hierarchy \"pico_qsys:u0\|pico_qsys_led:led\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "led" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi_wrapper pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0 " "Elaborating entity \"picorv32_axi_wrapper\" for hierarchy \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "pico_axilite_0" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(2) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(2): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832051 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(3) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(3): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832051 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(4) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(4): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(5) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(5): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(6) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(6): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(7) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(7): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(8) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(8): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(9) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(9): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(10) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(10): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(11) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(11): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(12) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(12): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(13) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(13): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(14) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(14): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(15) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(15): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(16) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(16): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(17) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(17): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(18) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(18): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(19) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(19): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(20) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(20): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(21) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(21): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(22) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(22): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(23) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(23): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(24) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(24): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(25) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(25): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(27) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(27): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832052 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut " "Elaborating entity \"picorv32_axi\" for hierarchy \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\"" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "uut" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi_adapter pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32_axi_adapter:axi_adapter " "Elaborating entity \"picorv32_axi_adapter\" for hierarchy \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32_axi_adapter:axi_adapter\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "axi_adapter" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core " "Elaborating entity \"picorv32\" for hierarchy \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "picorv32_core" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(165) " "Verilog HDL or VHDL warning at picorv32.v(165): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(167) " "Verilog HDL or VHDL warning at picorv32.v(167): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(168) " "Verilog HDL or VHDL warning at picorv32.v(168): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(169) " "Verilog HDL or VHDL warning at picorv32.v(169): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(170) " "Verilog HDL or VHDL warning at picorv32.v(170): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(171) " "Verilog HDL or VHDL warning at picorv32.v(171): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(172) " "Verilog HDL or VHDL warning at picorv32.v(172): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(173) " "Verilog HDL or VHDL warning at picorv32.v(173): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(359) " "Verilog HDL or VHDL warning at picorv32.v(359): object \"mem_busy\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(679) " "Verilog HDL or VHDL warning at picorv32.v(679): object \"dbg_rs1val\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 679 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(680) " "Verilog HDL or VHDL warning at picorv32.v(680): object \"dbg_rs2val\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(681) " "Verilog HDL or VHDL warning at picorv32.v(681): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(682) " "Verilog HDL or VHDL warning at picorv32.v(682): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 682 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(751) " "Verilog HDL or VHDL warning at picorv32.v(751): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 751 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1163) " "Verilog HDL or VHDL warning at picorv32.v(1163): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(316) " "Verilog HDL Case Statement warning at picorv32.v(316): incomplete case statement has no default case item" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 316 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(601) " "Verilog HDL assignment warning at picorv32.v(601): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1224) " "Verilog HDL assignment warning at picorv32.v(1224): truncated value with size 33 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1229) " "Verilog HDL assignment warning at picorv32.v(1229): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1231) " "Verilog HDL warning at picorv32.v(1231): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1231 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1231) " "Verilog HDL Case Statement warning at picorv32.v(1231): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1231 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1248) " "Verilog HDL warning at picorv32.v(1248): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1248 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832069 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1248) " "Verilog HDL Case Statement warning at picorv32.v(1248): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1248 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1294) " "Verilog HDL warning at picorv32.v(1294): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1294 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1294) " "Verilog HDL Case Statement warning at picorv32.v(1294): incomplete case statement has no default case item" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1294 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1322) " "Verilog HDL assignment warning at picorv32.v(1322): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1377) " "Verilog HDL assignment warning at picorv32.v(1377): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1477) " "Verilog HDL warning at picorv32.v(1477): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1477 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1607) " "Verilog HDL warning at picorv32.v(1607): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1607 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1607) " "Verilog HDL Case Statement warning at picorv32.v(1607): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1607 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1710) " "Verilog HDL assignment warning at picorv32.v(1710): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1740) " "Verilog HDL assignment warning at picorv32.v(1740): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1816) " "Verilog HDL warning at picorv32.v(1816): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1816 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1816) " "Verilog HDL Case Statement warning at picorv32.v(1816): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1816 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1821) " "Verilog HDL assignment warning at picorv32.v(1821): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1824) " "Verilog HDL warning at picorv32.v(1824): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1824 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1824) " "Verilog HDL Case Statement warning at picorv32.v(1824): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1824 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1829) " "Verilog HDL assignment warning at picorv32.v(1829): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1839) " "Verilog HDL warning at picorv32.v(1839): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1839 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1839) " "Verilog HDL Case Statement warning at picorv32.v(1839): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1839 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1864) " "Verilog HDL warning at picorv32.v(1864): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1864 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1864) " "Verilog HDL Case Statement warning at picorv32.v(1864): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1864 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1881) " "Verilog HDL warning at picorv32.v(1881): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1881 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1881) " "Verilog HDL Case Statement warning at picorv32.v(1881): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1881 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pcpi_insn picorv32.v(106) " "Output port \"pcpi_insn\" at picorv32.v(106) has no driver" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552892832070 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_seg1 pico_qsys:u0\|pico_qsys_seg1:seg1 " "Elaborating entity \"pico_qsys_seg1\" for hierarchy \"pico_qsys:u0\|pico_qsys_seg1:seg1\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "seg1" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_sw pico_qsys:u0\|pico_qsys_sw:sw " "Elaborating entity \"pico_qsys_sw\" for hierarchy \"pico_qsys:u0\|pico_qsys_sw:sw\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "sw" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0 pico_qsys:u0\|pico_qsys_uart_0:uart_0 " "Elaborating entity \"pico_qsys_uart_0\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "uart_0" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0_tx pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx " "Elaborating entity \"pico_qsys_uart_0_tx\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_pico_qsys_uart_0_tx" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0_rx pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx " "Elaborating entity \"pico_qsys_uart_0_rx\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_pico_qsys_uart_0_rx" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0_rx_stimulus_source pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|pico_qsys_uart_0_rx_stimulus_source:the_pico_qsys_uart_0_rx_stimulus_source " "Elaborating entity \"pico_qsys_uart_0_rx_stimulus_source\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|pico_qsys_uart_0_rx_stimulus_source:the_pico_qsys_uart_0_rx_stimulus_source\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_pico_qsys_uart_0_rx_stimulus_source" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_altera_std_synchronizer" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892832088 ""}  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552892832088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0_regs pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs " "Elaborating entity \"pico_qsys_uart_0_regs\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_pico_qsys_uart_0_regs" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0 pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pico_qsys_mm_interconnect_0\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "mm_interconnect_0" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "ram_s1_translator" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "uart_0_s1_translator" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "led_s1_translator" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "pico_axilite_0_altera_axi4lite_master_agent" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832155 "|pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552892832155 "|pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "ram_s1_agent" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "ram_s1_agent_rsp_fifo" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "ram_s1_agent_rdata_fifo" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_router pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router:router " "Elaborating entity \"pico_qsys_mm_interconnect_0_router\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "router" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_router_default_decode pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router:router\|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pico_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router:router\|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_router_002 pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"pico_qsys_mm_interconnect_0_router_002\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "router_002" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_router_002_default_decode pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router_002:router_002\|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"pico_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router_002:router_002\|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_cmd_demux pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pico_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_cmd_mux pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pico_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_rsp_demux pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pico_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_rsp_mux pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pico_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_avalon_st_adapter pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pico_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 3054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_irq_mapper pico_qsys:u0\|pico_qsys_irq_mapper:irq_mapper " "Elaborating entity \"pico_qsys_irq_mapper\" for hierarchy \"pico_qsys:u0\|pico_qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "irq_mapper" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pico_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pico_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "rst_controller" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pico_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pico_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/pico_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pico_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pico_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/pico_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:seg_inst " "Elaborating entity \"segment\" for hierarchy \"segment:seg_inst\"" {  } { { "pico_axilite_top.v" "seg_inst" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892832268 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 segment.v(8) " "Net \"seg.data_a\" at segment.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552892832269 "|pico_axilite_top|segment:seg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 segment.v(8) " "Net \"seg.waddr_a\" at segment.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552892832269 "|pico_axilite_top|segment:seg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 segment.v(8) " "Net \"seg.we_a\" at segment.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552892832269 "|pico_axilite_top|segment:seg_inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred RAM node \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1552892834627 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred RAM node \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1552892834628 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "segment:seg_inst\|seg " "RAM logic \"segment:seg_inst\|seg\" is uninferred due to inappropriate RAM size" {  } { { "segment.v" "seg" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1552892834629 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1552892834629 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552892835811 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552892835811 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1552892835811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Elaborated megafunction instantiation \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892835828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Instantiated megafunction \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552892835828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552892835828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6d1 " "Found entity 1: altsyncram_j6d1" {  } { { "db/altsyncram_j6d1.tdf" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/altsyncram_j6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552892835872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892835872 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552892836163 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 44 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_led.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_led.v" 57 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_seg1.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_seg1.v" 57 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 60 -1 0 } } { "db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 42 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 685 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 43 -1 0 } } { "db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1552892836233 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1552892836233 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] GND " "Pin \"seg1\[7\]\" is stuck at GND" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552892837551 "|pico_axilite_top|seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[8\] GND " "Pin \"seg1\[8\]\" is stuck at GND" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552892837551 "|pico_axilite_top|seg1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] GND " "Pin \"seg2\[7\]\" is stuck at GND" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552892837551 "|pico_axilite_top|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[8\] GND " "Pin \"seg2\[8\]\" is stuck at GND" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552892837551 "|pico_axilite_top|seg2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552892837551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552892837712 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552892840386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/z/Desktop/pico_axilite_qsys/output_files/pico_axilite.map.smsg " "Generated suppressed messages file /home/z/Desktop/pico_axilite_qsys/output_files/pico_axilite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892840583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552892840939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552892840939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3121 " "Implemented 3121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552892841262 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552892841262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2924 " "Implemented 2924 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552892841262 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1552892841262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552892841262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1320 " "Peak virtual memory: 1320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552892841302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 15:07:21 2019 " "Processing ended: Mon Mar 18 15:07:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552892841302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552892841302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552892841302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552892841302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1552892842231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552892842232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 15:07:21 2019 " "Processing started: Mon Mar 18 15:07:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552892842232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1552892842232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pico_axilite -c pico_axilite " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pico_axilite -c pico_axilite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1552892842232 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1552892842278 ""}
{ "Info" "0" "" "Project  = pico_axilite" {  } {  } 0 0 "Project  = pico_axilite" 0 0 "Fitter" 0 0 1552892842279 ""}
{ "Info" "0" "" "Revision = pico_axilite" {  } {  } 0 0 "Revision = pico_axilite" 0 0 "Fitter" 0 0 1552892842279 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1552892842406 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pico_axilite 10M08SAM153C8G " "Selected device 10M08SAM153C8G for design \"pico_axilite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552892842428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552892842451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552892842451 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated\|ram_block1a15 " "Atom \"pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1552892842497 "|pico_axilite_top|pico_qsys:u0|pico_qsys_ROM:rom|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated|ram_block1a15"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1552892842497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552892842614 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552892842620 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1552892842771 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAM153C8GES " "Device 10M08SAM153C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552892842773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAM153C8G " "Device 10M04SAM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552892842773 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1552892842773 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 7295 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552892842782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ J1 " "Pin ~ALTERA_TCK~ is reserved at location J1" {  } { { "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 7297 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552892842782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ H5 " "Pin ~ALTERA_TDI~ is reserved at location H5" {  } { { "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 7299 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552892842782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H4 " "Pin ~ALTERA_TDO~ is reserved at location H4" {  } { { "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 7301 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552892842782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 7303 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552892842782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 7305 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552892842782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 7307 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552892842782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/z/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 7309 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552892842782 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1552892842782 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1552892842782 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1552892842782 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1552892842783 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1552892842783 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552892842786 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1552892842859 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 69 " "No exact pin location assignment(s) for 1 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1552892843049 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552892844015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552892844015 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1552892844015 ""}
{ "Info" "ISTA_SDC_FOUND" "clock.sdc " "Reading SDC File: 'clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552892844037 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552892844038 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_input (Rise) clk_input (Rise) setup and hold " "From clk_input (Rise) to clk_input (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1552892844073 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1552892844073 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1552892844074 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552892844074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552892844074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.330    clk_input " "  83.330    clk_input" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552892844074 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1552892844074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552892844629 ""}  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 7285 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552892844629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pico_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node pico_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_beq " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_beq" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 631 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1229 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_bne " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_bne" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 631 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1230 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_blt " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_blt" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 631 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1231 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_bge " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_bge" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 631 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1232 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_bltu " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_bltu" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 631 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1233 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_bgeu " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_bgeu" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 631 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1234 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_addi " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_addi" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 633 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1243 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_slti " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_slti" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 633 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1244 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_sltiu " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_sltiu" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 633 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1245 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_xori " "Destination node pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|instr_xori" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 633 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 1246 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552892844629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1552892844629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1552892844629 ""}  } { { "db/ip/pico_qsys/submodules/altera_reset_controller.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 0 { 0 ""} 0 231 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552892844629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552892845419 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552892845424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552892845425 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552892845433 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552892845445 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552892845455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552892845455 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552892845460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552892845680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1552892845686 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552892845686 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1552892845697 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1552892845697 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1552892845697 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 2.5V 8 0 " "I/O bank number 1A does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552892845698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 2.5V 8 2 " "I/O bank number 1B does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552892845698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 5 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552892845698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 18 10 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552892845698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 9 3 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552892845698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552892845698 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 24 4 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552892845698 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1552892845698 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1552892845698 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552892845866 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1552892845874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552892846858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552892848097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552892848139 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552892849838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552892849838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552892851009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "/home/z/Desktop/pico_axilite_qsys/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552892853046 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552892853046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1552892853343 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1552892853343 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552892853343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552892853344 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.25 " "Total time spent on timing analysis during the Fitter is 1.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552892853636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552892853672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552892857986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552892857989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552892862678 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552892863822 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[18\] 2.5 V B15 " "Pin tx\[18\] uses I/O standard 2.5 V located at B15 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864051 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[19\] 2.5 V B14 " "Pin tx\[19\] uses I/O standard 2.5 V located at B14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864051 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[20\] 2.5 V B13 " "Pin tx\[20\] uses I/O standard 2.5 V located at B13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864051 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[21\] 2.5 V A14 " "Pin tx\[21\] uses I/O standard 2.5 V located at A14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864051 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[22\] 2.5 V B11 " "Pin tx\[22\] uses I/O standard 2.5 V located at B11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864051 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[23\] 2.5 V A13 " "Pin tx\[23\] uses I/O standard 2.5 V located at A13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864051 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[24\] 2.5 V A11 " "Pin tx\[24\] uses I/O standard 2.5 V located at A11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864051 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[25\] 2.5 V A9 " "Pin tx\[25\] uses I/O standard 2.5 V located at A9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864051 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[26\] 2.5 V D10 " "Pin tx\[26\] uses I/O standard 2.5 V located at D10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[27\] 2.5 V B8 " "Pin tx\[27\] uses I/O standard 2.5 V located at B8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[28\] 2.5 V C8 " "Pin tx\[28\] uses I/O standard 2.5 V located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[29\] 2.5 V B7 " "Pin tx\[29\] uses I/O standard 2.5 V located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[30\] 2.5 V D7 " "Pin tx\[30\] uses I/O standard 2.5 V located at D7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[31\] 2.5 V E7 " "Pin tx\[31\] uses I/O standard 2.5 V located at E7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[32\] 2.5 V B6 " "Pin tx\[32\] uses I/O standard 2.5 V located at B6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[33\] 2.5 V A7 " "Pin tx\[33\] uses I/O standard 2.5 V located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[34\] 2.5 V A5 " "Pin tx\[34\] uses I/O standard 2.5 V located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tx\[35\] 2.5 V B4 " "Pin tx\[35\] uses I/O standard 2.5 V located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg1\[0\] 2.5 V E1 " "Pin seg1\[0\] uses I/O standard 2.5 V located at E1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg1\[1\] 2.5 V D2 " "Pin seg1\[1\] uses I/O standard 2.5 V located at D2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg1\[2\] 2.5 V K2 " "Pin seg1\[2\] uses I/O standard 2.5 V located at K2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg1\[3\] 2.5 V J2 " "Pin seg1\[3\] uses I/O standard 2.5 V located at J2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg1\[4\] 2.5 V G2 " "Pin seg1\[4\] uses I/O standard 2.5 V located at G2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg1\[5\] 2.5 V F5 " "Pin seg1\[5\] uses I/O standard 2.5 V located at F5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg1\[6\] 2.5 V G5 " "Pin seg1\[6\] uses I/O standard 2.5 V located at G5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg1\[7\] 2.5 V L1 " "Pin seg1\[7\] uses I/O standard 2.5 V located at L1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg1\[8\] 2.5 V E2 " "Pin seg1\[8\] uses I/O standard 2.5 V located at E2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg2\[0\] 2.5 V A3 " "Pin seg2\[0\] uses I/O standard 2.5 V located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg2\[1\] 2.5 V A2 " "Pin seg2\[1\] uses I/O standard 2.5 V located at A2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg2\[5\] 2.5 V C1 " "Pin seg2\[5\] uses I/O standard 2.5 V located at C1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg2\[6\] 2.5 V C2 " "Pin seg2\[6\] uses I/O standard 2.5 V located at C2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg2\[8\] 2.5 V B1 " "Pin seg2\[8\] uses I/O standard 2.5 V located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "rx 2.5 V D11 " "Pin rx uses I/O standard 2.5 V located at D11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1552892864052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/z/Desktop/pico_axilite_qsys/output_files/pico_axilite.fit.smsg " "Generated suppressed messages file /home/z/Desktop/pico_axilite_qsys/output_files/pico_axilite.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552892864310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1467 " "Peak virtual memory: 1467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552892865257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 15:07:45 2019 " "Processing ended: Mon Mar 18 15:07:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552892865257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552892865257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552892865257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552892865257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1552892866245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552892866246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 15:07:46 2019 " "Processing started: Mon Mar 18 15:07:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552892866246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1552892866246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pico_axilite -c pico_axilite " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pico_axilite -c pico_axilite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1552892866246 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1552892867062 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1552892867079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1078 " "Peak virtual memory: 1078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552892867395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 15:07:47 2019 " "Processing ended: Mon Mar 18 15:07:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552892867395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552892867395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552892867395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1552892867395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1552892868251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552892868251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 15:07:48 2019 " "Processing started: Mon Mar 18 15:07:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552892868251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892868251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off pico_axilite -c pico_axilite " "Command: quartus_pow --read_settings_files=off --write_settings_files=off pico_axilite -c pico_axilite" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892868252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892868521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892868521 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552892869156 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552892869156 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892869156 ""}
{ "Info" "ISTA_SDC_FOUND" "clock.sdc " "Reading SDC File: 'clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892869177 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892869178 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_input (Rise) clk_input (Rise) setup and hold " "From clk_input (Rise) to clk_input (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1552892869215 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "PowerPlay Power Analyzer" 0 -1 1552892869215 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892869252 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892869264 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892869341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892869725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892874527 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "1.304 millions of transitions / sec " "Average toggle rate for this design is 1.304 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892875727 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "130.02 mW " "Total thermal power estimate for the design is 130.02 mW" {  } { { "/home/z/altera_lite/16.0/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/z/altera_lite/16.0/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892875795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 3 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552892876040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 15:07:56 2019 " "Processing ended: Mon Mar 18 15:07:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552892876040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552892876040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552892876040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892876040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1552892876900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552892876900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 15:07:56 2019 " "Processing started: Mon Mar 18 15:07:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552892876900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892876900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pico_axilite -c pico_axilite " "Command: quartus_sta pico_axilite -c pico_axilite" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892876901 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1552892876973 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877171 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552892877481 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552892877481 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877481 ""}
{ "Info" "ISTA_SDC_FOUND" "clock.sdc " "Reading SDC File: 'clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877503 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877504 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_input (Rise) clk_input (Rise) setup and hold " "From clk_input (Rise) to clk_input (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1552892877532 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877532 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1552892877533 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1552892877545 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1552892877579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 69.086 " "Worst-case setup slack is 69.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   69.086               0.000 clk_input  " "   69.086               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clk_input  " "    0.359               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 80.028 " "Worst-case recovery slack is 80.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   80.028               0.000 clk_input  " "   80.028               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.843 " "Worst-case removal slack is 2.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.843               0.000 clk_input  " "    2.843               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.281 " "Worst-case minimum pulse width slack is 41.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.281               0.000 clk_input  " "   41.281               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892877632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877632 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.857 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.857" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 156.738 ns " "Worst Case Available Settling Time: 156.738 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892877640 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877640 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1552892877643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892877672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892882584 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_input (Rise) clk_input (Rise) setup and hold " "From clk_input (Rise) to clk_input (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1552892882809 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892882809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 69.749 " "Worst-case setup slack is 69.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   69.749               0.000 clk_input  " "   69.749               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892882858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_input  " "    0.322               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892882875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 80.301 " "Worst-case recovery slack is 80.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   80.301               0.000 clk_input  " "   80.301               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892882880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.572 " "Worst-case removal slack is 2.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.572               0.000 clk_input  " "    2.572               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892882884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.314 " "Worst-case minimum pulse width slack is 41.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.314               0.000 clk_input  " "   41.314               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892882887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892882887 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.857 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.857" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 157.273 ns " "Worst Case Available Settling Time: 157.273 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892882895 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892882895 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1552892882898 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_input (Rise) clk_input (Rise) setup and hold " "From clk_input (Rise) to clk_input (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1552892883153 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892883153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 77.497 " "Worst-case setup slack is 77.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.497               0.000 clk_input  " "   77.497               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892883170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk_input  " "    0.150               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892883190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 81.814 " "Worst-case recovery slack is 81.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.814               0.000 clk_input  " "   81.814               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892883195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.228 " "Worst-case removal slack is 1.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.228               0.000 clk_input  " "    1.228               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892883200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.069 " "Worst-case minimum pulse width slack is 41.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.069               0.000 clk_input  " "   41.069               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552892883203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892883203 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.857 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.857" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 162.720 ns " "Worst Case Available Settling Time: 162.720 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552892883212 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892883212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892884226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892884226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552892884282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 15:08:04 2019 " "Processing ended: Mon Mar 18 15:08:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552892884282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552892884282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552892884282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892884282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552892885273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552892885274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 15:08:05 2019 " "Processing started: Mon Mar 18 15:08:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552892885274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1552892885274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pico_axilite -c pico_axilite " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pico_axilite -c pico_axilite" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1552892885274 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1552892885671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pico_axilite.vo /home/z/Desktop/pico_axilite_qsys/simulation/modelsim/ simulation " "Generated file pico_axilite.vo in folder \"/home/z/Desktop/pico_axilite_qsys/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1552892886337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1390 " "Peak virtual memory: 1390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552892886416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 15:08:06 2019 " "Processing ended: Mon Mar 18 15:08:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552892886416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552892886416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552892886416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1552892886416 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 192 s " "Quartus Prime Full Compilation was successful. 0 errors, 192 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1552892886570 ""}
