# vsim -c TBCSAN -l ../Documentation/OutputFiles/CSAN_Testing_Transcript_2026-02-15_16-15-31.txt -do "
#     do waveCSAN.do  
#     run -all      
#     " 
# Start time: 16:15:02 on Feb 15,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading work.utils(body)
# Loading work.tbcsan(testcsan)
# ** Error: (vsim-13) Recompile work.csan(logicfunccsan) because work.mux2cnb, work.fa have changed.
# Load interrupted
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./CSANfv.do PAUSED at line 85
do CSANfv.do
# 
# Capturing output into transcript file: ../Documentation/OutputFiles/CSAN_Testing_Transcript_2026-02-15_16-18-05.txt
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:05 on Feb 15,2026
# vcom -reportprogress 300 -2008 -logfile ../Documentation/OutputFiles/CSAN_Testing_Transcript_2026-02-15_16-18-05.txt ../SourceCode/CSAN.vhd ../SourceCode/FA.vhd ../SourceCode/FullAddr.vhd ../SourceCode/Mux2c1b.vhd ../SourceCode/Mux2cNb.vhd ../SourceCode/RCAN.vhd ../SourceCode/Utils.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSAN
# -- Compiling architecture LogicFuncCSAN of CSAN
# ** Error: (vcom-11) Could not find work.mux2cnb.
# ** Error (suppressible): ../SourceCode/CSAN.vhd(38): (vcom-1195) Cannot find expanded name "work.Mux2cNb".
# ** Error: ../SourceCode/CSAN.vhd(38): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.fa.
# ** Error (suppressible): ../SourceCode/CSAN.vhd(67): (vcom-1195) Cannot find expanded name "work.FA".
# ** Error: ../SourceCode/CSAN.vhd(67): Unknown expanded name.
# ** Note: ../SourceCode/CSAN.vhd(77): VHDL Compiler exiting
# End time: 16:18:05 on Feb 15,2026, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/kanez/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./CSANfv.do line 89
# /home/kanez/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -2008 -logfile $transcript_file ../SourceCode/*.vhd"
#     invoked from within
# "if {$capture_set == 1} {
#     # 3. Compile all relevant sourcecode    
#     vdel -all
#     vcom -2008 -logfile $transcript_file ../SourceCode/*.vhd
#     v..."
# Compile of Mux2c1b.vhd was successful.
# Compile of Mux2cNb.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of FullAddr.vhd was successful.
# Compile of Utils.vhd was successful.
# Compile of RCAN.vhd was successful.
# Compile of CSAN.vhd was successful.
# Compile of TBRCAN.vhd was successful with warnings.
# Compile of TBCSAN.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -c -l ../Documentation/OutputFiles/CSAN_Testing_Transcript_2026-02-15_16-15-31.txt work.tbcsan
# vsim -c -l ../Documentation/OutputFiles/CSAN_Testing_Transcript_2026-02-15_16-15-31.txt work.tbcsan 
# Start time: 16:15:02 on Feb 15,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading work.utils(body)
# Loading work.tbcsan(testcsan)
# Loading work.csan(logicfunccsan)
# Loading work.fa(logicfuncfa)
# Loading work.mux2cnb(logicfuncmux2cnb)
# ** Warning: Design size of 111221 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 512 (1 to 512). Right is 515 (1 to 515).
#    Time: 11 ns  Iteration: 0  Process: /tbcsan/main File: /home/kanez/Useful/Spring 2026/ENSC 350/DP1/Simulation/TBCSAN.vhd
# Fatal error in Process main at /home/kanez/Useful/Spring 2026/ENSC 350/DP1/Simulation/TBCSAN.vhd line 175
# 
# HDL call sequence:
# Stopped at /home/kanez/Useful/Spring 2026/ENSC 350/DP1/Simulation/TBCSAN.vhd 175 Process main
# 
# End time: 16:20:05 on Feb 15,2026, Elapsed time: 0:05:03
# Errors: 4, Warnings: 8
# Closing project /home/kanez/Useful/Spring 2026/ENSC 350/DP1/Simulation/ModelSim_DP1.mpf
# reading /home/kanez/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project ModelSim_DP1
