# nasscom-vsd-soc-design-program
<!---
![Digital_VLSI_SoC_Design_ _Planning_(RTL2GDSII_Flow)1](https://github.com/sar123-del/soc-design-and-planning-nasscom-vsd/assets/63997454/92eb860b-7a88-4c6f-8143-ad3e09fd9c5b)
![Digital_VLSI_SoC_Design_ _Planning_(RTL2GDSII_Flow) (1)1](https://github.com/sar123-del/soc-design-and-planning-nasscom-vsd/assets/63997454/4285c5e4-d5df-43e4-b460-ead45ff67f9b)
-->
![Digital_VLSI_SoC_Design_ _Planning_(RTL2GDSII_Flow) (1)2]![Image](https://github.com/user-attachments/assets/8d6a6a03-c821-4f18-9ed0-b326b01e6fb5)
# Digital VLSI SoC Design and Planning
## Section 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK (26/01/2025 )



#### Package

* n any embedded board, the component we typically recognize as the "chip" is actually the packageâ€”a protective casing designed to shield the actual chip. The actual manufactured chip resides at the center of this package. The package serves as a bridge, connecting the chip to external circuits using the wire bond method, which involves simple wired connections.
  ![Image](https://github.com/user-attachments/assets/cbae27d0-03ab-4f2e-a779-126775787b1f)






