// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module eucDistHW_log_99_33_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x,
        ap_return
);

parameter    ap_ST_fsm_state1 = 45'd1;
parameter    ap_ST_fsm_state2 = 45'd2;
parameter    ap_ST_fsm_state3 = 45'd4;
parameter    ap_ST_fsm_state4 = 45'd8;
parameter    ap_ST_fsm_state5 = 45'd16;
parameter    ap_ST_fsm_state6 = 45'd32;
parameter    ap_ST_fsm_state7 = 45'd64;
parameter    ap_ST_fsm_state8 = 45'd128;
parameter    ap_ST_fsm_state9 = 45'd256;
parameter    ap_ST_fsm_state10 = 45'd512;
parameter    ap_ST_fsm_state11 = 45'd1024;
parameter    ap_ST_fsm_state12 = 45'd2048;
parameter    ap_ST_fsm_state13 = 45'd4096;
parameter    ap_ST_fsm_state14 = 45'd8192;
parameter    ap_ST_fsm_state15 = 45'd16384;
parameter    ap_ST_fsm_state16 = 45'd32768;
parameter    ap_ST_fsm_state17 = 45'd65536;
parameter    ap_ST_fsm_state18 = 45'd131072;
parameter    ap_ST_fsm_state19 = 45'd262144;
parameter    ap_ST_fsm_state20 = 45'd524288;
parameter    ap_ST_fsm_state21 = 45'd1048576;
parameter    ap_ST_fsm_state22 = 45'd2097152;
parameter    ap_ST_fsm_state23 = 45'd4194304;
parameter    ap_ST_fsm_state24 = 45'd8388608;
parameter    ap_ST_fsm_state25 = 45'd16777216;
parameter    ap_ST_fsm_state26 = 45'd33554432;
parameter    ap_ST_fsm_state27 = 45'd67108864;
parameter    ap_ST_fsm_state28 = 45'd134217728;
parameter    ap_ST_fsm_state29 = 45'd268435456;
parameter    ap_ST_fsm_state30 = 45'd536870912;
parameter    ap_ST_fsm_state31 = 45'd1073741824;
parameter    ap_ST_fsm_state32 = 45'd2147483648;
parameter    ap_ST_fsm_state33 = 45'd4294967296;
parameter    ap_ST_fsm_state34 = 45'd8589934592;
parameter    ap_ST_fsm_state35 = 45'd17179869184;
parameter    ap_ST_fsm_state36 = 45'd34359738368;
parameter    ap_ST_fsm_state37 = 45'd68719476736;
parameter    ap_ST_fsm_state38 = 45'd137438953472;
parameter    ap_ST_fsm_state39 = 45'd274877906944;
parameter    ap_ST_fsm_state40 = 45'd549755813888;
parameter    ap_ST_fsm_state41 = 45'd1099511627776;
parameter    ap_ST_fsm_state42 = 45'd2199023255552;
parameter    ap_ST_fsm_state43 = 45'd4398046511104;
parameter    ap_ST_fsm_state44 = 45'd8796093022208;
parameter    ap_ST_fsm_state45 = 45'd17592186044416;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [98:0] x;
output  [71:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[71:0] ap_return;

(* fsm_encoding = "none" *) reg   [44:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] log_apfixed_reduce_log_inverse_lut_table_array_V_address0;
reg    log_apfixed_reduce_log_inverse_lut_table_array_V_ce0;
wire   [5:0] log_apfixed_reduce_log_inverse_lut_table_array_V_q0;
wire   [5:0] log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_address0;
reg    log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_ce0;
wire   [81:0] log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_q0;
wire   [3:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0;
reg    log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0;
wire   [77:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0;
wire   [5:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_address0;
reg    log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0;
wire   [74:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_q0;
wire   [5:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_address0;
reg    log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0;
wire   [69:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_q0;
wire   [5:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_address0;
reg    log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ce0;
wire   [64:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_q0;
wire   [5:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_address0;
reg    log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ce0;
wire   [59:0] log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_q0;
wire   [0:0] icmp_ln1504_fu_390_p2;
reg   [0:0] icmp_ln1504_reg_1290;
wire   [109:0] p_Result_100_fu_400_p4;
wire   [0:0] icmp_ln731_fu_436_p2;
reg   [0:0] icmp_ln731_reg_1299;
wire   [6:0] b_exp_V_3_fu_473_p2;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln527_fu_572_p1;
reg   [63:0] zext_ln527_reg_1325;
wire   [0:0] select_ln731_fu_526_p3;
reg   [5:0] b_frac_tilde_inverse_V_reg_1335;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [3:0] a_reg_1345;
wire    ap_CS_fsm_state8;
reg   [80:0] tmp_15_reg_1351;
reg   [0:0] tmp_43_reg_1357;
reg   [79:0] tmp_16_reg_1362;
reg   [76:0] tmp_18_reg_1367;
wire   [85:0] select_ln1340_fu_652_p3;
reg   [85:0] select_ln1340_reg_1372;
wire    ap_CS_fsm_state9;
wire   [84:0] grp_fu_665_p2;
reg   [84:0] r_V_14_reg_1387;
wire    ap_CS_fsm_state13;
reg   [74:0] tmp_19_reg_1392;
wire    ap_CS_fsm_state14;
reg   [68:0] tmp_20_reg_1398;
reg   [5:0] tmp_21_reg_1403;
wire    ap_CS_fsm_state15;
wire   [80:0] grp_fu_732_p2;
reg   [80:0] r_V_15_reg_1419;
wire    ap_CS_fsm_state19;
reg   [69:0] tmp_22_reg_1424;
wire    ap_CS_fsm_state20;
reg   [63:0] tmp_23_reg_1430;
reg   [5:0] tmp_24_reg_1435;
wire    ap_CS_fsm_state21;
wire   [75:0] grp_fu_819_p2;
reg   [75:0] r_V_16_reg_1451;
wire    ap_CS_fsm_state25;
reg   [64:0] tmp_25_reg_1456;
wire    ap_CS_fsm_state26;
reg   [58:0] tmp_26_reg_1462;
reg   [5:0] tmp_27_reg_1467;
wire    ap_CS_fsm_state27;
wire   [70:0] grp_fu_906_p2;
reg   [70:0] r_V_17_reg_1483;
wire    ap_CS_fsm_state31;
reg   [59:0] tmp_28_reg_1488;
wire    ap_CS_fsm_state32;
reg   [53:0] tmp_29_reg_1494;
reg   [5:0] tmp_30_reg_1499;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state37;
wire   [65:0] grp_fu_993_p2;
reg   [65:0] r_V_18_reg_1520;
reg   [54:0] tmp_31_reg_1525;
wire    ap_CS_fsm_state38;
reg   [28:0] tmp_32_reg_1530;
wire    ap_CS_fsm_state39;
wire   [57:0] zext_ln1122_fu_1078_p1;
reg   [81:0] log_sum_V_reg_1551;
wire    ap_CS_fsm_state40;
reg   [74:0] logn_V_1_reg_1561;
reg   [56:0] rhs_s_reg_1581;
reg   [77:0] logn_V_reg_1586;
wire    ap_CS_fsm_state41;
reg   [69:0] logn_V_2_reg_1591;
reg  signed [55:0] trunc_ln1_reg_1596;
reg   [81:0] tmp_33_reg_1602;
wire   [65:0] add_ln666_fu_1164_p2;
reg   [65:0] add_ln666_reg_1607;
wire  signed [81:0] add_ln666_3_fu_1170_p2;
reg  signed [81:0] add_ln666_3_reg_1612;
wire   [77:0] add_ln666_2_fu_1200_p2;
reg   [77:0] add_ln666_2_reg_1618;
wire    ap_CS_fsm_state42;
wire   [88:0] add_ln666_4_fu_1209_p2;
reg   [88:0] add_ln666_4_reg_1624;
wire   [87:0] add_ln666_7_fu_1224_p2;
reg   [87:0] add_ln666_7_reg_1629;
reg   [0:0] p_Result_101_reg_1634;
wire    ap_CS_fsm_state43;
reg   [71:0] r_V_11_reg_1639;
wire    ap_CS_fsm_state44;
reg  signed [109:0] ap_phi_mux_r_V_2_phi_fu_350_p4;
reg  signed [109:0] r_V_2_reg_347;
wire   [109:0] r_V_13_fu_458_p3;
reg   [0:0] ap_phi_mux_bit_select_i292_lcssa_phi_fu_361_p4;
reg   [0:0] bit_select_i292_lcssa_reg_357;
wire   [0:0] p_Result_s_fu_479_p3;
reg  signed [6:0] b_exp_013_lcssa_reg_368;
reg   [71:0] ap_phi_mux_r_V_12_phi_fu_383_p4;
reg   [71:0] r_V_12_reg_379;
wire    ap_CS_fsm_state45;
wire   [63:0] zext_ln527_2_fu_1074_p1;
wire   [63:0] zext_ln527_1_fu_1087_p1;
wire   [63:0] zext_ln527_3_fu_1091_p1;
wire   [63:0] zext_ln527_4_fu_1095_p1;
wire   [63:0] zext_ln527_5_fu_1099_p1;
reg   [108:0] p_Val2_34_fu_242;
wire   [108:0] shl_ln1305_fu_467_p2;
wire   [108:0] p_Result_121_cast_fu_410_p3;
reg   [6:0] b_exp_V_fu_246;
wire   [97:0] trunc_ln594_fu_396_p1;
wire   [1:0] tmp_fu_418_p4;
wire   [108:0] and_ln_fu_428_p3;
wire   [1:0] tmp_s_fu_488_p4;
wire   [108:0] and_ln731_1_fu_498_p3;
wire   [0:0] tmp_39_fu_512_p3;
wire   [0:0] xor_ln731_fu_520_p2;
wire   [0:0] icmp_ln731_1_fu_506_p2;
wire   [5:0] p_Result_s_102_fu_544_p4;
wire   [5:0] p_Result_44_fu_554_p4;
wire   [5:0] index0_V_fu_564_p3;
wire   [5:0] grp_fu_580_p1;
wire   [109:0] grp_fu_580_p2;
wire   [84:0] sf_fu_634_p3;
wire   [85:0] tmp_17_fu_641_p3;
wire   [85:0] zext_ln1340_fu_648_p1;
wire   [80:0] grp_fu_665_p0;
wire   [3:0] grp_fu_665_p1;
wire   [84:0] lhs_fu_671_p3;
wire   [85:0] zext_ln1199_fu_678_p1;
wire   [85:0] ret_V_11_fu_682_p2;
wire   [85:0] zext_ln1200_fu_687_p1;
wire   [85:0] ret_V_2_fu_690_p2;
wire   [74:0] grp_fu_732_p0;
wire   [5:0] grp_fu_732_p1;
wire   [82:0] lhs_2_fu_745_p3;
wire   [82:0] eZ_fu_738_p3;
wire   [83:0] zext_ln1199_1_fu_752_p1;
wire   [83:0] zext_ln666_fu_756_p1;
wire   [81:0] rhs_3_fu_766_p3;
wire   [83:0] ret_V_12_fu_760_p2;
wire   [83:0] zext_ln1200_1_fu_773_p1;
wire   [83:0] ret_V_4_fu_777_p2;
wire   [69:0] grp_fu_819_p0;
wire   [5:0] grp_fu_819_p1;
wire   [87:0] lhs_4_fu_832_p3;
wire   [82:0] eZ_1_fu_825_p3;
wire   [88:0] zext_ln1199_2_fu_839_p1;
wire   [88:0] zext_ln666_1_fu_843_p1;
wire   [81:0] rhs_6_fu_853_p3;
wire   [88:0] ret_V_13_fu_847_p2;
wire   [88:0] zext_ln1200_2_fu_860_p1;
wire   [88:0] ret_V_6_fu_864_p2;
wire   [64:0] grp_fu_906_p0;
wire   [5:0] grp_fu_906_p1;
wire   [92:0] lhs_6_fu_919_p3;
wire   [82:0] eZ_2_fu_912_p3;
wire   [93:0] zext_ln1199_3_fu_926_p1;
wire   [93:0] zext_ln666_2_fu_930_p1;
wire   [81:0] rhs_9_fu_940_p3;
wire   [93:0] ret_V_14_fu_934_p2;
wire   [93:0] zext_ln1200_3_fu_947_p1;
wire   [93:0] ret_V_8_fu_951_p2;
wire   [59:0] grp_fu_993_p0;
wire   [5:0] grp_fu_993_p1;
wire   [82:0] grp_fu_1003_p1;
wire   [97:0] lhs_8_fu_1016_p3;
wire   [82:0] eZ_3_fu_1009_p3;
wire   [98:0] zext_ln1199_4_fu_1023_p1;
wire   [98:0] zext_ln666_3_fu_1027_p1;
wire   [81:0] rhs_12_fu_1037_p3;
wire   [98:0] ret_V_15_fu_1031_p2;
wire   [98:0] zext_ln1200_4_fu_1044_p1;
wire   [98:0] ret_V_10_fu_1048_p2;
wire   [28:0] grp_fu_1081_p0;
wire   [28:0] grp_fu_1081_p1;
wire   [57:0] grp_fu_1081_p2;
wire   [84:0] lhs_V_fu_1124_p3;
wire   [85:0] zext_ln1200_5_fu_1131_p1;
wire   [85:0] zext_ln1200_6_fu_1135_p1;
wire   [85:0] ret_V_fu_1138_p2;
wire   [87:0] grp_fu_1003_p2;
wire   [65:0] zext_ln387_3_fu_1120_p1;
wire   [65:0] zext_ln387_2_fu_1116_p1;
wire   [81:0] zext_ln387_fu_1113_p1;
wire  signed [87:0] shl_ln_fu_1181_p3;
wire   [77:0] zext_ln387_1_fu_1175_p1;
wire   [77:0] add_ln666_1_fu_1195_p2;
wire   [77:0] zext_ln666_4_fu_1192_p1;
wire  signed [88:0] sext_ln666_fu_1188_p1;
wire  signed [88:0] sext_ln671_fu_1178_p1;
wire  signed [87:0] sext_ln666_2_fu_1206_p1;
wire   [87:0] add_ln666_5_fu_1218_p2;
wire  signed [87:0] sext_ln666_3_fu_1215_p1;
wire  signed [88:0] sext_ln666_1_fu_1233_p1;
wire   [88:0] add_ln666_6_fu_1236_p2;
wire   [88:0] zext_ln666_5_fu_1230_p1;
wire   [88:0] log_base_V_2_fu_1241_p2;
wire   [87:0] zext_ln666_6_fu_1255_p1;
wire   [16:0] shl_ln666_1_fu_1263_p3;
wire   [87:0] add_ln778_fu_1258_p2;
wire  signed [87:0] sext_ln666_4_fu_1270_p1;
wire   [87:0] log_base_V_fu_1274_p2;
reg   [71:0] ap_return_preg;
reg   [44:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire   [109:0] grp_fu_580_p10;
wire   [84:0] grp_fu_665_p00;
wire   [84:0] grp_fu_665_p10;
wire   [80:0] grp_fu_732_p00;
wire   [80:0] grp_fu_732_p10;
wire   [75:0] grp_fu_819_p00;
wire   [75:0] grp_fu_819_p10;
wire   [70:0] grp_fu_906_p00;
wire   [70:0] grp_fu_906_p10;
wire   [65:0] grp_fu_993_p00;
wire   [65:0] grp_fu_993_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 45'd1;
#0 ap_return_preg = 72'd0;
end

eucDistHW_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log_inverse_lut_table_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_inverse_lut_table_array_V_address0),
    .ce0(log_apfixed_reduce_log_inverse_lut_table_array_V_ce0),
    .q0(log_apfixed_reduce_log_inverse_lut_table_array_V_q0)
);

eucDistHW_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_bkb #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_address0),
    .ce0(log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_ce0),
    .q0(log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_q0)
);

eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mcud #(
    .DataWidth( 78 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0),
    .ce0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0),
    .q0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0)
);

eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mdEe #(
    .DataWidth( 75 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_address0),
    .ce0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0),
    .q0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_q0)
);

eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_meOg #(
    .DataWidth( 70 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_address0),
    .ce0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0),
    .q0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_q0)
);

eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mfYi #(
    .DataWidth( 65 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_address0),
    .ce0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ce0),
    .q0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_q0)
);

eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mg8j #(
    .DataWidth( 60 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_address0),
    .ce0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ce0),
    .q0(log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_q0)
);

eucDistHW_mul_110s_6ns_110_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 110 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 110 ))
mul_110s_6ns_110_5_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_2_reg_347),
    .din1(grp_fu_580_p1),
    .ce(1'b1),
    .dout(grp_fu_580_p2)
);

eucDistHW_mul_81ns_4ns_85_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 81 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 85 ))
mul_81ns_4ns_85_5_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_665_p0),
    .din1(grp_fu_665_p1),
    .ce(1'b1),
    .dout(grp_fu_665_p2)
);

eucDistHW_mul_75ns_6ns_81_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 75 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 81 ))
mul_75ns_6ns_81_5_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_732_p0),
    .din1(grp_fu_732_p1),
    .ce(1'b1),
    .dout(grp_fu_732_p2)
);

eucDistHW_mul_70ns_6ns_76_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 70 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 76 ))
mul_70ns_6ns_76_5_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_819_p0),
    .din1(grp_fu_819_p1),
    .ce(1'b1),
    .dout(grp_fu_819_p2)
);

eucDistHW_mul_65ns_6ns_71_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 65 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 71 ))
mul_65ns_6ns_71_5_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_906_p0),
    .din1(grp_fu_906_p1),
    .ce(1'b1),
    .dout(grp_fu_906_p2)
);

eucDistHW_mul_60ns_6ns_66_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 60 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 66 ))
mul_60ns_6ns_66_5_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_993_p0),
    .din1(grp_fu_993_p1),
    .ce(1'b1),
    .dout(grp_fu_993_p2)
);

eucDistHW_mul_7s_83ns_88_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 83 ),
    .dout_WIDTH( 88 ))
mul_7s_83ns_88_5_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_exp_013_lcssa_reg_368),
    .din1(grp_fu_1003_p1),
    .ce(1'b1),
    .dout(grp_fu_1003_p2)
);

eucDistHW_mul_29ns_29ns_58_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 58 ))
mul_29ns_29ns_58_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1081_p0),
    .din1(grp_fu_1081_p1),
    .ce(1'b1),
    .dout(grp_fu_1081_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 72'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            ap_return_preg <= ap_phi_mux_r_V_12_phi_fu_383_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (select_ln731_fu_526_p3 == 1'd1) & (icmp_ln731_reg_1299 == 1'd0))) begin
        b_exp_013_lcssa_reg_368 <= b_exp_V_3_fu_473_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln731_fu_436_p2 == 1'd1) & (icmp_ln1504_fu_390_p2 == 1'd0))) begin
        b_exp_013_lcssa_reg_368 <= 7'd32;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln731_fu_436_p2 == 1'd0) & (icmp_ln1504_fu_390_p2 == 1'd0))) begin
        b_exp_V_fu_246 <= 7'd32;
    end else if (((1'b1 == ap_CS_fsm_state2) & (select_ln731_fu_526_p3 == 1'd0) & (icmp_ln731_reg_1299 == 1'd0))) begin
        b_exp_V_fu_246 <= b_exp_V_3_fu_473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (select_ln731_fu_526_p3 == 1'd1) & (icmp_ln731_reg_1299 == 1'd0))) begin
        bit_select_i292_lcssa_reg_357 <= p_Val2_34_fu_242[32'd108];
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln731_fu_436_p2 == 1'd1) & (icmp_ln1504_fu_390_p2 == 1'd0))) begin
        bit_select_i292_lcssa_reg_357 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln731_fu_436_p2 == 1'd0) & (icmp_ln1504_fu_390_p2 == 1'd0))) begin
                p_Val2_34_fu_242[108 : 11] <= p_Result_121_cast_fu_410_p3[108 : 11];
    end else if (((1'b1 == ap_CS_fsm_state2) & (select_ln731_fu_526_p3 == 1'd0) & (icmp_ln731_reg_1299 == 1'd0))) begin
                p_Val2_34_fu_242[108 : 11] <= shl_ln1305_fu_467_p2[108 : 11];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1504_fu_390_p2 == 1'd1))) begin
        r_V_12_reg_379 <= 72'd0;
    end else if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln1504_reg_1290 == 1'd0))) begin
        r_V_12_reg_379 <= r_V_11_reg_1639;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (select_ln731_fu_526_p3 == 1'd1) & (icmp_ln731_reg_1299 == 1'd0))) begin
                r_V_2_reg_347[109 : 11] <= r_V_13_fu_458_p3[109 : 11];
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln731_fu_436_p2 == 1'd1) & (icmp_ln1504_fu_390_p2 == 1'd0))) begin
                r_V_2_reg_347[109 : 11] <= p_Result_100_fu_400_p4[109 : 11];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        a_reg_1345 <= {{grp_fu_580_p2[109:106]}};
        tmp_15_reg_1351 <= {{grp_fu_580_p2[109:29]}};
        tmp_16_reg_1362 <= {{grp_fu_580_p2[109:30]}};
        tmp_18_reg_1367 <= {{grp_fu_580_p2[105:29]}};
        tmp_43_reg_1357 <= grp_fu_580_p2[32'd109];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        add_ln666_2_reg_1618 <= add_ln666_2_fu_1200_p2;
        add_ln666_4_reg_1624 <= add_ln666_4_fu_1209_p2;
        add_ln666_7_reg_1629 <= add_ln666_7_fu_1224_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        add_ln666_3_reg_1612 <= add_ln666_3_fu_1170_p2;
        add_ln666_reg_1607 <= add_ln666_fu_1164_p2;
        logn_V_2_reg_1591 <= log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_q0;
        logn_V_reg_1586 <= log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0;
        tmp_33_reg_1602 <= {{grp_fu_1003_p2[87:6]}};
        trunc_ln1_reg_1596 <= {{ret_V_fu_1138_p2[85:30]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_frac_tilde_inverse_V_reg_1335 <= log_apfixed_reduce_log_inverse_lut_table_array_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln1504_reg_1290 <= icmp_ln1504_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1504_fu_390_p2 == 1'd0))) begin
        icmp_ln731_reg_1299 <= icmp_ln731_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        log_sum_V_reg_1551 <= log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_q0;
        logn_V_1_reg_1561 <= log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_q0;
        rhs_s_reg_1581 <= {{grp_fu_1081_p2[57:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        p_Result_101_reg_1634 <= log_base_V_2_fu_1241_p2[32'd88];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        r_V_11_reg_1639 <= {{log_base_V_fu_1274_p2[87:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        r_V_14_reg_1387 <= grp_fu_665_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        r_V_15_reg_1419 <= grp_fu_732_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        r_V_16_reg_1451 <= grp_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        r_V_17_reg_1483 <= grp_fu_906_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        r_V_18_reg_1520 <= grp_fu_993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        select_ln1340_reg_1372[80 : 0] <= select_ln1340_fu_652_p3[80 : 0];
select_ln1340_reg_1372[85 : 84] <= select_ln1340_fu_652_p3[85 : 84];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_19_reg_1392 <= {{ret_V_2_fu_690_p2[85:11]}};
        tmp_20_reg_1398 <= {{ret_V_2_fu_690_p2[79:11]}};
        tmp_21_reg_1403 <= {{ret_V_2_fu_690_p2[85:80]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_22_reg_1424 <= {{ret_V_4_fu_777_p2[83:14]}};
        tmp_23_reg_1430 <= {{ret_V_4_fu_777_p2[77:14]}};
        tmp_24_reg_1435 <= {{ret_V_4_fu_777_p2[83:78]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_25_reg_1456 <= {{ret_V_6_fu_864_p2[88:24]}};
        tmp_26_reg_1462 <= {{ret_V_6_fu_864_p2[82:24]}};
        tmp_27_reg_1467 <= {{ret_V_6_fu_864_p2[88:83]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_28_reg_1488 <= {{ret_V_8_fu_951_p2[93:34]}};
        tmp_29_reg_1494 <= {{ret_V_8_fu_951_p2[87:34]}};
        tmp_30_reg_1499 <= {{ret_V_8_fu_951_p2[93:88]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        tmp_31_reg_1525 <= {{ret_V_10_fu_1048_p2[98:44]}};
        tmp_32_reg_1530 <= {{ret_V_10_fu_1048_p2[98:70]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((select_ln731_fu_526_p3 == 1'd1) | (icmp_ln731_reg_1299 == 1'd1)))) begin
        zext_ln527_reg_1325[5 : 0] <= zext_ln527_fu_572_p1[5 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (select_ln731_fu_526_p3 == 1'd1) & (icmp_ln731_reg_1299 == 1'd0))) begin
        ap_phi_mux_bit_select_i292_lcssa_phi_fu_361_p4 = p_Val2_34_fu_242[32'd108];
    end else begin
        ap_phi_mux_bit_select_i292_lcssa_phi_fu_361_p4 = bit_select_i292_lcssa_reg_357;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln1504_reg_1290 == 1'd0))) begin
        ap_phi_mux_r_V_12_phi_fu_383_p4 = r_V_11_reg_1639;
    end else begin
        ap_phi_mux_r_V_12_phi_fu_383_p4 = r_V_12_reg_379;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (select_ln731_fu_526_p3 == 1'd1) & (icmp_ln731_reg_1299 == 1'd0))) begin
        ap_phi_mux_r_V_2_phi_fu_350_p4 = r_V_13_fu_458_p3;
    end else begin
        ap_phi_mux_r_V_2_phi_fu_350_p4 = r_V_2_reg_347;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_return = ap_phi_mux_r_V_12_phi_fu_383_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        log_apfixed_reduce_log_inverse_lut_table_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_inverse_lut_table_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1504_fu_390_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1504_fu_390_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((select_ln731_fu_526_p3 == 1'd1) | (icmp_ln731_reg_1299 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln666_1_fu_1195_p2 = (zext_ln387_1_fu_1175_p1 + logn_V_reg_1586);

assign add_ln666_2_fu_1200_p2 = (add_ln666_1_fu_1195_p2 + zext_ln666_4_fu_1192_p1);

assign add_ln666_3_fu_1170_p2 = (zext_ln387_fu_1113_p1 + log_sum_V_reg_1551);

assign add_ln666_4_fu_1209_p2 = ($signed(sext_ln666_fu_1188_p1) + $signed(sext_ln671_fu_1178_p1));

assign add_ln666_5_fu_1218_p2 = ($signed(shl_ln_fu_1181_p3) + $signed(sext_ln666_2_fu_1206_p1));

assign add_ln666_6_fu_1236_p2 = ($signed(add_ln666_4_reg_1624) + $signed(sext_ln666_1_fu_1233_p1));

assign add_ln666_7_fu_1224_p2 = ($signed(add_ln666_5_fu_1218_p2) + $signed(sext_ln666_3_fu_1215_p1));

assign add_ln666_fu_1164_p2 = (zext_ln387_3_fu_1120_p1 + zext_ln387_2_fu_1116_p1);

assign add_ln778_fu_1258_p2 = (add_ln666_7_reg_1629 + zext_ln666_6_fu_1255_p1);

assign and_ln731_1_fu_498_p3 = {{tmp_s_fu_488_p4}, {107'd0}};

assign and_ln_fu_428_p3 = {{tmp_fu_418_p4}, {107'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign b_exp_V_3_fu_473_p2 = ($signed(b_exp_V_fu_246) + $signed(7'd127));

assign eZ_1_fu_825_p3 = {{13'd4096}, {tmp_22_reg_1424}};

assign eZ_2_fu_912_p3 = {{18'd131072}, {tmp_25_reg_1456}};

assign eZ_3_fu_1009_p3 = {{23'd4194304}, {tmp_28_reg_1488}};

assign eZ_fu_738_p3 = {{8'd128}, {tmp_19_reg_1392}};

assign grp_fu_1003_p1 = 88'd3351854093488004965279630;

assign grp_fu_1081_p0 = zext_ln1122_fu_1078_p1;

assign grp_fu_1081_p1 = zext_ln1122_fu_1078_p1;

assign grp_fu_580_p1 = grp_fu_580_p10;

assign grp_fu_580_p10 = b_frac_tilde_inverse_V_reg_1335;

assign grp_fu_665_p0 = grp_fu_665_p00;

assign grp_fu_665_p00 = tmp_15_reg_1351;

assign grp_fu_665_p1 = grp_fu_665_p10;

assign grp_fu_665_p10 = a_reg_1345;

assign grp_fu_732_p0 = grp_fu_732_p00;

assign grp_fu_732_p00 = tmp_19_reg_1392;

assign grp_fu_732_p1 = grp_fu_732_p10;

assign grp_fu_732_p10 = tmp_21_reg_1403;

assign grp_fu_819_p0 = grp_fu_819_p00;

assign grp_fu_819_p00 = tmp_22_reg_1424;

assign grp_fu_819_p1 = grp_fu_819_p10;

assign grp_fu_819_p10 = tmp_24_reg_1435;

assign grp_fu_906_p0 = grp_fu_906_p00;

assign grp_fu_906_p00 = tmp_25_reg_1456;

assign grp_fu_906_p1 = grp_fu_906_p10;

assign grp_fu_906_p10 = tmp_27_reg_1467;

assign grp_fu_993_p0 = grp_fu_993_p00;

assign grp_fu_993_p00 = tmp_28_reg_1488;

assign grp_fu_993_p1 = grp_fu_993_p10;

assign grp_fu_993_p10 = tmp_30_reg_1499;

assign icmp_ln1504_fu_390_p2 = (($signed(x) < $signed(99'd1)) ? 1'b1 : 1'b0);

assign icmp_ln731_1_fu_506_p2 = ((and_ln731_1_fu_498_p3 == 109'd486777830487640090174734030864384) ? 1'b1 : 1'b0);

assign icmp_ln731_fu_436_p2 = ((and_ln_fu_428_p3 == 109'd486777830487640090174734030864384) ? 1'b1 : 1'b0);

assign index0_V_fu_564_p3 = ((ap_phi_mux_bit_select_i292_lcssa_phi_fu_361_p4[0:0] == 1'b1) ? p_Result_s_102_fu_544_p4 : p_Result_44_fu_554_p4);

assign lhs_2_fu_745_p3 = {{tmp_20_reg_1398}, {14'd0}};

assign lhs_4_fu_832_p3 = {{tmp_23_reg_1430}, {24'd0}};

assign lhs_6_fu_919_p3 = {{tmp_26_reg_1462}, {34'd0}};

assign lhs_8_fu_1016_p3 = {{tmp_29_reg_1494}, {44'd0}};

assign lhs_V_fu_1124_p3 = {{tmp_31_reg_1525}, {30'd0}};

assign lhs_fu_671_p3 = {{tmp_18_reg_1367}, {8'd0}};

assign log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_address0 = zext_ln527_reg_1325;

assign log_apfixed_reduce_log_inverse_lut_table_array_V_address0 = zext_ln527_fu_572_p1;

assign log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_address0 = zext_ln527_3_fu_1091_p1;

assign log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_address0 = zext_ln527_4_fu_1095_p1;

assign log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_address0 = zext_ln527_5_fu_1099_p1;

assign log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0 = zext_ln527_1_fu_1087_p1;

assign log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_address0 = zext_ln527_2_fu_1074_p1;

assign log_base_V_2_fu_1241_p2 = (add_ln666_6_fu_1236_p2 + zext_ln666_5_fu_1230_p1);

assign log_base_V_fu_1274_p2 = ($signed(add_ln778_fu_1258_p2) + $signed(sext_ln666_4_fu_1270_p1));

assign p_Result_100_fu_400_p4 = {{{{1'd0}, {trunc_ln594_fu_396_p1}}}, {11'd0}};

assign p_Result_121_cast_fu_410_p3 = {{trunc_ln594_fu_396_p1}, {11'd0}};

assign p_Result_44_fu_554_p4 = {{ap_phi_mux_r_V_2_phi_fu_350_p4[107:102]}};

assign p_Result_s_102_fu_544_p4 = {{ap_phi_mux_r_V_2_phi_fu_350_p4[108:103]}};

assign p_Result_s_fu_479_p3 = p_Val2_34_fu_242[32'd108];

assign r_V_13_fu_458_p3 = {{p_Val2_34_fu_242}, {1'd0}};

assign ret_V_10_fu_1048_p2 = (ret_V_15_fu_1031_p2 - zext_ln1200_4_fu_1044_p1);

assign ret_V_11_fu_682_p2 = (zext_ln1199_fu_678_p1 + select_ln1340_reg_1372);

assign ret_V_12_fu_760_p2 = (zext_ln1199_1_fu_752_p1 + zext_ln666_fu_756_p1);

assign ret_V_13_fu_847_p2 = (zext_ln1199_2_fu_839_p1 + zext_ln666_1_fu_843_p1);

assign ret_V_14_fu_934_p2 = (zext_ln1199_3_fu_926_p1 + zext_ln666_2_fu_930_p1);

assign ret_V_15_fu_1031_p2 = (zext_ln1199_4_fu_1023_p1 + zext_ln666_3_fu_1027_p1);

assign ret_V_2_fu_690_p2 = (ret_V_11_fu_682_p2 - zext_ln1200_fu_687_p1);

assign ret_V_4_fu_777_p2 = (ret_V_12_fu_760_p2 - zext_ln1200_1_fu_773_p1);

assign ret_V_6_fu_864_p2 = (ret_V_13_fu_847_p2 - zext_ln1200_2_fu_860_p1);

assign ret_V_8_fu_951_p2 = (ret_V_14_fu_934_p2 - zext_ln1200_3_fu_947_p1);

assign ret_V_fu_1138_p2 = (zext_ln1200_5_fu_1131_p1 - zext_ln1200_6_fu_1135_p1);

assign rhs_12_fu_1037_p3 = {{r_V_18_reg_1520}, {16'd0}};

assign rhs_3_fu_766_p3 = {{r_V_15_reg_1419}, {1'd0}};

assign rhs_6_fu_853_p3 = {{r_V_16_reg_1451}, {6'd0}};

assign rhs_9_fu_940_p3 = {{r_V_17_reg_1483}, {11'd0}};

assign select_ln1340_fu_652_p3 = ((tmp_43_reg_1357[0:0] == 1'b1) ? tmp_17_fu_641_p3 : zext_ln1340_fu_648_p1);

assign select_ln731_fu_526_p3 = ((p_Result_s_fu_479_p3[0:0] == 1'b1) ? xor_ln731_fu_520_p2 : icmp_ln731_1_fu_506_p2);

assign sext_ln666_1_fu_1233_p1 = add_ln666_3_reg_1612;

assign sext_ln666_2_fu_1206_p1 = trunc_ln1_reg_1596;

assign sext_ln666_3_fu_1215_p1 = add_ln666_3_reg_1612;

assign sext_ln666_4_fu_1270_p1 = $signed(shl_ln666_1_fu_1263_p3);

assign sext_ln666_fu_1188_p1 = shl_ln_fu_1181_p3;

assign sext_ln671_fu_1178_p1 = trunc_ln1_reg_1596;

assign sf_fu_634_p3 = {{5'd16}, {tmp_16_reg_1362}};

assign shl_ln1305_fu_467_p2 = p_Val2_34_fu_242 << 109'd1;

assign shl_ln666_1_fu_1263_p3 = {{p_Result_101_reg_1634}, {16'd32768}};

assign shl_ln_fu_1181_p3 = {{tmp_33_reg_1602}, {6'd0}};

assign tmp_17_fu_641_p3 = {{5'd16}, {tmp_15_reg_1351}};

assign tmp_39_fu_512_p3 = p_Val2_34_fu_242[32'd107];

assign tmp_fu_418_p4 = {{x[97:96]}};

assign tmp_s_fu_488_p4 = {{p_Val2_34_fu_242[107:106]}};

assign trunc_ln594_fu_396_p1 = x[97:0];

assign xor_ln731_fu_520_p2 = (tmp_39_fu_512_p3 ^ 1'd1);

assign zext_ln1122_fu_1078_p1 = tmp_32_reg_1530;

assign zext_ln1199_1_fu_752_p1 = lhs_2_fu_745_p3;

assign zext_ln1199_2_fu_839_p1 = lhs_4_fu_832_p3;

assign zext_ln1199_3_fu_926_p1 = lhs_6_fu_919_p3;

assign zext_ln1199_4_fu_1023_p1 = lhs_8_fu_1016_p3;

assign zext_ln1199_fu_678_p1 = lhs_fu_671_p3;

assign zext_ln1200_1_fu_773_p1 = rhs_3_fu_766_p3;

assign zext_ln1200_2_fu_860_p1 = rhs_6_fu_853_p3;

assign zext_ln1200_3_fu_947_p1 = rhs_9_fu_940_p3;

assign zext_ln1200_4_fu_1044_p1 = rhs_12_fu_1037_p3;

assign zext_ln1200_5_fu_1131_p1 = lhs_V_fu_1124_p3;

assign zext_ln1200_6_fu_1135_p1 = rhs_s_reg_1581;

assign zext_ln1200_fu_687_p1 = r_V_14_reg_1387;

assign zext_ln1340_fu_648_p1 = sf_fu_634_p3;

assign zext_ln387_1_fu_1175_p1 = logn_V_2_reg_1591;

assign zext_ln387_2_fu_1116_p1 = log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_q0;

assign zext_ln387_3_fu_1120_p1 = log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_q0;

assign zext_ln387_fu_1113_p1 = logn_V_1_reg_1561;

assign zext_ln527_1_fu_1087_p1 = a_reg_1345;

assign zext_ln527_2_fu_1074_p1 = tmp_21_reg_1403;

assign zext_ln527_3_fu_1091_p1 = tmp_24_reg_1435;

assign zext_ln527_4_fu_1095_p1 = tmp_27_reg_1467;

assign zext_ln527_5_fu_1099_p1 = tmp_30_reg_1499;

assign zext_ln527_fu_572_p1 = index0_V_fu_564_p3;

assign zext_ln666_1_fu_843_p1 = eZ_1_fu_825_p3;

assign zext_ln666_2_fu_930_p1 = eZ_2_fu_912_p3;

assign zext_ln666_3_fu_1027_p1 = eZ_3_fu_1009_p3;

assign zext_ln666_4_fu_1192_p1 = add_ln666_reg_1607;

assign zext_ln666_5_fu_1230_p1 = add_ln666_2_reg_1618;

assign zext_ln666_6_fu_1255_p1 = add_ln666_2_reg_1618;

assign zext_ln666_fu_756_p1 = eZ_fu_738_p3;

always @ (posedge ap_clk) begin
    zext_ln527_reg_1325[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    select_ln1340_reg_1372[83:81] <= 3'b000;
    r_V_2_reg_347[10:0] <= 11'b00000000000;
    p_Val2_34_fu_242[10:0] <= 11'b00000000000;
end

endmodule //eucDistHW_log_99_33_s
