Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat May  5 21:19:42 2018
| Host         : daniel-VM running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_methodology -file ProcessingSystem_wrapper_methodology_drc_routed.rpt -pb ProcessingSystem_wrapper_methodology_drc_routed.pb -rpx ProcessingSystem_wrapper_methodology_drc_routed.rpx
| Design       : ProcessingSystem_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GPIO_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on GPIO_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GPIO_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GPIO_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>


