Sjasm Z80 Assembler v0.42c - www.xl2s.tk             [2022.03.16 - 22:54:59]

z80doc.asm
Errors: 0

       1   00:0100                      ; Z80 test - officially documented flags version.
       2   00:0100                      ;
       3   00:0100                      ; Copyright (C) 2012-2022 Patrik Rak (patrik@raxoft.cz)
       4   00:0100                      ;
       5   00:0100                      ; This source code is released under the MIT license, see included license.txt.
       6   00:0100                      
       7   00:0100                                  macro       testname
       8   00:0100                    <             db          "doc"
       9   00:0100                    <             endm
      10   00:0100                      
      11   00:0100  (00:0001)           maskflags   equ         1
      12   00:0100  (00:0000)           onlyflags   equ         0
      13   00:0100  (00:0000)           postccf     equ         0
      14   00:0100  (00:0000)           memptr      equ         0
      15   00:0100                      
      16   00:0100                                  include     main.asm
       1.  00:0100                      ; Main driver for the Z80 tester.
       2.  00:0100                      ;
       3.  00:0100                      ; Copyright (C) 2012-2022 Patrik Rak (patrik@raxoft.cz)
       4.  00:0100                      ;
       5.  00:0100                      ; This source code is released under the MIT license, see included license.txt.
       6.  00:0100                      
       7.  00:0100                                  org     0x0100
       8.  00:0100                      
       9.  00:0100  F3                  main:       di                                  ; disable interrupts
      10.  00:0101  FD E5                           push    iy                          ; preserve stuff needed by BASIC
      11.  00:0103  D9                              exx
      12.  00:0104  E5                              push    hl
      13.  00:0105                      
      14.  00:0105  CD 57 02                        call    printinit                   ; init printing module
      15.  00:0108                      
      16.  00:0108  CD 5D 02                        call    print                       ; print the header
      17.  00:010B  5A 38 30 20                     db      "Z80 "
      18.  00:010F                                  testname
      18.  00:010F  64 6F 63          >             db          "doc"
      19.  00:0112  20 74 65 73 74                  db      " test"
      20.  00:0117                                  ;db      23,32-13,1,127,
      21.  00:0117                      	    db " 2012 RAXOFT",10,0
      21.  00:0117  20 32 30 31 32 20 52 41 58 4F 46 54 0A 00 
      22.  00:0125                      
      23.  00:0125  01 00 00                        ld      bc,0                        ; setup for test loop
      24.  00:0128  21 7A 09                        ld      hl,testtable
      25.  00:012B  18 0A                           jr      .entry
      26.  00:012D                      
      27.  00:012D  E5                  .loop       push    hl                          ; call the test wrapper
      28.  00:012E  C5                              push    bc
      29.  00:012F  CD 90 01                        call    .test
      30.  00:0132  C1                              pop     bc
      31.  00:0133  E1                              pop     hl
      32.  00:0134                      
      33.  00:0134  80                              add     a,b                         ; accumulate failures
      34.  00:0135  47                              ld      b,a
      35.  00:0136                      
      36.  00:0136  0C                              inc     c                           ; count number of tests
      37.  00:0137                      
      38.  00:0137  5E                  .entry      ld      e,(hl)                      ; fetch test address
      39.  00:0138  23                              inc     hl
      40.  00:0139  56                              ld      d,(hl)
      41.  00:013A  23                              inc     hl
      42.  00:013B                      
      43.  00:013B  7A                              ld      a,d                         ; loop until we are done
      44.  00:013C  B3                              or      e
      45.  00:013D  20 EE                           jr      nz,.loop
      46.  00:013F                      
      47.  00:013F  CD 5D 02                        call    print                       ; print result intro
      48.  00:0142                                  db      13,"Result: ",0
      48.  00:0142  0D 52 65 73 75 6C 74 3A 20 00 
      49.  00:014C                      
      50.  00:014C  78                              ld      a,b                         ; no failures means success
      51.  00:014D  B7                              or      a
      52.  00:014E  28 24                           jr      z,.ok
      53.  00:0150                      
      54.  00:0150  CD 6C 02                        call    printdeca                   ; print number of failed tests
      55.  00:0153                      
      56.  00:0153  CD 5D 02                        call    print
      57.  00:0156  20 6F 66 20 00                  db      " of ",0
      58.  00:015B                      
      59.  00:015B  79                              ld      a,c
      60.  00:015C  CD 6C 02                        call    printdeca
      61.  00:015F                      
      62.  00:015F  CD 5D 02                        call    print
      63.  00:0162                                  db      " tests failed.",10,0
      63.  00:0162  20 74 65 73 74 73 20 66 61 69 6C 65 64 2E 0A 00 
      64.  00:0172  18 16                           jr      .done
      65.  00:0174                      
      66.  00:0174  CD 5D 02            .ok         call    print                       ; print success message
      67.  00:0177                                  db      "all tests passed.",10,0
      67.  00:0177  61 6C 6C 20 74 65 73 74 73 20 70 61 73 73 65 64 
      67.  00:0187  2E 0A 00 
      68.  00:018A                      
      69.  00:018A  E1                  .done       pop     hl                          ; return to BASIC
      70.  00:018B  D9                              exx
      71.  00:018C  FD E1                           pop     iy
      72.  00:018E  FB                              ei
      73.  00:018F  C9                              ret
      74.  00:0190                      
      75.  00:0190  C5                  .test       push    bc                          ; preserve number of failures
      76.  00:0191                      
      77.  00:0191  79                              ld      a,c                         ; print test number
      78.  00:0192  CD 6C 02                        call    printdeca
      79.  00:0195                      
      80.  00:0195  3E 20                           ld      a,' '
      81.  00:0197  CD 9F 02                        call    printchr
      82.  00:019A                      
      83.  00:019A  21 41 00                        ld      hl,1+3*vecsize+4            ; print test name
      84.  00:019D  19                              add     hl,de
      85.  00:019E                      
      86.  00:019E  CD 63 02                        call    printhl
      87.  00:01A1                      
      88.  00:01A1  C1                              pop     bc                          ; restore number of failures
      89.  00:01A2                      
      90.  00:01A2  7E                              ld      a,(hl)                      ; see if some special check is needed
      91.  00:01A3  FE 01                           cp      1
      92.  00:01A5  28 15                           jr      z,.incheck
      93.  00:01A7  30 4A                           jr      nc,.pass
      94.  00:01A9                      
      95.  00:01A9  B0                  .failcheck  or      b                           ; some prior failure means do the test
      96.  00:01AA  20 47                           jr      nz,.pass
      97.  00:01AC                      
      98.  00:01AC  CD 5D 02                        call    print                       ; print that the test was skipped
      99.  00:01AF                                  ;db      23,32-7,1,
     100.  00:01AF                      	    db "   Skipped",10,0
     100.  00:01AF  20 20 20 53 6B 69 70 70 65 64 0A 00 
     101.  00:01BB                      
     102.  00:01BB  C9                              ret                                 ; return success
     103.  00:01BC                      
     104.  00:01BC  AF                  .incheck    xor     a                           ; expected IN value means do the test
     105.  00:01BD  DB FE                           in      a,(0xfe)
     106.  00:01BF  FE BF                           cp      0xbf                        ; %10111111 - just MIC bit is zero
     107.  00:01C1  28 30                           jr      z,.pass
     108.  00:01C3                      
     109.  00:01C3  5F                              ld      e,a
     110.  00:01C4                      
     111.  00:01C4  CD 5D 02                        call    print                       ; print the IN mismatch message
     112.  00:01C7                                  ;db      23,32-6,1,
     113.  00:01C7                      	    db	"   FAILED",10
     113.  00:01C7  20 20 20 46 41 49 4C 45 44 0A 
     114.  00:01D1                                  db      "IN FE:",10,0
     114.  00:01D1  49 4E 20 46 45 3A 0A 00 
     115.  00:01D9                      
     116.  00:01D9  7B                              ld      a,e
     117.  00:01DA  CD 8F 02                        call    printhexa
     118.  00:01DD                      
     119.  00:01DD  CD 5D 02                        call    print
     120.  00:01E0                                  ;db      23,32-11,1,
     121.  00:01E0                      	    db "    Expected:BF",10,0
     121.  00:01E0  20 20 20 20 45 78 70 65 63 74 65 64 3A 42 46 0A 
     121.  00:01F0  00 
     122.  00:01F1                      
     123.  00:01F1  3C                              inc     a                           ; return failure
     124.  00:01F2  C9                              ret
     125.  00:01F3                      
     126.  00:01F3  21 3D 00            .pass       ld      hl,1+3*vecsize              ; store expected CRC address
     127.  00:01F6  19                              add     hl,de
     128.  00:01F7  E5                              push    hl
     129.  00:01F8                      
     130.  00:01F8  EB                              ex      de,hl                       ; run the test with test vector at HL
     131.  00:01F9                      
     132.  00:01F9  CD 00 03                        call    test
     133.  00:01FC                      
     134.  00:01FC  21 03 09                        ld      hl,data+3                   ; store computed CRC
     135.  00:01FF                      
     136.  00:01FF  73                              ld      (hl),e
     137.  00:0200  2B                              dec     hl
     138.  00:0201  72                              ld      (hl),d
     139.  00:0202  2B                              dec     hl
     140.  00:0203  71                              ld      (hl),c
     141.  00:0204  2B                              dec     hl
     142.  00:0205  70                              ld      (hl),b
     143.  00:0206                      
     144.  00:0206  D1                              pop     de                          ; get expected CRC address
     145.  00:0207                      
     146.  00:0207  06 04                           ld      b,4                         ; compare CRCs
     147.  00:0209  CD 4A 02                        call    .cmp
     148.  00:020C                      
     149.  00:020C  20 0B                           jr      nz,.mismatch                ; check for mismatch
     150.  00:020E                      
     151.  00:020E  CD 5D 02                        call    print                       ; print success
     152.  00:0211                                  ;db      23,32-2,1,
     153.  00:0211                      	    db "   OK",10,0
     153.  00:0211  20 20 20 4F 4B 0A 00 
     154.  00:0218                      
     155.  00:0218  C9                              ret                                 ; return success
     156.  00:0219                      
     157.  00:0219  CD 5D 02            .mismatch   call    print                       ; print mismatched and expected CRC
     158.  00:021C                                  ;db      23,32-6,1,
     159.  00:021C                      	    db "   FAILED",13
     159.  00:021C  20 20 20 46 41 49 4C 45 44 0D 
     160.  00:0226  43 52 43 3A 00                  db      "CRC:",0
     161.  00:022B                      
     162.  00:022B  CD 85 02                        call    printcrc
     163.  00:022E                      
     164.  00:022E  CD 5D 02                        call    print
     165.  00:0231                                  db      "   Expected:",0
     165.  00:0231  20 20 20 45 78 70 65 63 74 65 64 3A 00 
     166.  00:023E                      
     167.  00:023E  EB                              ex      de,hl
     168.  00:023F  CD 85 02                        call    printcrc
     169.  00:0242                      
     170.  00:0242  3E 0D                           ld      a,13
     171.  00:0244  CD 9F 02                        call    printchr
     172.  00:0247                      
     173.  00:0247  3E 01                           ld      a,1                         ; return failure
     174.  00:0249  C9                              ret
     175.  00:024A                      
     176.  00:024A  E5                  .cmp        push    hl                          ; compare B bytes at HL and DE
     177.  00:024B  D5                              push    de
     178.  00:024C  1A                  .cmploop    ld      a,(de)
     179.  00:024D  AE                              xor     (hl)
     180.  00:024E  20 04                           jr      nz,.exit
     181.  00:0250  13                              inc     de
     182.  00:0251  23                              inc     hl
     183.  00:0252  10 F8                           djnz    .cmploop
     184.  00:0254  D1                  .exit       pop     de
     185.  00:0255  E1                              pop     hl
     186.  00:0256  C9                              ret
     187.  00:0257                      
     188.  00:0257                                  include print.asm
       1:  00:0257                      ; Simple printing module.
       2:  00:0257                      ;
       3:  00:0257                      ; Copyright (C) 2012-2022 Patrik Rak (patrik@raxoft.cz)
       4:  00:0257                      ;
       5:  00:0257                      ; This source code is released under the MIT license, see included license.txt.
       6:  00:0257                      
       7:  00:0257                      
       8:  00:0257  C9                  printinit:  ret
       9:  00:0258  3E 02               		ld      a,2
      10:  00:025A  C3 01 16                        jp      0x1601      ; CHAN-OPEN
      11:  00:025D                      
      12:  00:025D                      
      13:  00:025D  E3                  print:      ex      (sp),hl
      14:  00:025E  CD 63 02                        call    printhl
      15:  00:0261  E3                              ex      (sp),hl
      16:  00:0262  C9                              ret
      17:  00:0263                      
      18:  00:0263                      printhl:
      19:  00:0263  7E                  .loop       ld      a,(hl)
      20:  00:0264  23                              inc     hl
      21:  00:0265  B7                              or      a
      22:  00:0266  C8                              ret     z
      23:  00:0267  CD 9F 02                        call    printchr
      24:  00:026A  18 F7                           jr      .loop
      25:  00:026C                      
      26:  00:026C                      
      27:  00:026C  67                  printdeca:  ld      h,a
      28:  00:026D  06 9C                           ld      b,-100
      29:  00:026F  CD 79 02                        call    .digit
      30:  00:0272  06 F6                           ld      b,-10
      31:  00:0274  CD 79 02                        call    .digit
      32:  00:0277  06 FF                           ld      b,-1
      33:  00:0279                      
      34:  00:0279  7C                  .digit      ld      a,h
      35:  00:027A  2E 2F                           ld      l,'0'-1
      36:  00:027C  2C                  .loop       inc     l
      37:  00:027D  80                              add     a,b
      38:  00:027E  38 FC                           jr      c,.loop
      39:  00:0280  90                              sub     b
      40:  00:0281  67                              ld      h,a
      41:  00:0282  7D                              ld      a,l
      42:  00:0283  18 1A                           jr      printchr
      43:  00:0285                      
      44:  00:0285                      
      45:  00:0285  06 04               printcrc:   ld      b,4
      46:  00:0287                      
      47:  00:0287                      printhexs:
      48:  00:0287  7E                  .loop       ld      a,(hl)
      49:  00:0288  23                              inc     hl
      50:  00:0289  CD 8F 02                        call    printhexa
      51:  00:028C  10 F9                           djnz    .loop
      52:  00:028E  C9                              ret
      53:  00:028F                      
      54:  00:028F                      
      55:  00:028F  F5                  printhexa:  push    af
      56:  00:0290  0F                              rrca
      57:  00:0291  0F                              rrca
      58:  00:0292  0F                              rrca
      59:  00:0293  0F                              rrca
      60:  00:0294  CD 98 02                        call    .nibble
      61:  00:0297  F1                              pop     af
      62:  00:0298                      
      63:  00:0298  F6 F0               .nibble     or      0xf0
      64:  00:029A  27                              daa
      65:  00:029B  C6 A0                           add     a,0xa0
      66:  00:029D  CE 40                           adc     a,0x40
      67:  00:029F                      
      68:  00:029F                      printchr:
      69:  00:029F  C5                  	push	bc
      70:  00:02A0  D5                  	push	de
      71:  00:02A1  E5                  	push	hl
      72:  00:02A2  5F                  	ld	e, a
      73:  00:02A3  0E 02               	ld	c, 2
      74:  00:02A5  CD 05 00            	call	5
      75:  00:02A8  E1                  	pop	hl
      76:  00:02A9  D1                  	pop	de
      77:  00:02AA  C1                  	pop	bc
      78:  00:02AB  C9                  	ret
      79:  00:02AC                      	
      80:  00:02AC                      ;   push    iy
      81:  00:02AC                      ; ;          ld      iy,0x5c3a   ; ERR-NR
      82:  00:02AC                      ;            push    de
      83:  00:02AC                      ;            push    bc
      84:  00:02AC                      ; ;           exx
      85:  00:02AC                      ;  ;          ei
      86:  00:02AC                      ;            ; out     (0xff),a
      87:  00:02AC                      ;   ;         rst     0x10
      88:  00:02AC                      ;    ;        di
      89:  00:02AC                      ;     ;       exx
      90:  00:02AC                      ;            pop     bc
      91:  00:02AC                      ;            pop     de
      92:  00:02AC                      ;            pop     iy
      93:  00:02AC                      ;            ret
      94:  00:02AC                      
      95:  00:02AC                      ; EOF ;
     189.  00:02AC                      
     190.  00:02AC  (0054)                          align   256
     191.  00:0300                      
     192.  00:0300                                  include idea.asm
       1:  00:0300                      ; The Z80 tester.
       2:  00:0300                      ;
       3:  00:0300                      ; Copyright (C) 2012-2022 Patrik Rak (patrik@raxoft.cz)
       4:  00:0300                      ;
       5:  00:0300                      ; This source code is released under the MIT license, see included license.txt.
       6:  00:0300                      
       7:  00:0300  (00:0004)           opsize      equ     4+postccf       ; Size of the tested instruction sequence.
       8:  00:0300  (00:0010)           datasize    equ     16              ; Size of the tested registers and data.
       9:  00:0300  (00:0014)           vecsize     equ     opsize+datasize ; Size of entire test vector.
      10:  00:0300                      
      11:  00:0300  ED 73 A5 04         test:       ld      (.spptr+1),sp
      12:  00:0304                      
      13:  00:0304                                  if      maskflags       ; Keep mask for official flags.
      14:  00:0304  7E                              ld      a,(hl)          
      15:  00:0305  32 47 04                        ld      (.flagptr+1),a
      16:  00:0308                                  endif
      17:  00:0308                      
      18:  00:0308  23                              inc     hl
      19:  00:0309                      
      20:  00:0309  11 14 09                        ld      de,vector       ; Init the test vector, counter and shifter.
      21:  00:030C  01 14 00                        ld      bc,vecsize
      22:  00:030F  CD A8 04                        call    .copy
      23:  00:0312                      
      24:  00:0312  09                              add     hl,bc
      25:  00:0313                      
      26:  00:0313  CD A8 04                        call    .copy
      27:  00:0316                      
      28:  00:0316  CD A8 04                        call    .copy
      29:  00:0319                                  
      30:  00:0319  09                              add     hl,bc
      31:  00:031A                      
      32:  00:031A  ED 53 7E 04                     ld      (.valptr+1),de
      33:  00:031E                      
      34:  00:031E  13                              inc     de
      35:  00:031F                      
      36:  00:031F  CD AF 04                        call    .clear
      37:  00:0322                      
      38:  00:0322  ED 53 7B 04                     ld      (.maskptr+1),de
      39:  00:0326                      
      40:  00:0326  AF                              xor     a
      41:  00:0327  12                              ld      (de),a
      42:  00:0328  13                              inc     de
      43:  00:0329                      
      44:  00:0329  CD A8 04                        call    .copy
      45:  00:032C                                  
      46:  00:032C  3E 07                           ld      a,0x07          ; Make sure we get 0
      47:  00:032E  D3 FE                           out     (0xfe),a        ; on MIC bit when doing IN.
      48:  00:0330                      
      49:  00:0330  3E A9                           ld      a,0xa9          ; Set I,R,AF' to known values.
      50:  00:0332  ED 47                           ld      i,a
      51:  00:0334  ED 4F                           ld      r,a
      52:  00:0336  B7                              or      a
      53:  00:0337  08                              ex      af,af
      54:  00:0338                      
      55:  00:0338  01 FF FF                        ld      bc,65535        ; Init CRC.
      56:  00:033B  50                              ld      d,b
      57:  00:033C  59                              ld      e,c
      58:  00:033D  D9                              exx
      59:  00:033E                      
      60:  00:033E  31 00 09                        ld      sp,data.regs
      61:  00:0341                      
      62:  00:0341                                  ; Test vector sequence combinator.
      63:  00:0341                      
      64:  00:0341  21 28 09            .loop       ld      hl,counter
      65:  00:0344  11 51 09                        ld      de,shifter+1
      66:  00:0347  01 14 09                        ld      bc,vector
      67:  00:034A                                  
      68:  00:034A                                  macro   combine base,count,offset:0,last:1
      69:  00:034A                    <             repeat  count
      70:  00:034A                    <             ld      a,(bc)
      71:  00:034A                    <             xor     (hl)
      72:  00:034A                    <             ex      de,hl
      73:  00:034A                    <             xor     (hl)
      74:  00:034A                    <             ld      (base+offset+@#),a
      75:  00:034A                    <             if      ( @# < count-1 ) | ! last
      76:  00:034A                    <             inc     c
      77:  00:034A                    <             inc     e
      78:  00:034A                    <             inc     l
      79:  00:034A                    <             endif
      80:  00:034A                    <             endrepeat
      81:  00:034A                    <             endm
      82:  00:034A                      
      83:  00:034A  0A                              ld      a,(bc)
      84:  00:034B  AE                              xor     (hl)
      85:  00:034C  EB                              ex      de,hl
      86:  00:034D  AE                              xor     (hl)
      87:  00:034E  FE 76                           cp      0x76        ; Skip halt.
      88:  00:0350  CA 62 04                        jp      z,.next
      89:  00:0353  32 2F 04                        ld      (.opcode),a
      90:  00:0356  0C                              inc     c
      91:  00:0357  1C                              inc     e
      92:  00:0358  2C                              inc     l
      93:  00:0359                      
      94:  00:0359  0A                              ld      a,(bc)
      95:  00:035A  AE                              xor     (hl)
      96:  00:035B  EB                              ex      de,hl
      97:  00:035C  AE                              xor     (hl)
      98:  00:035D  32 30 04                        ld      (.opcode+1),a
      99:  00:0360  FE 76                           cp      0x76        ; Skip halt...
     100:  00:0362  C2 6F 03                        jp      nz,.ok
     101:  00:0365  3A 2F 04                        ld      a,(.opcode)
     102:  00:0368  E6 DF                           and     0xdf        ; ... with IX/IY prefix.
     103:  00:036A  FE DD                           cp      0xdd
     104:  00:036C  CA 62 04                        jp      z,.next
     105:  00:036F  0C                  .ok         inc     c
     106:  00:0370  1C                              inc     e
     107:  00:0371  2C                              inc     l
     108:  00:0372                      
     109:  00:0372                                  combine .opcode,opsize-2,2,0
     109:  00:0372                    >             repeat  count
     109:  00:0372                    <             ld      a,(bc)
     109:  00:0372                    <             xor     (hl)
     109:  00:0372                    <             ex      de,hl
     109:  00:0372                    <             xor     (hl)
     109:  00:0372                    <             ld      (base+offset+@#),a
     109:  00:0372                    <             if      ( @# < count-1 ) | ! last
     109:  00:0372                    <             inc     c
     109:  00:0372                    <             inc     e
     109:  00:0372                    <             inc     l
     109:  00:0372                    <             endif
     109:  00:0372                    <             endrepeat
     109:  00:0372  0A AE EB AE 32 31 04 0C 1C 2C 0A AE EB AE 32 32 
     109:  00:0382  04 0C 1C 2C 
     110:  00:0386                                  combine data,datasize
     110:  00:0386                    >             repeat  count
     110:  00:0386                    <             ld      a,(bc)
     110:  00:0386                    <             xor     (hl)
     110:  00:0386                    <             ex      de,hl
     110:  00:0386                    <             xor     (hl)
     110:  00:0386                    <             ld      (base+offset+@#),a
     110:  00:0386                    <             if      ( @# < count-1 ) | ! last
     110:  00:0386                    <             inc     c
     110:  00:0386                    <             inc     e
     110:  00:0386                    <             inc     l
     110:  00:0386                    <             endif
     110:  00:0386                    <             endrepeat
     110:  00:0386  0A AE EB AE 32 00 09 0C 1C 2C 0A AE EB AE 32 01 
     110:  00:0396  09 0C 1C 2C 0A AE EB AE 32 02 09 0C 1C 2C 0A AE 
     110:  00:03A6  EB AE 32 03 09 0C 1C 2C 0A AE EB AE 32 04 09 0C 
     110:  00:03B6  1C 2C 0A AE EB AE 32 05 09 0C 1C 2C 0A AE EB AE 
     110:  00:03C6  32 06 09 0C 1C 2C 0A AE EB AE 32 07 09 0C 1C 2C 
     110:  00:03D6  0A AE EB AE 32 08 09 0C 1C 2C 0A AE EB AE 32 09 
     110:  00:03E6  09 0C 1C 2C 0A AE EB AE 32 0A 09 0C 1C 2C 0A AE 
     110:  00:03F6  EB AE 32 0B 09 0C 1C 2C 0A AE EB AE 32 0C 09 0C 
     110:  00:0406  1C 2C 0A AE EB AE 32 0D 09 0C 1C 2C 0A AE EB AE 
     110:  00:0416  32 0E 09 0C 1C 2C 0A AE EB AE 32 0F 09 
     111:  00:0423                      
     112:  00:0423                                  ; The test itself.
     113:  00:0423                      
     114:  00:0423  F1                              pop     af
     115:  00:0424  C1                              pop     bc
     116:  00:0425  D1                              pop     de
     117:  00:0426  E1                              pop     hl
     118:  00:0427  DD E1                           pop     ix
     119:  00:0429  FD E1                           pop     iy
     120:  00:042B  ED 7B 0E 09                     ld      sp,(data.sp)
     121:  00:042F                      
     122:  00:042F  00 (4)              .opcode     ds      opsize
     123:  00:0433                      .continue
     124:  00:0433                                  if      memptr
     125:  00:0433                    ~             ld      hl,data
     126:  00:0433                    ~             bit     0,(hl)
     127:  00:0433                    ~             endif
     128:  00:0433                      
     129:  00:0433  ED 73 0E 09                     ld      (data.sp),sp
     130:  00:0437  31 0C 09                        ld      sp,data.regstop
     131:  00:043A  FD E5                           push    iy
     132:  00:043C  DD E5                           push    ix
     133:  00:043E  E5                              push    hl
     134:  00:043F  D5                              push    de
     135:  00:0440  C5                              push    bc
     136:  00:0441  F5                              push    af
     137:  00:0442                                  
     138:  00:0442  21 00 09                        ld      hl,data
     139:  00:0445                      
     140:  00:0445                                  if      maskflags
     141:  00:0445  7E                              ld      a,(hl)
     142:  00:0446  E6 FF               .flagptr    and     0xff
     143:  00:0448                      
     144:  00:0448                                  if      ! onlyflags
     145:  00:0448  77                              ld      (hl),a
     146:  00:0449                                  endif
     147:  00:0449                      
     148:  00:0449                                  endif
     149:  00:0449                      
     150:  00:0449                                  ; CRC update.
     151:  00:0449                      
     152:  00:0449                                  if      ! onlyflags
     153:  00:0449  06 10                           ld      b,datasize
     154:  00:044B                                  endif
     155:  00:044B                      
     156:  00:044B                                  if      ! ( onlyflags & maskflags )
     157:  00:044B  7E                  .crcloop    ld      a,(hl)
     158:  00:044C                                  endif
     159:  00:044C                      
     160:  00:044C  D9                              exx
     161:  00:044D  AB                              xor     e
     162:  00:044E                      
     163:  00:044E  6F                              ld      l,a
     164:  00:044F  26 05                           ld      h,crctable/256
     165:  00:0451                                  
     166:  00:0451  7E                              ld      a,(hl)
     167:  00:0452  AA                              xor     d
     168:  00:0453  5F                              ld      e,a
     169:  00:0454  24                              inc     h
     170:  00:0455                      
     171:  00:0455  7E                              ld      a,(hl)
     172:  00:0456  A9                              xor     c
     173:  00:0457  57                              ld      d,a
     174:  00:0458  24                              inc     h
     175:  00:0459                      
     176:  00:0459  7E                              ld      a,(hl)
     177:  00:045A  A8                              xor     b
     178:  00:045B  4F                              ld      c,a
     179:  00:045C  24                              inc     h
     180:  00:045D                      
     181:  00:045D  46                              ld      b,(hl)
     182:  00:045E                      
     183:  00:045E  D9                              exx
     184:  00:045F                      
     185:  00:045F                                  if      ! onlyflags
     186:  00:045F  23                              inc     hl
     187:  00:0460  10 E9                           djnz    .crcloop
     188:  00:0462                                  endif
     189:  00:0462                      
     190:  00:0462                                  ; Multibyte counter with arbitrary bit mask.
     191:  00:0462                      
     192:  00:0462  21 3C 09            .next       ld      hl,countmask
     193:  00:0465  11 28 09                        ld      de,counter
     194:  00:0468  06 14                           ld      b,vecsize
     195:  00:046A  1A                  .countloop  ld      a,(de)
     196:  00:046B  B7                              or      a
     197:  00:046C  28 06                           jr      z,.countnext
     198:  00:046E  3D                              dec     a
     199:  00:046F  A6                              and     (hl)
     200:  00:0470  12                              ld      (de),a
     201:  00:0471  C3 41 03                        jp      .loop
     202:  00:0474  7E                  .countnext  ld      a,(hl)
     203:  00:0475  12                              ld      (de),a
     204:  00:0476  2C                              inc     l
     205:  00:0477  1C                              inc     e
     206:  00:0478  10 F0                           djnz    .countloop
     207:  00:047A                      
     208:  00:047A                                  ; Multibyte shifter with arbitrary bit mask.
     209:  00:047A                      
     210:  00:047A  21 65 09            .maskptr    ld      hl,shiftmask
     211:  00:047D  11 50 09            .valptr     ld      de,shifter
     212:  00:0480  1A                              ld      a,(de)
     213:  00:0481  87                              add     a,a
     214:  00:0482  ED 44                           neg
     215:  00:0484  86                              add     (hl)
     216:  00:0485  AE                              xor     (hl)
     217:  00:0486  A6                              and     (hl)
     218:  00:0487  12                              ld      (de),a
     219:  00:0488  C2 41 03                        jp      nz,.loop
     220:  00:048B  2C                  .shiftloop  inc     l
     221:  00:048C  1C                              inc     e
     222:  00:048D  7B                              ld      a,e
     223:  00:048E  FE 65                           cp      shiftend % 256
     224:  00:0490  28 11                           jr      z,.exit
     225:  00:0492  7E                              ld      a,(hl)
     226:  00:0493  3D                              dec     a
     227:  00:0494  AE                              xor     (hl)
     228:  00:0495  A6                              and     (hl)
     229:  00:0496  28 F3                           jr      z,.shiftloop
     230:  00:0498  12                              ld      (de),a
     231:  00:0499  22 7B 04                        ld      (.maskptr+1),hl
     232:  00:049C  ED 53 7E 04                     ld      (.valptr+1),de
     233:  00:04A0  C3 41 03                        jp      .loop
     234:  00:04A3                      
     235:  00:04A3  D9                  .exit       exx
     236:  00:04A4  31 00 00            .spptr      ld      sp,0
     237:  00:04A7  C9                              ret
     238:  00:04A8                      
     239:  00:04A8                                  ; Misc helper routines.
     240:  00:04A8                      
     241:  00:04A8  E5                  .copy       push    hl
     242:  00:04A9  C5                              push    bc
     243:  00:04AA  ED B0                           ldir
     244:  00:04AC  C1                              pop     bc
     245:  00:04AD  E1                              pop     hl
     246:  00:04AE  C9                              ret
     247:  00:04AF                      
     248:  00:04AF  E5                  .clear      push    hl
     249:  00:04B0  C5                              push    bc
     250:  00:04B1  62                              ld      h,d
     251:  00:04B2  6B                              ld      l,e
     252:  00:04B3  36 00                           ld      (hl),0
     253:  00:04B5  13                              inc     de
     254:  00:04B6  0B                              dec     bc
     255:  00:04B7  ED B0                           ldir
     256:  00:04B9  C1                              pop     bc
     257:  00:04BA  E1                              pop     hl
     258:  00:04BB  C9                              ret
     259:  00:04BC                      
     260:  00:04BC  (0044)                          align   256
     261:  00:0500                      
     262:  00:0500                                  include crctab.asm
       1:. 00:0500                      ; CRC table for the standard 100000100110000010001110110110111 polynomial.
       2:. 00:0500                      ; Chunked little endian, the 256 LSBs first, the 256 MSBs last, for fast access.
       3:. 00:0500                      ;
       4:. 00:0500                      ; Copyright (C) 2012-2022 Patrik Rak (patrik@raxoft.cz)
       5:. 00:0500                      ;
       6:. 00:0500                      ; This source code is released under the MIT license, see included license.txt.
       7:. 00:0500                      
       8:. 00:0500                      crctable:
       9:. 00:0500  00                              db      0x00    ; 00 00000000
      10:. 00:0501  96                              db      0x96    ; 01 77073096
      11:. 00:0502  2C                              db      0x2c    ; 02 ee0e612c
      12:. 00:0503  BA                              db      0xba    ; 03 990951ba
      13:. 00:0504  19                              db      0x19    ; 04 076dc419
      14:. 00:0505  8F                              db      0x8f    ; 05 706af48f
      15:. 00:0506  35                              db      0x35    ; 06 e963a535
      16:. 00:0507  A3                              db      0xa3    ; 07 9e6495a3
      17:. 00:0508  32                              db      0x32    ; 08 0edb8832
      18:. 00:0509  A4                              db      0xa4    ; 09 79dcb8a4
      19:. 00:050A  1E                              db      0x1e    ; 0a e0d5e91e
      20:. 00:050B  88                              db      0x88    ; 0b 97d2d988
      21:. 00:050C  2B                              db      0x2b    ; 0c 09b64c2b
      22:. 00:050D  BD                              db      0xbd    ; 0d 7eb17cbd
      23:. 00:050E  07                              db      0x07    ; 0e e7b82d07
      24:. 00:050F  91                              db      0x91    ; 0f 90bf1d91
      25:. 00:0510  64                              db      0x64    ; 10 1db71064
      26:. 00:0511  F2                              db      0xf2    ; 11 6ab020f2
      27:. 00:0512  48                              db      0x48    ; 12 f3b97148
      28:. 00:0513  DE                              db      0xde    ; 13 84be41de
      29:. 00:0514  7D                              db      0x7d    ; 14 1adad47d
      30:. 00:0515  EB                              db      0xeb    ; 15 6ddde4eb
      31:. 00:0516  51                              db      0x51    ; 16 f4d4b551
      32:. 00:0517  C7                              db      0xc7    ; 17 83d385c7
      33:. 00:0518  56                              db      0x56    ; 18 136c9856
      34:. 00:0519  C0                              db      0xc0    ; 19 646ba8c0
      35:. 00:051A  7A                              db      0x7a    ; 1a fd62f97a
      36:. 00:051B  EC                              db      0xec    ; 1b 8a65c9ec
      37:. 00:051C  4F                              db      0x4f    ; 1c 14015c4f
      38:. 00:051D  D9                              db      0xd9    ; 1d 63066cd9
      39:. 00:051E  63                              db      0x63    ; 1e fa0f3d63
      40:. 00:051F  F5                              db      0xf5    ; 1f 8d080df5
      41:. 00:0520  C8                              db      0xc8    ; 20 3b6e20c8
      42:. 00:0521  5E                              db      0x5e    ; 21 4c69105e
      43:. 00:0522  E4                              db      0xe4    ; 22 d56041e4
      44:. 00:0523  72                              db      0x72    ; 23 a2677172
      45:. 00:0524  D1                              db      0xd1    ; 24 3c03e4d1
      46:. 00:0525  47                              db      0x47    ; 25 4b04d447
      47:. 00:0526  FD                              db      0xfd    ; 26 d20d85fd
      48:. 00:0527  6B                              db      0x6b    ; 27 a50ab56b
      49:. 00:0528  FA                              db      0xfa    ; 28 35b5a8fa
      50:. 00:0529  6C                              db      0x6c    ; 29 42b2986c
      51:. 00:052A  D6                              db      0xd6    ; 2a dbbbc9d6
      52:. 00:052B  40                              db      0x40    ; 2b acbcf940
      53:. 00:052C  E3                              db      0xe3    ; 2c 32d86ce3
      54:. 00:052D  75                              db      0x75    ; 2d 45df5c75
      55:. 00:052E  CF                              db      0xcf    ; 2e dcd60dcf
      56:. 00:052F  59                              db      0x59    ; 2f abd13d59
      57:. 00:0530  AC                              db      0xac    ; 30 26d930ac
      58:. 00:0531  3A                              db      0x3a    ; 31 51de003a
      59:. 00:0532  80                              db      0x80    ; 32 c8d75180
      60:. 00:0533  16                              db      0x16    ; 33 bfd06116
      61:. 00:0534  B5                              db      0xb5    ; 34 21b4f4b5
      62:. 00:0535  23                              db      0x23    ; 35 56b3c423
      63:. 00:0536  99                              db      0x99    ; 36 cfba9599
      64:. 00:0537  0F                              db      0x0f    ; 37 b8bda50f
      65:. 00:0538  9E                              db      0x9e    ; 38 2802b89e
      66:. 00:0539  08                              db      0x08    ; 39 5f058808
      67:. 00:053A  B2                              db      0xb2    ; 3a c60cd9b2
      68:. 00:053B  24                              db      0x24    ; 3b b10be924
      69:. 00:053C  87                              db      0x87    ; 3c 2f6f7c87
      70:. 00:053D  11                              db      0x11    ; 3d 58684c11
      71:. 00:053E  AB                              db      0xab    ; 3e c1611dab
      72:. 00:053F  3D                              db      0x3d    ; 3f b6662d3d
      73:. 00:0540  90                              db      0x90    ; 40 76dc4190
      74:. 00:0541  06                              db      0x06    ; 41 01db7106
      75:. 00:0542  BC                              db      0xbc    ; 42 98d220bc
      76:. 00:0543  2A                              db      0x2a    ; 43 efd5102a
      77:. 00:0544  89                              db      0x89    ; 44 71b18589
      78:. 00:0545  1F                              db      0x1f    ; 45 06b6b51f
      79:. 00:0546  A5                              db      0xa5    ; 46 9fbfe4a5
      80:. 00:0547  33                              db      0x33    ; 47 e8b8d433
      81:. 00:0548  A2                              db      0xa2    ; 48 7807c9a2
      82:. 00:0549  34                              db      0x34    ; 49 0f00f934
      83:. 00:054A  8E                              db      0x8e    ; 4a 9609a88e
      84:. 00:054B  18                              db      0x18    ; 4b e10e9818
      85:. 00:054C  BB                              db      0xbb    ; 4c 7f6a0dbb
      86:. 00:054D  2D                              db      0x2d    ; 4d 086d3d2d
      87:. 00:054E  97                              db      0x97    ; 4e 91646c97
      88:. 00:054F  01                              db      0x01    ; 4f e6635c01
      89:. 00:0550  F4                              db      0xf4    ; 50 6b6b51f4
      90:. 00:0551  62                              db      0x62    ; 51 1c6c6162
      91:. 00:0552  D8                              db      0xd8    ; 52 856530d8
      92:. 00:0553  4E                              db      0x4e    ; 53 f262004e
      93:. 00:0554  ED                              db      0xed    ; 54 6c0695ed
      94:. 00:0555  7B                              db      0x7b    ; 55 1b01a57b
      95:. 00:0556  C1                              db      0xc1    ; 56 8208f4c1
      96:. 00:0557  57                              db      0x57    ; 57 f50fc457
      97:. 00:0558  C6                              db      0xc6    ; 58 65b0d9c6
      98:. 00:0559  50                              db      0x50    ; 59 12b7e950
      99:. 00:055A  EA                              db      0xea    ; 5a 8bbeb8ea
     100:. 00:055B  7C                              db      0x7c    ; 5b fcb9887c
     101:. 00:055C  DF                              db      0xdf    ; 5c 62dd1ddf
     102:. 00:055D  49                              db      0x49    ; 5d 15da2d49
     103:. 00:055E  F3                              db      0xf3    ; 5e 8cd37cf3
     104:. 00:055F  65                              db      0x65    ; 5f fbd44c65
     105:. 00:0560  58                              db      0x58    ; 60 4db26158
     106:. 00:0561  CE                              db      0xce    ; 61 3ab551ce
     107:. 00:0562  74                              db      0x74    ; 62 a3bc0074
     108:. 00:0563  E2                              db      0xe2    ; 63 d4bb30e2
     109:. 00:0564  41                              db      0x41    ; 64 4adfa541
     110:. 00:0565  D7                              db      0xd7    ; 65 3dd895d7
     111:. 00:0566  6D                              db      0x6d    ; 66 a4d1c46d
     112:. 00:0567  FB                              db      0xfb    ; 67 d3d6f4fb
     113:. 00:0568  6A                              db      0x6a    ; 68 4369e96a
     114:. 00:0569  FC                              db      0xfc    ; 69 346ed9fc
     115:. 00:056A  46                              db      0x46    ; 6a ad678846
     116:. 00:056B  D0                              db      0xd0    ; 6b da60b8d0
     117:. 00:056C  73                              db      0x73    ; 6c 44042d73
     118:. 00:056D  E5                              db      0xe5    ; 6d 33031de5
     119:. 00:056E  5F                              db      0x5f    ; 6e aa0a4c5f
     120:. 00:056F  C9                              db      0xc9    ; 6f dd0d7cc9
     121:. 00:0570  3C                              db      0x3c    ; 70 5005713c
     122:. 00:0571  AA                              db      0xaa    ; 71 270241aa
     123:. 00:0572  10                              db      0x10    ; 72 be0b1010
     124:. 00:0573  86                              db      0x86    ; 73 c90c2086
     125:. 00:0574  25                              db      0x25    ; 74 5768b525
     126:. 00:0575  B3                              db      0xb3    ; 75 206f85b3
     127:. 00:0576  09                              db      0x09    ; 76 b966d409
     128:. 00:0577  9F                              db      0x9f    ; 77 ce61e49f
     129:. 00:0578  0E                              db      0x0e    ; 78 5edef90e
     130:. 00:0579  98                              db      0x98    ; 79 29d9c998
     131:. 00:057A  22                              db      0x22    ; 7a b0d09822
     132:. 00:057B  B4                              db      0xb4    ; 7b c7d7a8b4
     133:. 00:057C  17                              db      0x17    ; 7c 59b33d17
     134:. 00:057D  81                              db      0x81    ; 7d 2eb40d81
     135:. 00:057E  3B                              db      0x3b    ; 7e b7bd5c3b
     136:. 00:057F  AD                              db      0xad    ; 7f c0ba6cad
     137:. 00:0580  20                              db      0x20    ; 80 edb88320
     138:. 00:0581  B6                              db      0xb6    ; 81 9abfb3b6
     139:. 00:0582  0C                              db      0x0c    ; 82 03b6e20c
     140:. 00:0583  9A                              db      0x9a    ; 83 74b1d29a
     141:. 00:0584  39                              db      0x39    ; 84 ead54739
     142:. 00:0585  AF                              db      0xaf    ; 85 9dd277af
     143:. 00:0586  15                              db      0x15    ; 86 04db2615
     144:. 00:0587  83                              db      0x83    ; 87 73dc1683
     145:. 00:0588  12                              db      0x12    ; 88 e3630b12
     146:. 00:0589  84                              db      0x84    ; 89 94643b84
     147:. 00:058A  3E                              db      0x3e    ; 8a 0d6d6a3e
     148:. 00:058B  A8                              db      0xa8    ; 8b 7a6a5aa8
     149:. 00:058C  0B                              db      0x0b    ; 8c e40ecf0b
     150:. 00:058D  9D                              db      0x9d    ; 8d 9309ff9d
     151:. 00:058E  27                              db      0x27    ; 8e 0a00ae27
     152:. 00:058F  B1                              db      0xb1    ; 8f 7d079eb1
     153:. 00:0590  44                              db      0x44    ; 90 f00f9344
     154:. 00:0591  D2                              db      0xd2    ; 91 8708a3d2
     155:. 00:0592  68                              db      0x68    ; 92 1e01f268
     156:. 00:0593  FE                              db      0xfe    ; 93 6906c2fe
     157:. 00:0594  5D                              db      0x5d    ; 94 f762575d
     158:. 00:0595  CB                              db      0xcb    ; 95 806567cb
     159:. 00:0596  71                              db      0x71    ; 96 196c3671
     160:. 00:0597  E7                              db      0xe7    ; 97 6e6b06e7
     161:. 00:0598  76                              db      0x76    ; 98 fed41b76
     162:. 00:0599  E0                              db      0xe0    ; 99 89d32be0
     163:. 00:059A  5A                              db      0x5a    ; 9a 10da7a5a
     164:. 00:059B  CC                              db      0xcc    ; 9b 67dd4acc
     165:. 00:059C  6F                              db      0x6f    ; 9c f9b9df6f
     166:. 00:059D  F9                              db      0xf9    ; 9d 8ebeeff9
     167:. 00:059E  43                              db      0x43    ; 9e 17b7be43
     168:. 00:059F  D5                              db      0xd5    ; 9f 60b08ed5
     169:. 00:05A0  E8                              db      0xe8    ; a0 d6d6a3e8
     170:. 00:05A1  7E                              db      0x7e    ; a1 a1d1937e
     171:. 00:05A2  C4                              db      0xc4    ; a2 38d8c2c4
     172:. 00:05A3  52                              db      0x52    ; a3 4fdff252
     173:. 00:05A4  F1                              db      0xf1    ; a4 d1bb67f1
     174:. 00:05A5  67                              db      0x67    ; a5 a6bc5767
     175:. 00:05A6  DD                              db      0xdd    ; a6 3fb506dd
     176:. 00:05A7  4B                              db      0x4b    ; a7 48b2364b
     177:. 00:05A8  DA                              db      0xda    ; a8 d80d2bda
     178:. 00:05A9  4C                              db      0x4c    ; a9 af0a1b4c
     179:. 00:05AA  F6                              db      0xf6    ; aa 36034af6
     180:. 00:05AB  60                              db      0x60    ; ab 41047a60
     181:. 00:05AC  C3                              db      0xc3    ; ac df60efc3
     182:. 00:05AD  55                              db      0x55    ; ad a867df55
     183:. 00:05AE  EF                              db      0xef    ; ae 316e8eef
     184:. 00:05AF  79                              db      0x79    ; af 4669be79
     185:. 00:05B0  8C                              db      0x8c    ; b0 cb61b38c
     186:. 00:05B1  1A                              db      0x1a    ; b1 bc66831a
     187:. 00:05B2  A0                              db      0xa0    ; b2 256fd2a0
     188:. 00:05B3  36                              db      0x36    ; b3 5268e236
     189:. 00:05B4  95                              db      0x95    ; b4 cc0c7795
     190:. 00:05B5  03                              db      0x03    ; b5 bb0b4703
     191:. 00:05B6  B9                              db      0xb9    ; b6 220216b9
     192:. 00:05B7  2F                              db      0x2f    ; b7 5505262f
     193:. 00:05B8  BE                              db      0xbe    ; b8 c5ba3bbe
     194:. 00:05B9  28                              db      0x28    ; b9 b2bd0b28
     195:. 00:05BA  92                              db      0x92    ; ba 2bb45a92
     196:. 00:05BB  04                              db      0x04    ; bb 5cb36a04
     197:. 00:05BC  A7                              db      0xa7    ; bc c2d7ffa7
     198:. 00:05BD  31                              db      0x31    ; bd b5d0cf31
     199:. 00:05BE  8B                              db      0x8b    ; be 2cd99e8b
     200:. 00:05BF  1D                              db      0x1d    ; bf 5bdeae1d
     201:. 00:05C0  B0                              db      0xb0    ; c0 9b64c2b0
     202:. 00:05C1  26                              db      0x26    ; c1 ec63f226
     203:. 00:05C2  9C                              db      0x9c    ; c2 756aa39c
     204:. 00:05C3  0A                              db      0x0a    ; c3 026d930a
     205:. 00:05C4  A9                              db      0xa9    ; c4 9c0906a9
     206:. 00:05C5  3F                              db      0x3f    ; c5 eb0e363f
     207:. 00:05C6  85                              db      0x85    ; c6 72076785
     208:. 00:05C7  13                              db      0x13    ; c7 05005713
     209:. 00:05C8  82                              db      0x82    ; c8 95bf4a82
     210:. 00:05C9  14                              db      0x14    ; c9 e2b87a14
     211:. 00:05CA  AE                              db      0xae    ; ca 7bb12bae
     212:. 00:05CB  38                              db      0x38    ; cb 0cb61b38
     213:. 00:05CC  9B                              db      0x9b    ; cc 92d28e9b
     214:. 00:05CD  0D                              db      0x0d    ; cd e5d5be0d
     215:. 00:05CE  B7                              db      0xb7    ; ce 7cdcefb7
     216:. 00:05CF  21                              db      0x21    ; cf 0bdbdf21
     217:. 00:05D0  D4                              db      0xd4    ; d0 86d3d2d4
     218:. 00:05D1  42                              db      0x42    ; d1 f1d4e242
     219:. 00:05D2  F8                              db      0xf8    ; d2 68ddb3f8
     220:. 00:05D3  6E                              db      0x6e    ; d3 1fda836e
     221:. 00:05D4  CD                              db      0xcd    ; d4 81be16cd
     222:. 00:05D5  5B                              db      0x5b    ; d5 f6b9265b
     223:. 00:05D6  E1                              db      0xe1    ; d6 6fb077e1
     224:. 00:05D7  77                              db      0x77    ; d7 18b74777
     225:. 00:05D8  E6                              db      0xe6    ; d8 88085ae6
     226:. 00:05D9  70                              db      0x70    ; d9 ff0f6a70
     227:. 00:05DA  CA                              db      0xca    ; da 66063bca
     228:. 00:05DB  5C                              db      0x5c    ; db 11010b5c
     229:. 00:05DC  FF                              db      0xff    ; dc 8f659eff
     230:. 00:05DD  69                              db      0x69    ; dd f862ae69
     231:. 00:05DE  D3                              db      0xd3    ; de 616bffd3
     232:. 00:05DF  45                              db      0x45    ; df 166ccf45
     233:. 00:05E0  78                              db      0x78    ; e0 a00ae278
     234:. 00:05E1  EE                              db      0xee    ; e1 d70dd2ee
     235:. 00:05E2  54                              db      0x54    ; e2 4e048354
     236:. 00:05E3  C2                              db      0xc2    ; e3 3903b3c2
     237:. 00:05E4  61                              db      0x61    ; e4 a7672661
     238:. 00:05E5  F7                              db      0xf7    ; e5 d06016f7
     239:. 00:05E6  4D                              db      0x4d    ; e6 4969474d
     240:. 00:05E7  DB                              db      0xdb    ; e7 3e6e77db
     241:. 00:05E8  4A                              db      0x4a    ; e8 aed16a4a
     242:. 00:05E9  DC                              db      0xdc    ; e9 d9d65adc
     243:. 00:05EA  66                              db      0x66    ; ea 40df0b66
     244:. 00:05EB  F0                              db      0xf0    ; eb 37d83bf0
     245:. 00:05EC  53                              db      0x53    ; ec a9bcae53
     246:. 00:05ED  C5                              db      0xc5    ; ed debb9ec5
     247:. 00:05EE  7F                              db      0x7f    ; ee 47b2cf7f
     248:. 00:05EF  E9                              db      0xe9    ; ef 30b5ffe9
     249:. 00:05F0  1C                              db      0x1c    ; f0 bdbdf21c
     250:. 00:05F1  8A                              db      0x8a    ; f1 cabac28a
     251:. 00:05F2  30                              db      0x30    ; f2 53b39330
     252:. 00:05F3  A6                              db      0xa6    ; f3 24b4a3a6
     253:. 00:05F4  05                              db      0x05    ; f4 bad03605
     254:. 00:05F5  93                              db      0x93    ; f5 cdd70693
     255:. 00:05F6  29                              db      0x29    ; f6 54de5729
     256:. 00:05F7  BF                              db      0xbf    ; f7 23d967bf
     257:. 00:05F8  2E                              db      0x2e    ; f8 b3667a2e
     258:. 00:05F9  B8                              db      0xb8    ; f9 c4614ab8
     259:. 00:05FA  02                              db      0x02    ; fa 5d681b02
     260:. 00:05FB  94                              db      0x94    ; fb 2a6f2b94
     261:. 00:05FC  37                              db      0x37    ; fc b40bbe37
     262:. 00:05FD  A1                              db      0xa1    ; fd c30c8ea1
     263:. 00:05FE  1B                              db      0x1b    ; fe 5a05df1b
     264:. 00:05FF  8D                              db      0x8d    ; ff 2d02ef8d
     265:. 00:0600                      
     266:. 00:0600  00                              db      0x00    ; 00 00000000
     267:. 00:0601  30                              db      0x30    ; 01 77073096
     268:. 00:0602  61                              db      0x61    ; 02 ee0e612c
     269:. 00:0603  51                              db      0x51    ; 03 990951ba
     270:. 00:0604  C4                              db      0xc4    ; 04 076dc419
     271:. 00:0605  F4                              db      0xf4    ; 05 706af48f
     272:. 00:0606  A5                              db      0xa5    ; 06 e963a535
     273:. 00:0607  95                              db      0x95    ; 07 9e6495a3
     274:. 00:0608  88                              db      0x88    ; 08 0edb8832
     275:. 00:0609  B8                              db      0xb8    ; 09 79dcb8a4
     276:. 00:060A  E9                              db      0xe9    ; 0a e0d5e91e
     277:. 00:060B  D9                              db      0xd9    ; 0b 97d2d988
     278:. 00:060C  4C                              db      0x4c    ; 0c 09b64c2b
     279:. 00:060D  7C                              db      0x7c    ; 0d 7eb17cbd
     280:. 00:060E  2D                              db      0x2d    ; 0e e7b82d07
     281:. 00:060F  1D                              db      0x1d    ; 0f 90bf1d91
     282:. 00:0610  10                              db      0x10    ; 10 1db71064
     283:. 00:0611  20                              db      0x20    ; 11 6ab020f2
     284:. 00:0612  71                              db      0x71    ; 12 f3b97148
     285:. 00:0613  41                              db      0x41    ; 13 84be41de
     286:. 00:0614  D4                              db      0xd4    ; 14 1adad47d
     287:. 00:0615  E4                              db      0xe4    ; 15 6ddde4eb
     288:. 00:0616  B5                              db      0xb5    ; 16 f4d4b551
     289:. 00:0617  85                              db      0x85    ; 17 83d385c7
     290:. 00:0618  98                              db      0x98    ; 18 136c9856
     291:. 00:0619  A8                              db      0xa8    ; 19 646ba8c0
     292:. 00:061A  F9                              db      0xf9    ; 1a fd62f97a
     293:. 00:061B  C9                              db      0xc9    ; 1b 8a65c9ec
     294:. 00:061C  5C                              db      0x5c    ; 1c 14015c4f
     295:. 00:061D  6C                              db      0x6c    ; 1d 63066cd9
     296:. 00:061E  3D                              db      0x3d    ; 1e fa0f3d63
     297:. 00:061F  0D                              db      0x0d    ; 1f 8d080df5
     298:. 00:0620  20                              db      0x20    ; 20 3b6e20c8
     299:. 00:0621  10                              db      0x10    ; 21 4c69105e
     300:. 00:0622  41                              db      0x41    ; 22 d56041e4
     301:. 00:0623  71                              db      0x71    ; 23 a2677172
     302:. 00:0624  E4                              db      0xe4    ; 24 3c03e4d1
     303:. 00:0625  D4                              db      0xd4    ; 25 4b04d447
     304:. 00:0626  85                              db      0x85    ; 26 d20d85fd
     305:. 00:0627  B5                              db      0xb5    ; 27 a50ab56b
     306:. 00:0628  A8                              db      0xa8    ; 28 35b5a8fa
     307:. 00:0629  98                              db      0x98    ; 29 42b2986c
     308:. 00:062A  C9                              db      0xc9    ; 2a dbbbc9d6
     309:. 00:062B  F9                              db      0xf9    ; 2b acbcf940
     310:. 00:062C  6C                              db      0x6c    ; 2c 32d86ce3
     311:. 00:062D  5C                              db      0x5c    ; 2d 45df5c75
     312:. 00:062E  0D                              db      0x0d    ; 2e dcd60dcf
     313:. 00:062F  3D                              db      0x3d    ; 2f abd13d59
     314:. 00:0630  30                              db      0x30    ; 30 26d930ac
     315:. 00:0631  00                              db      0x00    ; 31 51de003a
     316:. 00:0632  51                              db      0x51    ; 32 c8d75180
     317:. 00:0633  61                              db      0x61    ; 33 bfd06116
     318:. 00:0634  F4                              db      0xf4    ; 34 21b4f4b5
     319:. 00:0635  C4                              db      0xc4    ; 35 56b3c423
     320:. 00:0636  95                              db      0x95    ; 36 cfba9599
     321:. 00:0637  A5                              db      0xa5    ; 37 b8bda50f
     322:. 00:0638  B8                              db      0xb8    ; 38 2802b89e
     323:. 00:0639  88                              db      0x88    ; 39 5f058808
     324:. 00:063A  D9                              db      0xd9    ; 3a c60cd9b2
     325:. 00:063B  E9                              db      0xe9    ; 3b b10be924
     326:. 00:063C  7C                              db      0x7c    ; 3c 2f6f7c87
     327:. 00:063D  4C                              db      0x4c    ; 3d 58684c11
     328:. 00:063E  1D                              db      0x1d    ; 3e c1611dab
     329:. 00:063F  2D                              db      0x2d    ; 3f b6662d3d
     330:. 00:0640  41                              db      0x41    ; 40 76dc4190
     331:. 00:0641  71                              db      0x71    ; 41 01db7106
     332:. 00:0642  20                              db      0x20    ; 42 98d220bc
     333:. 00:0643  10                              db      0x10    ; 43 efd5102a
     334:. 00:0644  85                              db      0x85    ; 44 71b18589
     335:. 00:0645  B5                              db      0xb5    ; 45 06b6b51f
     336:. 00:0646  E4                              db      0xe4    ; 46 9fbfe4a5
     337:. 00:0647  D4                              db      0xd4    ; 47 e8b8d433
     338:. 00:0648  C9                              db      0xc9    ; 48 7807c9a2
     339:. 00:0649  F9                              db      0xf9    ; 49 0f00f934
     340:. 00:064A  A8                              db      0xa8    ; 4a 9609a88e
     341:. 00:064B  98                              db      0x98    ; 4b e10e9818
     342:. 00:064C  0D                              db      0x0d    ; 4c 7f6a0dbb
     343:. 00:064D  3D                              db      0x3d    ; 4d 086d3d2d
     344:. 00:064E  6C                              db      0x6c    ; 4e 91646c97
     345:. 00:064F  5C                              db      0x5c    ; 4f e6635c01
     346:. 00:0650  51                              db      0x51    ; 50 6b6b51f4
     347:. 00:0651  61                              db      0x61    ; 51 1c6c6162
     348:. 00:0652  30                              db      0x30    ; 52 856530d8
     349:. 00:0653  00                              db      0x00    ; 53 f262004e
     350:. 00:0654  95                              db      0x95    ; 54 6c0695ed
     351:. 00:0655  A5                              db      0xa5    ; 55 1b01a57b
     352:. 00:0656  F4                              db      0xf4    ; 56 8208f4c1
     353:. 00:0657  C4                              db      0xc4    ; 57 f50fc457
     354:. 00:0658  D9                              db      0xd9    ; 58 65b0d9c6
     355:. 00:0659  E9                              db      0xe9    ; 59 12b7e950
     356:. 00:065A  B8                              db      0xb8    ; 5a 8bbeb8ea
     357:. 00:065B  88                              db      0x88    ; 5b fcb9887c
     358:. 00:065C  1D                              db      0x1d    ; 5c 62dd1ddf
     359:. 00:065D  2D                              db      0x2d    ; 5d 15da2d49
     360:. 00:065E  7C                              db      0x7c    ; 5e 8cd37cf3
     361:. 00:065F  4C                              db      0x4c    ; 5f fbd44c65
     362:. 00:0660  61                              db      0x61    ; 60 4db26158
     363:. 00:0661  51                              db      0x51    ; 61 3ab551ce
     364:. 00:0662  00                              db      0x00    ; 62 a3bc0074
     365:. 00:0663  30                              db      0x30    ; 63 d4bb30e2
     366:. 00:0664  A5                              db      0xa5    ; 64 4adfa541
     367:. 00:0665  95                              db      0x95    ; 65 3dd895d7
     368:. 00:0666  C4                              db      0xc4    ; 66 a4d1c46d
     369:. 00:0667  F4                              db      0xf4    ; 67 d3d6f4fb
     370:. 00:0668  E9                              db      0xe9    ; 68 4369e96a
     371:. 00:0669  D9                              db      0xd9    ; 69 346ed9fc
     372:. 00:066A  88                              db      0x88    ; 6a ad678846
     373:. 00:066B  B8                              db      0xb8    ; 6b da60b8d0
     374:. 00:066C  2D                              db      0x2d    ; 6c 44042d73
     375:. 00:066D  1D                              db      0x1d    ; 6d 33031de5
     376:. 00:066E  4C                              db      0x4c    ; 6e aa0a4c5f
     377:. 00:066F  7C                              db      0x7c    ; 6f dd0d7cc9
     378:. 00:0670  71                              db      0x71    ; 70 5005713c
     379:. 00:0671  41                              db      0x41    ; 71 270241aa
     380:. 00:0672  10                              db      0x10    ; 72 be0b1010
     381:. 00:0673  20                              db      0x20    ; 73 c90c2086
     382:. 00:0674  B5                              db      0xb5    ; 74 5768b525
     383:. 00:0675  85                              db      0x85    ; 75 206f85b3
     384:. 00:0676  D4                              db      0xd4    ; 76 b966d409
     385:. 00:0677  E4                              db      0xe4    ; 77 ce61e49f
     386:. 00:0678  F9                              db      0xf9    ; 78 5edef90e
     387:. 00:0679  C9                              db      0xc9    ; 79 29d9c998
     388:. 00:067A  98                              db      0x98    ; 7a b0d09822
     389:. 00:067B  A8                              db      0xa8    ; 7b c7d7a8b4
     390:. 00:067C  3D                              db      0x3d    ; 7c 59b33d17
     391:. 00:067D  0D                              db      0x0d    ; 7d 2eb40d81
     392:. 00:067E  5C                              db      0x5c    ; 7e b7bd5c3b
     393:. 00:067F  6C                              db      0x6c    ; 7f c0ba6cad
     394:. 00:0680  83                              db      0x83    ; 80 edb88320
     395:. 00:0681  B3                              db      0xb3    ; 81 9abfb3b6
     396:. 00:0682  E2                              db      0xe2    ; 82 03b6e20c
     397:. 00:0683  D2                              db      0xd2    ; 83 74b1d29a
     398:. 00:0684  47                              db      0x47    ; 84 ead54739
     399:. 00:0685  77                              db      0x77    ; 85 9dd277af
     400:. 00:0686  26                              db      0x26    ; 86 04db2615
     401:. 00:0687  16                              db      0x16    ; 87 73dc1683
     402:. 00:0688  0B                              db      0x0b    ; 88 e3630b12
     403:. 00:0689  3B                              db      0x3b    ; 89 94643b84
     404:. 00:068A  6A                              db      0x6a    ; 8a 0d6d6a3e
     405:. 00:068B  5A                              db      0x5a    ; 8b 7a6a5aa8
     406:. 00:068C  CF                              db      0xcf    ; 8c e40ecf0b
     407:. 00:068D  FF                              db      0xff    ; 8d 9309ff9d
     408:. 00:068E  AE                              db      0xae    ; 8e 0a00ae27
     409:. 00:068F  9E                              db      0x9e    ; 8f 7d079eb1
     410:. 00:0690  93                              db      0x93    ; 90 f00f9344
     411:. 00:0691  A3                              db      0xa3    ; 91 8708a3d2
     412:. 00:0692  F2                              db      0xf2    ; 92 1e01f268
     413:. 00:0693  C2                              db      0xc2    ; 93 6906c2fe
     414:. 00:0694  57                              db      0x57    ; 94 f762575d
     415:. 00:0695  67                              db      0x67    ; 95 806567cb
     416:. 00:0696  36                              db      0x36    ; 96 196c3671
     417:. 00:0697  06                              db      0x06    ; 97 6e6b06e7
     418:. 00:0698  1B                              db      0x1b    ; 98 fed41b76
     419:. 00:0699  2B                              db      0x2b    ; 99 89d32be0
     420:. 00:069A  7A                              db      0x7a    ; 9a 10da7a5a
     421:. 00:069B  4A                              db      0x4a    ; 9b 67dd4acc
     422:. 00:069C  DF                              db      0xdf    ; 9c f9b9df6f
     423:. 00:069D  EF                              db      0xef    ; 9d 8ebeeff9
     424:. 00:069E  BE                              db      0xbe    ; 9e 17b7be43
     425:. 00:069F  8E                              db      0x8e    ; 9f 60b08ed5
     426:. 00:06A0  A3                              db      0xa3    ; a0 d6d6a3e8
     427:. 00:06A1  93                              db      0x93    ; a1 a1d1937e
     428:. 00:06A2  C2                              db      0xc2    ; a2 38d8c2c4
     429:. 00:06A3  F2                              db      0xf2    ; a3 4fdff252
     430:. 00:06A4  67                              db      0x67    ; a4 d1bb67f1
     431:. 00:06A5  57                              db      0x57    ; a5 a6bc5767
     432:. 00:06A6  06                              db      0x06    ; a6 3fb506dd
     433:. 00:06A7  36                              db      0x36    ; a7 48b2364b
     434:. 00:06A8  2B                              db      0x2b    ; a8 d80d2bda
     435:. 00:06A9  1B                              db      0x1b    ; a9 af0a1b4c
     436:. 00:06AA  4A                              db      0x4a    ; aa 36034af6
     437:. 00:06AB  7A                              db      0x7a    ; ab 41047a60
     438:. 00:06AC  EF                              db      0xef    ; ac df60efc3
     439:. 00:06AD  DF                              db      0xdf    ; ad a867df55
     440:. 00:06AE  8E                              db      0x8e    ; ae 316e8eef
     441:. 00:06AF  BE                              db      0xbe    ; af 4669be79
     442:. 00:06B0  B3                              db      0xb3    ; b0 cb61b38c
     443:. 00:06B1  83                              db      0x83    ; b1 bc66831a
     444:. 00:06B2  D2                              db      0xd2    ; b2 256fd2a0
     445:. 00:06B3  E2                              db      0xe2    ; b3 5268e236
     446:. 00:06B4  77                              db      0x77    ; b4 cc0c7795
     447:. 00:06B5  47                              db      0x47    ; b5 bb0b4703
     448:. 00:06B6  16                              db      0x16    ; b6 220216b9
     449:. 00:06B7  26                              db      0x26    ; b7 5505262f
     450:. 00:06B8  3B                              db      0x3b    ; b8 c5ba3bbe
     451:. 00:06B9  0B                              db      0x0b    ; b9 b2bd0b28
     452:. 00:06BA  5A                              db      0x5a    ; ba 2bb45a92
     453:. 00:06BB  6A                              db      0x6a    ; bb 5cb36a04
     454:. 00:06BC  FF                              db      0xff    ; bc c2d7ffa7
     455:. 00:06BD  CF                              db      0xcf    ; bd b5d0cf31
     456:. 00:06BE  9E                              db      0x9e    ; be 2cd99e8b
     457:. 00:06BF  AE                              db      0xae    ; bf 5bdeae1d
     458:. 00:06C0  C2                              db      0xc2    ; c0 9b64c2b0
     459:. 00:06C1  F2                              db      0xf2    ; c1 ec63f226
     460:. 00:06C2  A3                              db      0xa3    ; c2 756aa39c
     461:. 00:06C3  93                              db      0x93    ; c3 026d930a
     462:. 00:06C4  06                              db      0x06    ; c4 9c0906a9
     463:. 00:06C5  36                              db      0x36    ; c5 eb0e363f
     464:. 00:06C6  67                              db      0x67    ; c6 72076785
     465:. 00:06C7  57                              db      0x57    ; c7 05005713
     466:. 00:06C8  4A                              db      0x4a    ; c8 95bf4a82
     467:. 00:06C9  7A                              db      0x7a    ; c9 e2b87a14
     468:. 00:06CA  2B                              db      0x2b    ; ca 7bb12bae
     469:. 00:06CB  1B                              db      0x1b    ; cb 0cb61b38
     470:. 00:06CC  8E                              db      0x8e    ; cc 92d28e9b
     471:. 00:06CD  BE                              db      0xbe    ; cd e5d5be0d
     472:. 00:06CE  EF                              db      0xef    ; ce 7cdcefb7
     473:. 00:06CF  DF                              db      0xdf    ; cf 0bdbdf21
     474:. 00:06D0  D2                              db      0xd2    ; d0 86d3d2d4
     475:. 00:06D1  E2                              db      0xe2    ; d1 f1d4e242
     476:. 00:06D2  B3                              db      0xb3    ; d2 68ddb3f8
     477:. 00:06D3  83                              db      0x83    ; d3 1fda836e
     478:. 00:06D4  16                              db      0x16    ; d4 81be16cd
     479:. 00:06D5  26                              db      0x26    ; d5 f6b9265b
     480:. 00:06D6  77                              db      0x77    ; d6 6fb077e1
     481:. 00:06D7  47                              db      0x47    ; d7 18b74777
     482:. 00:06D8  5A                              db      0x5a    ; d8 88085ae6
     483:. 00:06D9  6A                              db      0x6a    ; d9 ff0f6a70
     484:. 00:06DA  3B                              db      0x3b    ; da 66063bca
     485:. 00:06DB  0B                              db      0x0b    ; db 11010b5c
     486:. 00:06DC  9E                              db      0x9e    ; dc 8f659eff
     487:. 00:06DD  AE                              db      0xae    ; dd f862ae69
     488:. 00:06DE  FF                              db      0xff    ; de 616bffd3
     489:. 00:06DF  CF                              db      0xcf    ; df 166ccf45
     490:. 00:06E0  E2                              db      0xe2    ; e0 a00ae278
     491:. 00:06E1  D2                              db      0xd2    ; e1 d70dd2ee
     492:. 00:06E2  83                              db      0x83    ; e2 4e048354
     493:. 00:06E3  B3                              db      0xb3    ; e3 3903b3c2
     494:. 00:06E4  26                              db      0x26    ; e4 a7672661
     495:. 00:06E5  16                              db      0x16    ; e5 d06016f7
     496:. 00:06E6  47                              db      0x47    ; e6 4969474d
     497:. 00:06E7  77                              db      0x77    ; e7 3e6e77db
     498:. 00:06E8  6A                              db      0x6a    ; e8 aed16a4a
     499:. 00:06E9  5A                              db      0x5a    ; e9 d9d65adc
     500:. 00:06EA  0B                              db      0x0b    ; ea 40df0b66
     501:. 00:06EB  3B                              db      0x3b    ; eb 37d83bf0
     502:. 00:06EC  AE                              db      0xae    ; ec a9bcae53
     503:. 00:06ED  9E                              db      0x9e    ; ed debb9ec5
     504:. 00:06EE  CF                              db      0xcf    ; ee 47b2cf7f
     505:. 00:06EF  FF                              db      0xff    ; ef 30b5ffe9
     506:. 00:06F0  F2                              db      0xf2    ; f0 bdbdf21c
     507:. 00:06F1  C2                              db      0xc2    ; f1 cabac28a
     508:. 00:06F2  93                              db      0x93    ; f2 53b39330
     509:. 00:06F3  A3                              db      0xa3    ; f3 24b4a3a6
     510:. 00:06F4  36                              db      0x36    ; f4 bad03605
     511:. 00:06F5  06                              db      0x06    ; f5 cdd70693
     512:. 00:06F6  57                              db      0x57    ; f6 54de5729
     513:. 00:06F7  67                              db      0x67    ; f7 23d967bf
     514:. 00:06F8  7A                              db      0x7a    ; f8 b3667a2e
     515:. 00:06F9  4A                              db      0x4a    ; f9 c4614ab8
     516:. 00:06FA  1B                              db      0x1b    ; fa 5d681b02
     517:. 00:06FB  2B                              db      0x2b    ; fb 2a6f2b94
     518:. 00:06FC  BE                              db      0xbe    ; fc b40bbe37
     519:. 00:06FD  8E                              db      0x8e    ; fd c30c8ea1
     520:. 00:06FE  DF                              db      0xdf    ; fe 5a05df1b
     521:. 00:06FF  EF                              db      0xef    ; ff 2d02ef8d
     522:. 00:0700                      
     523:. 00:0700  00                              db      0x00    ; 00 00000000
     524:. 00:0701  07                              db      0x07    ; 01 77073096
     525:. 00:0702  0E                              db      0x0e    ; 02 ee0e612c
     526:. 00:0703  09                              db      0x09    ; 03 990951ba
     527:. 00:0704  6D                              db      0x6d    ; 04 076dc419
     528:. 00:0705  6A                              db      0x6a    ; 05 706af48f
     529:. 00:0706  63                              db      0x63    ; 06 e963a535
     530:. 00:0707  64                              db      0x64    ; 07 9e6495a3
     531:. 00:0708  DB                              db      0xdb    ; 08 0edb8832
     532:. 00:0709  DC                              db      0xdc    ; 09 79dcb8a4
     533:. 00:070A  D5                              db      0xd5    ; 0a e0d5e91e
     534:. 00:070B  D2                              db      0xd2    ; 0b 97d2d988
     535:. 00:070C  B6                              db      0xb6    ; 0c 09b64c2b
     536:. 00:070D  B1                              db      0xb1    ; 0d 7eb17cbd
     537:. 00:070E  B8                              db      0xb8    ; 0e e7b82d07
     538:. 00:070F  BF                              db      0xbf    ; 0f 90bf1d91
     539:. 00:0710  B7                              db      0xb7    ; 10 1db71064
     540:. 00:0711  B0                              db      0xb0    ; 11 6ab020f2
     541:. 00:0712  B9                              db      0xb9    ; 12 f3b97148
     542:. 00:0713  BE                              db      0xbe    ; 13 84be41de
     543:. 00:0714  DA                              db      0xda    ; 14 1adad47d
     544:. 00:0715  DD                              db      0xdd    ; 15 6ddde4eb
     545:. 00:0716  D4                              db      0xd4    ; 16 f4d4b551
     546:. 00:0717  D3                              db      0xd3    ; 17 83d385c7
     547:. 00:0718  6C                              db      0x6c    ; 18 136c9856
     548:. 00:0719  6B                              db      0x6b    ; 19 646ba8c0
     549:. 00:071A  62                              db      0x62    ; 1a fd62f97a
     550:. 00:071B  65                              db      0x65    ; 1b 8a65c9ec
     551:. 00:071C  01                              db      0x01    ; 1c 14015c4f
     552:. 00:071D  06                              db      0x06    ; 1d 63066cd9
     553:. 00:071E  0F                              db      0x0f    ; 1e fa0f3d63
     554:. 00:071F  08                              db      0x08    ; 1f 8d080df5
     555:. 00:0720  6E                              db      0x6e    ; 20 3b6e20c8
     556:. 00:0721  69                              db      0x69    ; 21 4c69105e
     557:. 00:0722  60                              db      0x60    ; 22 d56041e4
     558:. 00:0723  67                              db      0x67    ; 23 a2677172
     559:. 00:0724  03                              db      0x03    ; 24 3c03e4d1
     560:. 00:0725  04                              db      0x04    ; 25 4b04d447
     561:. 00:0726  0D                              db      0x0d    ; 26 d20d85fd
     562:. 00:0727  0A                              db      0x0a    ; 27 a50ab56b
     563:. 00:0728  B5                              db      0xb5    ; 28 35b5a8fa
     564:. 00:0729  B2                              db      0xb2    ; 29 42b2986c
     565:. 00:072A  BB                              db      0xbb    ; 2a dbbbc9d6
     566:. 00:072B  BC                              db      0xbc    ; 2b acbcf940
     567:. 00:072C  D8                              db      0xd8    ; 2c 32d86ce3
     568:. 00:072D  DF                              db      0xdf    ; 2d 45df5c75
     569:. 00:072E  D6                              db      0xd6    ; 2e dcd60dcf
     570:. 00:072F  D1                              db      0xd1    ; 2f abd13d59
     571:. 00:0730  D9                              db      0xd9    ; 30 26d930ac
     572:. 00:0731  DE                              db      0xde    ; 31 51de003a
     573:. 00:0732  D7                              db      0xd7    ; 32 c8d75180
     574:. 00:0733  D0                              db      0xd0    ; 33 bfd06116
     575:. 00:0734  B4                              db      0xb4    ; 34 21b4f4b5
     576:. 00:0735  B3                              db      0xb3    ; 35 56b3c423
     577:. 00:0736  BA                              db      0xba    ; 36 cfba9599
     578:. 00:0737  BD                              db      0xbd    ; 37 b8bda50f
     579:. 00:0738  02                              db      0x02    ; 38 2802b89e
     580:. 00:0739  05                              db      0x05    ; 39 5f058808
     581:. 00:073A  0C                              db      0x0c    ; 3a c60cd9b2
     582:. 00:073B  0B                              db      0x0b    ; 3b b10be924
     583:. 00:073C  6F                              db      0x6f    ; 3c 2f6f7c87
     584:. 00:073D  68                              db      0x68    ; 3d 58684c11
     585:. 00:073E  61                              db      0x61    ; 3e c1611dab
     586:. 00:073F  66                              db      0x66    ; 3f b6662d3d
     587:. 00:0740  DC                              db      0xdc    ; 40 76dc4190
     588:. 00:0741  DB                              db      0xdb    ; 41 01db7106
     589:. 00:0742  D2                              db      0xd2    ; 42 98d220bc
     590:. 00:0743  D5                              db      0xd5    ; 43 efd5102a
     591:. 00:0744  B1                              db      0xb1    ; 44 71b18589
     592:. 00:0745  B6                              db      0xb6    ; 45 06b6b51f
     593:. 00:0746  BF                              db      0xbf    ; 46 9fbfe4a5
     594:. 00:0747  B8                              db      0xb8    ; 47 e8b8d433
     595:. 00:0748  07                              db      0x07    ; 48 7807c9a2
     596:. 00:0749  00                              db      0x00    ; 49 0f00f934
     597:. 00:074A  09                              db      0x09    ; 4a 9609a88e
     598:. 00:074B  0E                              db      0x0e    ; 4b e10e9818
     599:. 00:074C  6A                              db      0x6a    ; 4c 7f6a0dbb
     600:. 00:074D  6D                              db      0x6d    ; 4d 086d3d2d
     601:. 00:074E  64                              db      0x64    ; 4e 91646c97
     602:. 00:074F  63                              db      0x63    ; 4f e6635c01
     603:. 00:0750  6B                              db      0x6b    ; 50 6b6b51f4
     604:. 00:0751  6C                              db      0x6c    ; 51 1c6c6162
     605:. 00:0752  65                              db      0x65    ; 52 856530d8
     606:. 00:0753  62                              db      0x62    ; 53 f262004e
     607:. 00:0754  06                              db      0x06    ; 54 6c0695ed
     608:. 00:0755  01                              db      0x01    ; 55 1b01a57b
     609:. 00:0756  08                              db      0x08    ; 56 8208f4c1
     610:. 00:0757  0F                              db      0x0f    ; 57 f50fc457
     611:. 00:0758  B0                              db      0xb0    ; 58 65b0d9c6
     612:. 00:0759  B7                              db      0xb7    ; 59 12b7e950
     613:. 00:075A  BE                              db      0xbe    ; 5a 8bbeb8ea
     614:. 00:075B  B9                              db      0xb9    ; 5b fcb9887c
     615:. 00:075C  DD                              db      0xdd    ; 5c 62dd1ddf
     616:. 00:075D  DA                              db      0xda    ; 5d 15da2d49
     617:. 00:075E  D3                              db      0xd3    ; 5e 8cd37cf3
     618:. 00:075F  D4                              db      0xd4    ; 5f fbd44c65
     619:. 00:0760  B2                              db      0xb2    ; 60 4db26158
     620:. 00:0761  B5                              db      0xb5    ; 61 3ab551ce
     621:. 00:0762  BC                              db      0xbc    ; 62 a3bc0074
     622:. 00:0763  BB                              db      0xbb    ; 63 d4bb30e2
     623:. 00:0764  DF                              db      0xdf    ; 64 4adfa541
     624:. 00:0765  D8                              db      0xd8    ; 65 3dd895d7
     625:. 00:0766  D1                              db      0xd1    ; 66 a4d1c46d
     626:. 00:0767  D6                              db      0xd6    ; 67 d3d6f4fb
     627:. 00:0768  69                              db      0x69    ; 68 4369e96a
     628:. 00:0769  6E                              db      0x6e    ; 69 346ed9fc
     629:. 00:076A  67                              db      0x67    ; 6a ad678846
     630:. 00:076B  60                              db      0x60    ; 6b da60b8d0
     631:. 00:076C  04                              db      0x04    ; 6c 44042d73
     632:. 00:076D  03                              db      0x03    ; 6d 33031de5
     633:. 00:076E  0A                              db      0x0a    ; 6e aa0a4c5f
     634:. 00:076F  0D                              db      0x0d    ; 6f dd0d7cc9
     635:. 00:0770  05                              db      0x05    ; 70 5005713c
     636:. 00:0771  02                              db      0x02    ; 71 270241aa
     637:. 00:0772  0B                              db      0x0b    ; 72 be0b1010
     638:. 00:0773  0C                              db      0x0c    ; 73 c90c2086
     639:. 00:0774  68                              db      0x68    ; 74 5768b525
     640:. 00:0775  6F                              db      0x6f    ; 75 206f85b3
     641:. 00:0776  66                              db      0x66    ; 76 b966d409
     642:. 00:0777  61                              db      0x61    ; 77 ce61e49f
     643:. 00:0778  DE                              db      0xde    ; 78 5edef90e
     644:. 00:0779  D9                              db      0xd9    ; 79 29d9c998
     645:. 00:077A  D0                              db      0xd0    ; 7a b0d09822
     646:. 00:077B  D7                              db      0xd7    ; 7b c7d7a8b4
     647:. 00:077C  B3                              db      0xb3    ; 7c 59b33d17
     648:. 00:077D  B4                              db      0xb4    ; 7d 2eb40d81
     649:. 00:077E  BD                              db      0xbd    ; 7e b7bd5c3b
     650:. 00:077F  BA                              db      0xba    ; 7f c0ba6cad
     651:. 00:0780  B8                              db      0xb8    ; 80 edb88320
     652:. 00:0781  BF                              db      0xbf    ; 81 9abfb3b6
     653:. 00:0782  B6                              db      0xb6    ; 82 03b6e20c
     654:. 00:0783  B1                              db      0xb1    ; 83 74b1d29a
     655:. 00:0784  D5                              db      0xd5    ; 84 ead54739
     656:. 00:0785  D2                              db      0xd2    ; 85 9dd277af
     657:. 00:0786  DB                              db      0xdb    ; 86 04db2615
     658:. 00:0787  DC                              db      0xdc    ; 87 73dc1683
     659:. 00:0788  63                              db      0x63    ; 88 e3630b12
     660:. 00:0789  64                              db      0x64    ; 89 94643b84
     661:. 00:078A  6D                              db      0x6d    ; 8a 0d6d6a3e
     662:. 00:078B  6A                              db      0x6a    ; 8b 7a6a5aa8
     663:. 00:078C  0E                              db      0x0e    ; 8c e40ecf0b
     664:. 00:078D  09                              db      0x09    ; 8d 9309ff9d
     665:. 00:078E  00                              db      0x00    ; 8e 0a00ae27
     666:. 00:078F  07                              db      0x07    ; 8f 7d079eb1
     667:. 00:0790  0F                              db      0x0f    ; 90 f00f9344
     668:. 00:0791  08                              db      0x08    ; 91 8708a3d2
     669:. 00:0792  01                              db      0x01    ; 92 1e01f268
     670:. 00:0793  06                              db      0x06    ; 93 6906c2fe
     671:. 00:0794  62                              db      0x62    ; 94 f762575d
     672:. 00:0795  65                              db      0x65    ; 95 806567cb
     673:. 00:0796  6C                              db      0x6c    ; 96 196c3671
     674:. 00:0797  6B                              db      0x6b    ; 97 6e6b06e7
     675:. 00:0798  D4                              db      0xd4    ; 98 fed41b76
     676:. 00:0799  D3                              db      0xd3    ; 99 89d32be0
     677:. 00:079A  DA                              db      0xda    ; 9a 10da7a5a
     678:. 00:079B  DD                              db      0xdd    ; 9b 67dd4acc
     679:. 00:079C  B9                              db      0xb9    ; 9c f9b9df6f
     680:. 00:079D  BE                              db      0xbe    ; 9d 8ebeeff9
     681:. 00:079E  B7                              db      0xb7    ; 9e 17b7be43
     682:. 00:079F  B0                              db      0xb0    ; 9f 60b08ed5
     683:. 00:07A0  D6                              db      0xd6    ; a0 d6d6a3e8
     684:. 00:07A1  D1                              db      0xd1    ; a1 a1d1937e
     685:. 00:07A2  D8                              db      0xd8    ; a2 38d8c2c4
     686:. 00:07A3  DF                              db      0xdf    ; a3 4fdff252
     687:. 00:07A4  BB                              db      0xbb    ; a4 d1bb67f1
     688:. 00:07A5  BC                              db      0xbc    ; a5 a6bc5767
     689:. 00:07A6  B5                              db      0xb5    ; a6 3fb506dd
     690:. 00:07A7  B2                              db      0xb2    ; a7 48b2364b
     691:. 00:07A8  0D                              db      0x0d    ; a8 d80d2bda
     692:. 00:07A9  0A                              db      0x0a    ; a9 af0a1b4c
     693:. 00:07AA  03                              db      0x03    ; aa 36034af6
     694:. 00:07AB  04                              db      0x04    ; ab 41047a60
     695:. 00:07AC  60                              db      0x60    ; ac df60efc3
     696:. 00:07AD  67                              db      0x67    ; ad a867df55
     697:. 00:07AE  6E                              db      0x6e    ; ae 316e8eef
     698:. 00:07AF  69                              db      0x69    ; af 4669be79
     699:. 00:07B0  61                              db      0x61    ; b0 cb61b38c
     700:. 00:07B1  66                              db      0x66    ; b1 bc66831a
     701:. 00:07B2  6F                              db      0x6f    ; b2 256fd2a0
     702:. 00:07B3  68                              db      0x68    ; b3 5268e236
     703:. 00:07B4  0C                              db      0x0c    ; b4 cc0c7795
     704:. 00:07B5  0B                              db      0x0b    ; b5 bb0b4703
     705:. 00:07B6  02                              db      0x02    ; b6 220216b9
     706:. 00:07B7  05                              db      0x05    ; b7 5505262f
     707:. 00:07B8  BA                              db      0xba    ; b8 c5ba3bbe
     708:. 00:07B9  BD                              db      0xbd    ; b9 b2bd0b28
     709:. 00:07BA  B4                              db      0xb4    ; ba 2bb45a92
     710:. 00:07BB  B3                              db      0xb3    ; bb 5cb36a04
     711:. 00:07BC  D7                              db      0xd7    ; bc c2d7ffa7
     712:. 00:07BD  D0                              db      0xd0    ; bd b5d0cf31
     713:. 00:07BE  D9                              db      0xd9    ; be 2cd99e8b
     714:. 00:07BF  DE                              db      0xde    ; bf 5bdeae1d
     715:. 00:07C0  64                              db      0x64    ; c0 9b64c2b0
     716:. 00:07C1  63                              db      0x63    ; c1 ec63f226
     717:. 00:07C2  6A                              db      0x6a    ; c2 756aa39c
     718:. 00:07C3  6D                              db      0x6d    ; c3 026d930a
     719:. 00:07C4  09                              db      0x09    ; c4 9c0906a9
     720:. 00:07C5  0E                              db      0x0e    ; c5 eb0e363f
     721:. 00:07C6  07                              db      0x07    ; c6 72076785
     722:. 00:07C7  00                              db      0x00    ; c7 05005713
     723:. 00:07C8  BF                              db      0xbf    ; c8 95bf4a82
     724:. 00:07C9  B8                              db      0xb8    ; c9 e2b87a14
     725:. 00:07CA  B1                              db      0xb1    ; ca 7bb12bae
     726:. 00:07CB  B6                              db      0xb6    ; cb 0cb61b38
     727:. 00:07CC  D2                              db      0xd2    ; cc 92d28e9b
     728:. 00:07CD  D5                              db      0xd5    ; cd e5d5be0d
     729:. 00:07CE  DC                              db      0xdc    ; ce 7cdcefb7
     730:. 00:07CF  DB                              db      0xdb    ; cf 0bdbdf21
     731:. 00:07D0  D3                              db      0xd3    ; d0 86d3d2d4
     732:. 00:07D1  D4                              db      0xd4    ; d1 f1d4e242
     733:. 00:07D2  DD                              db      0xdd    ; d2 68ddb3f8
     734:. 00:07D3  DA                              db      0xda    ; d3 1fda836e
     735:. 00:07D4  BE                              db      0xbe    ; d4 81be16cd
     736:. 00:07D5  B9                              db      0xb9    ; d5 f6b9265b
     737:. 00:07D6  B0                              db      0xb0    ; d6 6fb077e1
     738:. 00:07D7  B7                              db      0xb7    ; d7 18b74777
     739:. 00:07D8  08                              db      0x08    ; d8 88085ae6
     740:. 00:07D9  0F                              db      0x0f    ; d9 ff0f6a70
     741:. 00:07DA  06                              db      0x06    ; da 66063bca
     742:. 00:07DB  01                              db      0x01    ; db 11010b5c
     743:. 00:07DC  65                              db      0x65    ; dc 8f659eff
     744:. 00:07DD  62                              db      0x62    ; dd f862ae69
     745:. 00:07DE  6B                              db      0x6b    ; de 616bffd3
     746:. 00:07DF  6C                              db      0x6c    ; df 166ccf45
     747:. 00:07E0  0A                              db      0x0a    ; e0 a00ae278
     748:. 00:07E1  0D                              db      0x0d    ; e1 d70dd2ee
     749:. 00:07E2  04                              db      0x04    ; e2 4e048354
     750:. 00:07E3  03                              db      0x03    ; e3 3903b3c2
     751:. 00:07E4  67                              db      0x67    ; e4 a7672661
     752:. 00:07E5  60                              db      0x60    ; e5 d06016f7
     753:. 00:07E6  69                              db      0x69    ; e6 4969474d
     754:. 00:07E7  6E                              db      0x6e    ; e7 3e6e77db
     755:. 00:07E8  D1                              db      0xd1    ; e8 aed16a4a
     756:. 00:07E9  D6                              db      0xd6    ; e9 d9d65adc
     757:. 00:07EA  DF                              db      0xdf    ; ea 40df0b66
     758:. 00:07EB  D8                              db      0xd8    ; eb 37d83bf0
     759:. 00:07EC  BC                              db      0xbc    ; ec a9bcae53
     760:. 00:07ED  BB                              db      0xbb    ; ed debb9ec5
     761:. 00:07EE  B2                              db      0xb2    ; ee 47b2cf7f
     762:. 00:07EF  B5                              db      0xb5    ; ef 30b5ffe9
     763:. 00:07F0  BD                              db      0xbd    ; f0 bdbdf21c
     764:. 00:07F1  BA                              db      0xba    ; f1 cabac28a
     765:. 00:07F2  B3                              db      0xb3    ; f2 53b39330
     766:. 00:07F3  B4                              db      0xb4    ; f3 24b4a3a6
     767:. 00:07F4  D0                              db      0xd0    ; f4 bad03605
     768:. 00:07F5  D7                              db      0xd7    ; f5 cdd70693
     769:. 00:07F6  DE                              db      0xde    ; f6 54de5729
     770:. 00:07F7  D9                              db      0xd9    ; f7 23d967bf
     771:. 00:07F8  66                              db      0x66    ; f8 b3667a2e
     772:. 00:07F9  61                              db      0x61    ; f9 c4614ab8
     773:. 00:07FA  68                              db      0x68    ; fa 5d681b02
     774:. 00:07FB  6F                              db      0x6f    ; fb 2a6f2b94
     775:. 00:07FC  0B                              db      0x0b    ; fc b40bbe37
     776:. 00:07FD  0C                              db      0x0c    ; fd c30c8ea1
     777:. 00:07FE  05                              db      0x05    ; fe 5a05df1b
     778:. 00:07FF  02                              db      0x02    ; ff 2d02ef8d
     779:. 00:0800                      
     780:. 00:0800  00                              db      0x00    ; 00 00000000
     781:. 00:0801  77                              db      0x77    ; 01 77073096
     782:. 00:0802  EE                              db      0xee    ; 02 ee0e612c
     783:. 00:0803  99                              db      0x99    ; 03 990951ba
     784:. 00:0804  07                              db      0x07    ; 04 076dc419
     785:. 00:0805  70                              db      0x70    ; 05 706af48f
     786:. 00:0806  E9                              db      0xe9    ; 06 e963a535
     787:. 00:0807  9E                              db      0x9e    ; 07 9e6495a3
     788:. 00:0808  0E                              db      0x0e    ; 08 0edb8832
     789:. 00:0809  79                              db      0x79    ; 09 79dcb8a4
     790:. 00:080A  E0                              db      0xe0    ; 0a e0d5e91e
     791:. 00:080B  97                              db      0x97    ; 0b 97d2d988
     792:. 00:080C  09                              db      0x09    ; 0c 09b64c2b
     793:. 00:080D  7E                              db      0x7e    ; 0d 7eb17cbd
     794:. 00:080E  E7                              db      0xe7    ; 0e e7b82d07
     795:. 00:080F  90                              db      0x90    ; 0f 90bf1d91
     796:. 00:0810  1D                              db      0x1d    ; 10 1db71064
     797:. 00:0811  6A                              db      0x6a    ; 11 6ab020f2
     798:. 00:0812  F3                              db      0xf3    ; 12 f3b97148
     799:. 00:0813  84                              db      0x84    ; 13 84be41de
     800:. 00:0814  1A                              db      0x1a    ; 14 1adad47d
     801:. 00:0815  6D                              db      0x6d    ; 15 6ddde4eb
     802:. 00:0816  F4                              db      0xf4    ; 16 f4d4b551
     803:. 00:0817  83                              db      0x83    ; 17 83d385c7
     804:. 00:0818  13                              db      0x13    ; 18 136c9856
     805:. 00:0819  64                              db      0x64    ; 19 646ba8c0
     806:. 00:081A  FD                              db      0xfd    ; 1a fd62f97a
     807:. 00:081B  8A                              db      0x8a    ; 1b 8a65c9ec
     808:. 00:081C  14                              db      0x14    ; 1c 14015c4f
     809:. 00:081D  63                              db      0x63    ; 1d 63066cd9
     810:. 00:081E  FA                              db      0xfa    ; 1e fa0f3d63
     811:. 00:081F  8D                              db      0x8d    ; 1f 8d080df5
     812:. 00:0820  3B                              db      0x3b    ; 20 3b6e20c8
     813:. 00:0821  4C                              db      0x4c    ; 21 4c69105e
     814:. 00:0822  D5                              db      0xd5    ; 22 d56041e4
     815:. 00:0823  A2                              db      0xa2    ; 23 a2677172
     816:. 00:0824  3C                              db      0x3c    ; 24 3c03e4d1
     817:. 00:0825  4B                              db      0x4b    ; 25 4b04d447
     818:. 00:0826  D2                              db      0xd2    ; 26 d20d85fd
     819:. 00:0827  A5                              db      0xa5    ; 27 a50ab56b
     820:. 00:0828  35                              db      0x35    ; 28 35b5a8fa
     821:. 00:0829  42                              db      0x42    ; 29 42b2986c
     822:. 00:082A  DB                              db      0xdb    ; 2a dbbbc9d6
     823:. 00:082B  AC                              db      0xac    ; 2b acbcf940
     824:. 00:082C  32                              db      0x32    ; 2c 32d86ce3
     825:. 00:082D  45                              db      0x45    ; 2d 45df5c75
     826:. 00:082E  DC                              db      0xdc    ; 2e dcd60dcf
     827:. 00:082F  AB                              db      0xab    ; 2f abd13d59
     828:. 00:0830  26                              db      0x26    ; 30 26d930ac
     829:. 00:0831  51                              db      0x51    ; 31 51de003a
     830:. 00:0832  C8                              db      0xc8    ; 32 c8d75180
     831:. 00:0833  BF                              db      0xbf    ; 33 bfd06116
     832:. 00:0834  21                              db      0x21    ; 34 21b4f4b5
     833:. 00:0835  56                              db      0x56    ; 35 56b3c423
     834:. 00:0836  CF                              db      0xcf    ; 36 cfba9599
     835:. 00:0837  B8                              db      0xb8    ; 37 b8bda50f
     836:. 00:0838  28                              db      0x28    ; 38 2802b89e
     837:. 00:0839  5F                              db      0x5f    ; 39 5f058808
     838:. 00:083A  C6                              db      0xc6    ; 3a c60cd9b2
     839:. 00:083B  B1                              db      0xb1    ; 3b b10be924
     840:. 00:083C  2F                              db      0x2f    ; 3c 2f6f7c87
     841:. 00:083D  58                              db      0x58    ; 3d 58684c11
     842:. 00:083E  C1                              db      0xc1    ; 3e c1611dab
     843:. 00:083F  B6                              db      0xb6    ; 3f b6662d3d
     844:. 00:0840  76                              db      0x76    ; 40 76dc4190
     845:. 00:0841  01                              db      0x01    ; 41 01db7106
     846:. 00:0842  98                              db      0x98    ; 42 98d220bc
     847:. 00:0843  EF                              db      0xef    ; 43 efd5102a
     848:. 00:0844  71                              db      0x71    ; 44 71b18589
     849:. 00:0845  06                              db      0x06    ; 45 06b6b51f
     850:. 00:0846  9F                              db      0x9f    ; 46 9fbfe4a5
     851:. 00:0847  E8                              db      0xe8    ; 47 e8b8d433
     852:. 00:0848  78                              db      0x78    ; 48 7807c9a2
     853:. 00:0849  0F                              db      0x0f    ; 49 0f00f934
     854:. 00:084A  96                              db      0x96    ; 4a 9609a88e
     855:. 00:084B  E1                              db      0xe1    ; 4b e10e9818
     856:. 00:084C  7F                              db      0x7f    ; 4c 7f6a0dbb
     857:. 00:084D  08                              db      0x08    ; 4d 086d3d2d
     858:. 00:084E  91                              db      0x91    ; 4e 91646c97
     859:. 00:084F  E6                              db      0xe6    ; 4f e6635c01
     860:. 00:0850  6B                              db      0x6b    ; 50 6b6b51f4
     861:. 00:0851  1C                              db      0x1c    ; 51 1c6c6162
     862:. 00:0852  85                              db      0x85    ; 52 856530d8
     863:. 00:0853  F2                              db      0xf2    ; 53 f262004e
     864:. 00:0854  6C                              db      0x6c    ; 54 6c0695ed
     865:. 00:0855  1B                              db      0x1b    ; 55 1b01a57b
     866:. 00:0856  82                              db      0x82    ; 56 8208f4c1
     867:. 00:0857  F5                              db      0xf5    ; 57 f50fc457
     868:. 00:0858  65                              db      0x65    ; 58 65b0d9c6
     869:. 00:0859  12                              db      0x12    ; 59 12b7e950
     870:. 00:085A  8B                              db      0x8b    ; 5a 8bbeb8ea
     871:. 00:085B  FC                              db      0xfc    ; 5b fcb9887c
     872:. 00:085C  62                              db      0x62    ; 5c 62dd1ddf
     873:. 00:085D  15                              db      0x15    ; 5d 15da2d49
     874:. 00:085E  8C                              db      0x8c    ; 5e 8cd37cf3
     875:. 00:085F  FB                              db      0xfb    ; 5f fbd44c65
     876:. 00:0860  4D                              db      0x4d    ; 60 4db26158
     877:. 00:0861  3A                              db      0x3a    ; 61 3ab551ce
     878:. 00:0862  A3                              db      0xa3    ; 62 a3bc0074
     879:. 00:0863  D4                              db      0xd4    ; 63 d4bb30e2
     880:. 00:0864  4A                              db      0x4a    ; 64 4adfa541
     881:. 00:0865  3D                              db      0x3d    ; 65 3dd895d7
     882:. 00:0866  A4                              db      0xa4    ; 66 a4d1c46d
     883:. 00:0867  D3                              db      0xd3    ; 67 d3d6f4fb
     884:. 00:0868  43                              db      0x43    ; 68 4369e96a
     885:. 00:0869  34                              db      0x34    ; 69 346ed9fc
     886:. 00:086A  AD                              db      0xad    ; 6a ad678846
     887:. 00:086B  DA                              db      0xda    ; 6b da60b8d0
     888:. 00:086C  44                              db      0x44    ; 6c 44042d73
     889:. 00:086D  33                              db      0x33    ; 6d 33031de5
     890:. 00:086E  AA                              db      0xaa    ; 6e aa0a4c5f
     891:. 00:086F  DD                              db      0xdd    ; 6f dd0d7cc9
     892:. 00:0870  50                              db      0x50    ; 70 5005713c
     893:. 00:0871  27                              db      0x27    ; 71 270241aa
     894:. 00:0872  BE                              db      0xbe    ; 72 be0b1010
     895:. 00:0873  C9                              db      0xc9    ; 73 c90c2086
     896:. 00:0874  57                              db      0x57    ; 74 5768b525
     897:. 00:0875  20                              db      0x20    ; 75 206f85b3
     898:. 00:0876  B9                              db      0xb9    ; 76 b966d409
     899:. 00:0877  CE                              db      0xce    ; 77 ce61e49f
     900:. 00:0878  5E                              db      0x5e    ; 78 5edef90e
     901:. 00:0879  29                              db      0x29    ; 79 29d9c998
     902:. 00:087A  B0                              db      0xb0    ; 7a b0d09822
     903:. 00:087B  C7                              db      0xc7    ; 7b c7d7a8b4
     904:. 00:087C  59                              db      0x59    ; 7c 59b33d17
     905:. 00:087D  2E                              db      0x2e    ; 7d 2eb40d81
     906:. 00:087E  B7                              db      0xb7    ; 7e b7bd5c3b
     907:. 00:087F  C0                              db      0xc0    ; 7f c0ba6cad
     908:. 00:0880  ED                              db      0xed    ; 80 edb88320
     909:. 00:0881  9A                              db      0x9a    ; 81 9abfb3b6
     910:. 00:0882  03                              db      0x03    ; 82 03b6e20c
     911:. 00:0883  74                              db      0x74    ; 83 74b1d29a
     912:. 00:0884  EA                              db      0xea    ; 84 ead54739
     913:. 00:0885  9D                              db      0x9d    ; 85 9dd277af
     914:. 00:0886  04                              db      0x04    ; 86 04db2615
     915:. 00:0887  73                              db      0x73    ; 87 73dc1683
     916:. 00:0888  E3                              db      0xe3    ; 88 e3630b12
     917:. 00:0889  94                              db      0x94    ; 89 94643b84
     918:. 00:088A  0D                              db      0x0d    ; 8a 0d6d6a3e
     919:. 00:088B  7A                              db      0x7a    ; 8b 7a6a5aa8
     920:. 00:088C  E4                              db      0xe4    ; 8c e40ecf0b
     921:. 00:088D  93                              db      0x93    ; 8d 9309ff9d
     922:. 00:088E  0A                              db      0x0a    ; 8e 0a00ae27
     923:. 00:088F  7D                              db      0x7d    ; 8f 7d079eb1
     924:. 00:0890  F0                              db      0xf0    ; 90 f00f9344
     925:. 00:0891  87                              db      0x87    ; 91 8708a3d2
     926:. 00:0892  1E                              db      0x1e    ; 92 1e01f268
     927:. 00:0893  69                              db      0x69    ; 93 6906c2fe
     928:. 00:0894  F7                              db      0xf7    ; 94 f762575d
     929:. 00:0895  80                              db      0x80    ; 95 806567cb
     930:. 00:0896  19                              db      0x19    ; 96 196c3671
     931:. 00:0897  6E                              db      0x6e    ; 97 6e6b06e7
     932:. 00:0898  FE                              db      0xfe    ; 98 fed41b76
     933:. 00:0899  89                              db      0x89    ; 99 89d32be0
     934:. 00:089A  10                              db      0x10    ; 9a 10da7a5a
     935:. 00:089B  67                              db      0x67    ; 9b 67dd4acc
     936:. 00:089C  F9                              db      0xf9    ; 9c f9b9df6f
     937:. 00:089D  8E                              db      0x8e    ; 9d 8ebeeff9
     938:. 00:089E  17                              db      0x17    ; 9e 17b7be43
     939:. 00:089F  60                              db      0x60    ; 9f 60b08ed5
     940:. 00:08A0  D6                              db      0xd6    ; a0 d6d6a3e8
     941:. 00:08A1  A1                              db      0xa1    ; a1 a1d1937e
     942:. 00:08A2  38                              db      0x38    ; a2 38d8c2c4
     943:. 00:08A3  4F                              db      0x4f    ; a3 4fdff252
     944:. 00:08A4  D1                              db      0xd1    ; a4 d1bb67f1
     945:. 00:08A5  A6                              db      0xa6    ; a5 a6bc5767
     946:. 00:08A6  3F                              db      0x3f    ; a6 3fb506dd
     947:. 00:08A7  48                              db      0x48    ; a7 48b2364b
     948:. 00:08A8  D8                              db      0xd8    ; a8 d80d2bda
     949:. 00:08A9  AF                              db      0xaf    ; a9 af0a1b4c
     950:. 00:08AA  36                              db      0x36    ; aa 36034af6
     951:. 00:08AB  41                              db      0x41    ; ab 41047a60
     952:. 00:08AC  DF                              db      0xdf    ; ac df60efc3
     953:. 00:08AD  A8                              db      0xa8    ; ad a867df55
     954:. 00:08AE  31                              db      0x31    ; ae 316e8eef
     955:. 00:08AF  46                              db      0x46    ; af 4669be79
     956:. 00:08B0  CB                              db      0xcb    ; b0 cb61b38c
     957:. 00:08B1  BC                              db      0xbc    ; b1 bc66831a
     958:. 00:08B2  25                              db      0x25    ; b2 256fd2a0
     959:. 00:08B3  52                              db      0x52    ; b3 5268e236
     960:. 00:08B4  CC                              db      0xcc    ; b4 cc0c7795
     961:. 00:08B5  BB                              db      0xbb    ; b5 bb0b4703
     962:. 00:08B6  22                              db      0x22    ; b6 220216b9
     963:. 00:08B7  55                              db      0x55    ; b7 5505262f
     964:. 00:08B8  C5                              db      0xc5    ; b8 c5ba3bbe
     965:. 00:08B9  B2                              db      0xb2    ; b9 b2bd0b28
     966:. 00:08BA  2B                              db      0x2b    ; ba 2bb45a92
     967:. 00:08BB  5C                              db      0x5c    ; bb 5cb36a04
     968:. 00:08BC  C2                              db      0xc2    ; bc c2d7ffa7
     969:. 00:08BD  B5                              db      0xb5    ; bd b5d0cf31
     970:. 00:08BE  2C                              db      0x2c    ; be 2cd99e8b
     971:. 00:08BF  5B                              db      0x5b    ; bf 5bdeae1d
     972:. 00:08C0  9B                              db      0x9b    ; c0 9b64c2b0
     973:. 00:08C1  EC                              db      0xec    ; c1 ec63f226
     974:. 00:08C2  75                              db      0x75    ; c2 756aa39c
     975:. 00:08C3  02                              db      0x02    ; c3 026d930a
     976:. 00:08C4  9C                              db      0x9c    ; c4 9c0906a9
     977:. 00:08C5  EB                              db      0xeb    ; c5 eb0e363f
     978:. 00:08C6  72                              db      0x72    ; c6 72076785
     979:. 00:08C7  05                              db      0x05    ; c7 05005713
     980:. 00:08C8  95                              db      0x95    ; c8 95bf4a82
     981:. 00:08C9  E2                              db      0xe2    ; c9 e2b87a14
     982:. 00:08CA  7B                              db      0x7b    ; ca 7bb12bae
     983:. 00:08CB  0C                              db      0x0c    ; cb 0cb61b38
     984:. 00:08CC  92                              db      0x92    ; cc 92d28e9b
     985:. 00:08CD  E5                              db      0xe5    ; cd e5d5be0d
     986:. 00:08CE  7C                              db      0x7c    ; ce 7cdcefb7
     987:. 00:08CF  0B                              db      0x0b    ; cf 0bdbdf21
     988:. 00:08D0  86                              db      0x86    ; d0 86d3d2d4
     989:. 00:08D1  F1                              db      0xf1    ; d1 f1d4e242
     990:. 00:08D2  68                              db      0x68    ; d2 68ddb3f8
     991:. 00:08D3  1F                              db      0x1f    ; d3 1fda836e
     992:. 00:08D4  81                              db      0x81    ; d4 81be16cd
     993:. 00:08D5  F6                              db      0xf6    ; d5 f6b9265b
     994:. 00:08D6  6F                              db      0x6f    ; d6 6fb077e1
     995:. 00:08D7  18                              db      0x18    ; d7 18b74777
     996:. 00:08D8  88                              db      0x88    ; d8 88085ae6
     997:. 00:08D9  FF                              db      0xff    ; d9 ff0f6a70
     998:. 00:08DA  66                              db      0x66    ; da 66063bca
     999:. 00:08DB  11                              db      0x11    ; db 11010b5c
    1000:. 00:08DC  8F                              db      0x8f    ; dc 8f659eff
    1001:. 00:08DD  F8                              db      0xf8    ; dd f862ae69
    1002:. 00:08DE  61                              db      0x61    ; de 616bffd3
    1003:. 00:08DF  16                              db      0x16    ; df 166ccf45
    1004:. 00:08E0  A0                              db      0xa0    ; e0 a00ae278
    1005:. 00:08E1  D7                              db      0xd7    ; e1 d70dd2ee
    1006:. 00:08E2  4E                              db      0x4e    ; e2 4e048354
    1007:. 00:08E3  39                              db      0x39    ; e3 3903b3c2
    1008:. 00:08E4  A7                              db      0xa7    ; e4 a7672661
    1009:. 00:08E5  D0                              db      0xd0    ; e5 d06016f7
    1010:. 00:08E6  49                              db      0x49    ; e6 4969474d
    1011:. 00:08E7  3E                              db      0x3e    ; e7 3e6e77db
    1012:. 00:08E8  AE                              db      0xae    ; e8 aed16a4a
    1013:. 00:08E9  D9                              db      0xd9    ; e9 d9d65adc
    1014:. 00:08EA  40                              db      0x40    ; ea 40df0b66
    1015:. 00:08EB  37                              db      0x37    ; eb 37d83bf0
    1016:. 00:08EC  A9                              db      0xa9    ; ec a9bcae53
    1017:. 00:08ED  DE                              db      0xde    ; ed debb9ec5
    1018:. 00:08EE  47                              db      0x47    ; ee 47b2cf7f
    1019:. 00:08EF  30                              db      0x30    ; ef 30b5ffe9
    1020:. 00:08F0  BD                              db      0xbd    ; f0 bdbdf21c
    1021:. 00:08F1  CA                              db      0xca    ; f1 cabac28a
    1022:. 00:08F2  53                              db      0x53    ; f2 53b39330
    1023:. 00:08F3  24                              db      0x24    ; f3 24b4a3a6
    1024:. 00:08F4  BA                              db      0xba    ; f4 bad03605
    1025:. 00:08F5  CD                              db      0xcd    ; f5 cdd70693
    1026:. 00:08F6  54                              db      0x54    ; f6 54de5729
    1027:. 00:08F7  23                              db      0x23    ; f7 23d967bf
    1028:. 00:08F8  B3                              db      0xb3    ; f8 b3667a2e
    1029:. 00:08F9  C4                              db      0xc4    ; f9 c4614ab8
    1030:. 00:08FA  5D                              db      0x5d    ; fa 5d681b02
    1031:. 00:08FB  2A                              db      0x2a    ; fb 2a6f2b94
    1032:. 00:08FC  B4                              db      0xb4    ; fc b40bbe37
    1033:. 00:08FD  C3                              db      0xc3    ; fd c30c8ea1
    1034:. 00:08FE  5A                              db      0x5a    ; fe 5a05df1b
    1035:. 00:08FF  2D                              db      0x2d    ; ff 2d02ef8d
    1036:. 00:0900                      
    1037:. 00:0900                      ; EOF ;
     263:  00:0900                      
     264:  00:0900                      ; If this moves from 0x8800, all tests which use this address
     265:  00:0900                      ; will need to have their CRCs updated, so don't move it.
     266:  00:0900                      
     267:  00:0900  (0000)                          align   256
     268:  00:0900                      data
     269:  00:0900  00 (12)             .regs       ds      datasize-4
     270:  00:090C                      .regstop
     271:  00:090C  00 (2)              .mem        ds      2
     272:  00:090E  00 (2)              .sp         ds      2
     273:  00:0910                      
     274:  00:0910                      .jump
     275:  00:0910                                  if      postccf
     276:  00:0910                    ~             ccf
     277:  00:0910                    ~             else
     278:  00:0910  03                              inc     bc
     279:  00:0911                                  endif
     280:  00:0911  C3 33 04                        jp      test.continue
     281:  00:0914                      
     282:  00:0914                      ; This entire workspace must be kept within single 256 byte page.
     283:  00:0914                      
     284:  00:0914  00 (20)             vector      ds      vecsize
     285:  00:0928  00 (20)             counter     ds      vecsize
     286:  00:093C  00 (20)             countmask   ds      vecsize
     287:  00:0950  00 (21)             shifter     ds      1+vecsize
     288:  00:0965                      shiftend
     289:  00:0965  00 (21)             shiftmask   ds      1+vecsize
     290:  00:097A                      
     291:  00:097A                      ; EOF ;
     193.  00:097A                                  include tests.asm
       1:  00:097A                      ; The test vectors themselves.
       2:  00:097A                      ;
       3:  00:097A                      ; Copyright (C) 2012-2022 Patrik Rak (patrik@raxoft.cz)
       4:  00:097A                      ;
       5:  00:097A                      ; This source code is released under the MIT license, see included license.txt.
       6:  00:097A                      
       7:  00:097A  (00:0000)           selftests   equ     0           ; Set to 1 to include detailed self tests.
       8:  00:097A                      
       9:  00:097A  (00:0000)           failcheck   equ     0           ; Run the test only after some prior failure.
      10:  00:097A  (00:0001)           incheck     equ     1           ; Fail and skip the test in case of IN mismatch.
      11:  00:097A  (00:00FF)           nocheck     equ     255         ; No special check needed.
      12:  00:097A                      
      13:  00:097A  (00:090C)           mem         equ     data.mem
      14:  00:097A  (00:000C)           meml        equ     mem%256
      15:  00:097A  (00:0009)           memh        equ     mem/256
      16:  00:097A  (00:090E)           memsp       equ     mem+2
      17:  00:097A                      
      18:  00:097A  (00:0910)           jmp         equ     data.jump
      19:  00:097A  (00:0010)           jmpl        equ     jmp%256
      20:  00:097A  (00:0009)           jmph        equ     jmp/256
      21:  00:097A                      
      22:  00:097A  (00:042F)           self        equ     test.opcode
      23:  00:097A                      
      24:  00:097A                                  if      postccf
      25:  00:097A                    ~ stop        equ     256
      26:  00:097A                    ~ tail        equ     0x3f
      27:  00:097A                    ~             else
      28:  00:097A  (00:0000)           stop        equ     0
      29:  00:097A  (00:0000)           tail        equ     0
      30:  00:097A                                  endif
      31:  00:097A                      
      32:  00:097A                      testtable:
      33:  00:097A  DB 0D                           dw      .neg
      34:  00:097C                                  if      selftests
      35:  00:097C                    ~             dw      .crc
      36:  00:097C                    ~             dw      .counter
      37:  00:097C                    ~             dw      .shifter
      38:  00:097C                    ~             endif
      39:  00:097C                      
      40:  00:097C  BC 0A                           dw      .selftest
      41:  00:097E                                  
      42:  00:097E  07 0B                           dw      .scf
      43:  00:0980  4C 0B                           dw      .ccf
      44:  00:0982  91 0B                           dw      .scf_nec
      45:  00:0984  DD 0B                           dw      .ccf_nec
      46:  00:0986  29 0C                           dw      .scf_st
      47:  00:0988  74 0C                           dw      .ccf_st
      48:  00:098A  BF 0C                           dw      .scfccf
      49:  00:098C  08 0D                           dw      .ccfscf
      50:  00:098E                                  
      51:  00:098E  51 0D                           dw      .daa
      52:  00:0990  96 0D                           dw      .cpl
      53:  00:0992  20 0E                           dw      .neg_
      54:  00:0994                                  
      55:  00:0994  66 0E                           dw      .add_a_n
      56:  00:0996  AF 0E                           dw      .adc_a_n
      57:  00:0998  F8 0E                           dw      .sub_a_n
      58:  00:099A  41 0F                           dw      .sbc_a_n
      59:  00:099C  8A 0F                           dw      .and_n
      60:  00:099E  D1 0F                           dw      .xor_n
      61:  00:09A0  18 10                           dw      .or_n
      62:  00:09A2  5E 10                           dw      .cp_n
      63:  00:09A4                      
      64:  00:09A4  A4 10                           dw      .alo_a_a
      65:  00:09A6  ED 10                           dw      .alo_a_b_c
      66:  00:09A8  3A 11                           dw      .alo_a_d_e
      67:  00:09AA  87 11                           dw      .alo_a_h_l
      68:  00:09AC  D4 11                           dw      .alo_a_hl
      69:  00:09AE  20 12                           dw      .alo_a_x
      70:  00:09B0  6F 12                           dw      .alo_a_y
      71:  00:09B2  BE 12                           dw      .alo_a_xyd
      72:  00:09B4                                  
      73:  00:09B4  0A 13                           dw      .rlca
      74:  00:09B6  50 13                           dw      .rrca
      75:  00:09B8  96 13                           dw      .rla
      76:  00:09BA  DB 13                           dw      .rra
      77:  00:09BC                                  
      78:  00:09BC  20 14                           dw      .rld
      79:  00:09BE  65 14                           dw      .rrd
      80:  00:09C0                                  
      81:  00:09C0  AA 14                           dw      .rlc_a
      82:  00:09C2  F1 14                           dw      .rrc_a
      83:  00:09C4  38 15                           dw      .rl_a
      84:  00:09C6  7E 15                           dw      .rr_a
      85:  00:09C8  C4 15                           dw      .sla_a
      86:  00:09CA  0B 16                           dw      .sra_a
      87:  00:09CC  52 16                           dw      .slia_a
      88:  00:09CE  9A 16                           dw      .srl_a
      89:  00:09D0                                  
      90:  00:09D0  E1 16                           dw      .rlc_r
      91:  00:09D2  2F 17                           dw      .rrc_r
      92:  00:09D4  7D 17                           dw      .rl_r
      93:  00:09D6  CA 17                           dw      .rr_r
      94:  00:09D8  17 18                           dw      .sla_r
      95:  00:09DA  65 18                           dw      .sra_r
      96:  00:09DC  B3 18                           dw      .slia_r
      97:  00:09DE  02 19                           dw      .srl_r
      98:  00:09E0                                  
      99:  00:09E0  50 19                           dw      .sro_xyd
     100:  00:09E2  9A 19                           dw      .sro_xyd_r
     101:  00:09E4                                  
     102:  00:09E4  E6 19                           dw      .inc_a
     103:  00:09E6  2D 1A                           dw      .dec_a
     104:  00:09E8  74 1A                           dw      .inc_r
     105:  00:09EA  C2 1A                           dw      .dec_r
     106:  00:09EC  10 1B                           dw      .inc_x
     107:  00:09EE  57 1B                           dw      .dec_x
     108:  00:09F0  9E 1B                           dw      .inc_xyd
     109:  00:09F2  E8 1B                           dw      .dec_xyd
     110:  00:09F4                                  
     111:  00:09F4  32 1C                           dw      .inc_rr
     112:  00:09F6  7A 1C                           dw      .dec_rr
     113:  00:09F8  C2 1C                           dw      .inc_xy
     114:  00:09FA  0A 1D                           dw      .dec_xy
     115:  00:09FC                                  
     116:  00:09FC  52 1D                           dw      .add_hl_rr
     117:  00:09FE  9D 1D                           dw      .add_ix_rr
     118:  00:0A00  E8 1D                           dw      .add_iy_rr
     119:  00:0A02  33 1E                           dw      .adc_hl_rr
     120:  00:0A04  7E 1E                           dw      .sbc_hl_rr
     121:  00:0A06                      
     122:  00:0A06  C9 1E                           dw      .bit_n_a
     123:  00:0A08  12 1F                           dw      .bit_n_hl
     124:  00:0A0A  5E 1F                           dw      .bit_n_r
     125:  00:0A0C  AE 1F                           dw      .bit_n_xyd
     126:  00:0A0E  FA 1F                           dw      .bit_n_xyd_
     127:  00:0A10                      
     128:  00:0A10  48 20                           dw      .set_n_a
     129:  00:0A12  91 20                           dw      .set_n_hl
     130:  00:0A14  DD 20                           dw      .set_n_r
     131:  00:0A16  2D 21                           dw      .set_n_xyd
     132:  00:0A18  79 21                           dw      .set_n_xyd_
     133:  00:0A1A                                  
     134:  00:0A1A  C7 21                           dw      .res_n_a
     135:  00:0A1C  10 22                           dw      .res_n_hl
     136:  00:0A1E  5C 22                           dw      .res_n_r
     137:  00:0A20  AC 22                           dw      .res_n_xyd
     138:  00:0A22  F8 22                           dw      .res_n_xyd_
     139:  00:0A24                                  
     140:  00:0A24  46 23                           dw      .ldi
     141:  00:0A26  8B 23                           dw      .ldd
     142:  00:0A28  D0 23                           dw      .ldir
     143:  00:0A2A  16 24                           dw      .lddr
     144:  00:0A2C  5C 24                           dw      .ldir_nop
     145:  00:0A2E  A8 24                           dw      .lddr_nop
     146:  00:0A30                                  
     147:  00:0A30  F4 24                           dw      .cpi
     148:  00:0A32  39 25                           dw      .cpd
     149:  00:0A34  7E 25                           dw      .cpir
     150:  00:0A36  C4 25                           dw      .cpdr
     151:  00:0A38                                  
     152:  00:0A38  0A 26                           dw      .in_a_n
     153:  00:0A3A  55 26                           dw      .in_r_c
     154:  00:0A3C  A0 26                           dw      .in_c
     155:  00:0A3E  E9 26                           dw      .ini
     156:  00:0A40  2F 27                           dw      .ind
     157:  00:0A42  75 27                           dw      .inir
     158:  00:0A44  BC 27                           dw      .indr
     159:  00:0A46  03 28                           dw      .inir_nop
     160:  00:0A48  50 28                           dw      .indr_nop
     161:  00:0A4A                      
     162:  00:0A4A  9D 28                           dw      .out_n_a
     163:  00:0A4C  E8 28                           dw      .out_c_r
     164:  00:0A4E  33 29                           dw      .out_c_0
     165:  00:0A50  7E 29                           dw      .outi
     166:  00:0A52  C4 29                           dw      .outd
     167:  00:0A54  0A 2A                           dw      .otir
     168:  00:0A56  50 2A                           dw      .otdr
     169:  00:0A58                      
     170:  00:0A58  96 2A                           dw      .jp_nn
     171:  00:0A5A  DD 2A                           dw      .jp_cc_nn
     172:  00:0A5C  27 2B                           dw      .jp_hl
     173:  00:0A5E  70 2B                           dw      .jp_xy
     174:  00:0A60                                  
     175:  00:0A60  B9 2B                           dw      .jr_n
     176:  00:0A62  FF 2B                           dw      .jr_cc_n
     177:  00:0A64  48 2C                           dw      .djnz_n
     178:  00:0A66                                  
     179:  00:0A66  90 2C                           dw      .call_nn
     180:  00:0A68  D9 2C                           dw      .call_cc_nn
     181:  00:0A6A                                 
     182:  00:0A6A  25 2D                           dw      .ret
     183:  00:0A6C  6A 2D                           dw      .ret_cc
     184:  00:0A6E  B2 2D                           dw      .retn
     185:  00:0A70  F8 2D                           dw      .reti
     186:  00:0A72  3E 2E                           dw      .reti_retn
     187:  00:0A74                                  
     188:  00:0A74  89 2E                           dw      .pushpop_rr
     189:  00:0A76  D6 2E                           dw      .poppush_af
     190:  00:0A78  23 2F                           dw      .pushpop_xy
     191:  00:0A7A                                  
     192:  00:0A7A  70 2F                           dw      .ex_de_hl
     193:  00:0A7C  BA 2F                           dw      .ex_af_af
     194:  00:0A7E  05 30                           dw      .exx
     195:  00:0A80  4A 30                           dw      .ex_sp_hl
     196:  00:0A82  96 30                           dw      .ex_sp_xy
     197:  00:0A84                                  
     198:  00:0A84  E2 30                           dw      .ld_r_r
     199:  00:0A86  38 31                           dw      .ld_x_x
     200:  00:0A88  8E 31                           dw      .ld_r_xyd
     201:  00:0A8A  D9 31                           dw      .ld_xyd_r
     202:  00:0A8C  24 32                           dw      .ld_r_n
     203:  00:0A8E  73 32                           dw      .ld_x_n
     204:  00:0A90  BB 32                           dw      .ld_xyd_n
     205:  00:0A92  06 33                           dw      .ld_a_rr
     206:  00:0A94  56 33                           dw      .ld_rr_a
     207:  00:0A96  A6 33                           dw      .ld_a_mem
     208:  00:0A98  F1 33                           dw      .ld_mem_a
     209:  00:0A9A                                  
     210:  00:0A9A  3C 34                           dw      .ld_rr_nn
     211:  00:0A9C  86 34                           dw      .ld_xy_nn
     212:  00:0A9E  D0 34                           dw      .ld_hl_mem
     213:  00:0AA0  1C 35                           dw      .ld_xy_mem
     214:  00:0AA2  68 35                           dw      .ld_rr_mem
     215:  00:0AA4  B4 35                           dw      .ld_mem_hl
     216:  00:0AA6  00 36                           dw      .ld_mem_xy
     217:  00:0AA8  4C 36                           dw      .ld_mem_rr
     218:  00:0AAA  98 36                           dw      .ld_sp_hl
     219:  00:0AAC  E2 36                           dw      .ld_sp_xy
     220:  00:0AAE                      
     221:  00:0AAE  2C 37                           dw      .ld_i_a
     222:  00:0AB0  74 37                           dw      .ld_r_a
     223:  00:0AB2  BC 37                           dw      .ld_a_i
     224:  00:0AB4  04 38                           dw      .ld_a_r
     225:  00:0AB6                                  
     226:  00:0AB6  4C 38                           dw      .ei_di
     227:  00:0AB8  93 38                           dw      .im_n
     228:  00:0ABA                                  
     229:  00:0ABA                                  ; rst
     230:  00:0ABA                                  ; halt
     231:  00:0ABA                                  
     232:  00:0ABA  00 00                           dw      0
     233:  00:0ABC                      
     234:  00:0ABC                                  include testmacros.asm
       1:. 00:0ABC                      ; Macros for defining the test vectors.
       2:. 00:0ABC                      ;
       3:. 00:0ABC                      ; Copyright (C) 2012-2022 Patrik Rak (patrik@raxoft.cz)
       4:. 00:0ABC                      ;
       5:. 00:0ABC                      ; This source code is released under the MIT license, see included license.txt.
       6:. 00:0ABC                      
       7:. 00:0ABC                                  macro   db8 b7,b6,b5,b4,b3,b2,b1,b0
       8:. 00:0ABC                    <             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
       9:. 00:0ABC                    <             endm
      10:. 00:0ABC                                  
      11:. 00:0ABC                                  macro   ddbe n
      12:. 00:0ABC                    <             db      (n>>24)&0xff
      13:. 00:0ABC                    <             db      (n>>16)&0xff
      14:. 00:0ABC                    <             db      (n>>8)&0xff
      15:. 00:0ABC                    <             db      n&0xff
      16:. 00:0ABC                    <             endm
      17:. 00:0ABC                      
      18:. 00:0ABC                                  macro   inst op1,op2,op3,op4,tail
      19:. 00:0ABC                    <             ; Unfortunately, elseifidn doesn't seem to work properly.
      20:. 00:0ABC                    <             ifidn   op4,stop
      21:. 00:0ABC                    <             db      op1,op2,op3,tail,0
      22:. 00:0ABC                    <             else
      23:. 00:0ABC                    <             ifidn   op3,stop
      24:. 00:0ABC                    <             db      op1,op2,tail,op4,0
      25:. 00:0ABC                    <             else
      26:. 00:0ABC                    <             ifidn   op2,stop
      27:. 00:0ABC                    <             db      op1,tail,op3,op4,0
      28:. 00:0ABC                    <             else
      29:. 00:0ABC                    <             db      op1,op2,op3,op4,tail
      30:. 00:0ABC                    <             endif
      31:. 00:0ABC                    <             endif
      32:. 00:0ABC                    <             endif
      33:. 00:0ABC                    <             endm
      34:. 00:0ABC                      
      35:. 00:0ABC                                  macro   flags sn,s,zn,z,f5n,f5,hcn,hc,f3n,f3,pvn,pv,nn,n,cn,c
      36:. 00:0ABC                    <             if      maskflags
      37:. 00:0ABC                    <             db8     s,z,f5,hc,f3,pv,n,c
      38:. 00:0ABC                    <             else
      39:. 00:0ABC                    <             db      0xff
      40:. 00:0ABC                    <             endif
      41:. 00:0ABC                    <             endm
      42:. 00:0ABC                      
      43:. 00:0ABC  (00:0000)           .veccount := 0
      44:. 00:0ABC                      
      45:. 00:0ABC                                  macro   vec op1,op2,op3,op4,memn,mem,an,a,fn,f,bcn,bc,den,de,hln,hl,ixn,ix,iyn,iy,spn,sp
      46:. 00:0ABC                    < 
      47:. 00:0ABC                    <             if      postccf
      48:. 00:0ABC                    < 
      49:. 00:0ABC                    <             if      ( .@veccount % 3 ) == 0
      50:. 00:0ABC                    <             inst    op1,op2,op3,op4,tail
      51:. 00:0ABC                    < .@areg      :=      0
      52:. 00:0ABC                    <             else
      53:. 00:0ABC                    <             db      op1,op2,op3,op4,0
      54:. 00:0ABC                    < .@areg      :=      .@areg | a
      55:. 00:0ABC                    <             endif
      56:. 00:0ABC                    < 
      57:. 00:0ABC                    <             else
      58:. 00:0ABC                    <             db      op1,op2,op3,op4
      59:. 00:0ABC                    <             endif
      60:. 00:0ABC                    < 
      61:. 00:0ABC                    <             db      f
      62:. 00:0ABC                    < 
      63:. 00:0ABC                    <             if      postccf & ( ( .@veccount % 3 ) == 2 )
      64:. 00:0ABC                    <             db      a | ( ( ~ .@areg ) & 0x28 )
      65:. 00:0ABC                    <             else
      66:. 00:0ABC                    <             db      a
      67:. 00:0ABC                    <             endif
      68:. 00:0ABC                    < 
      69:. 00:0ABC                    <             dw      bc,de,hl,ix,iy
      70:. 00:0ABC                    <             dw      mem
      71:. 00:0ABC                    <             dw      sp
      72:. 00:0ABC                    < 
      73:. 00:0ABC                    < .@veccount := .@veccount+1
      74:. 00:0ABC                    < 
      75:. 00:0ABC                    <             endm
      76:. 00:0ABC                      
      77:. 00:0ABC                                  macro   crcs allflagsn,allflags,alln,all,docflagsn,docflags,docn,doc,ccfn,ccf,mptrn,mptr
      78:. 00:0ABC                    <             if      postccf
      79:. 00:0ABC                    <             ddbe    ccf
      80:. 00:0ABC                    <             elseif  memptr
      81:. 00:0ABC                    <             ddbe    mptr
      82:. 00:0ABC                    <             else
      83:. 00:0ABC                    <             if      maskflags
      84:. 00:0ABC                    <             if      onlyflags
      85:. 00:0ABC                    <             ddbe    docflags
      86:. 00:0ABC                    <             else
      87:. 00:0ABC                    <             ddbe    doc
      88:. 00:0ABC                    <             endif
      89:. 00:0ABC                    <             else
      90:. 00:0ABC                    <             if      onlyflags
      91:. 00:0ABC                    <             ddbe    allflags
      92:. 00:0ABC                    <             else
      93:. 00:0ABC                    <             ddbe    all
      94:. 00:0ABC                    <             endif
      95:. 00:0ABC                    <             endif
      96:. 00:0ABC                    <             endif
      97:. 00:0ABC                    <             endm
      98:. 00:0ABC                                  
      99:. 00:0ABC                                  macro   name n
     100:. 00:0ABC                    <             dz      n
     101:. 00:0ABC                    <             endm
     102:. 00:0ABC                      
     103:. 00:0ABC                      ; EOF ;
     235:  00:0ABC                      
     236:  00:0ABC                                  ; Test vector template.
     237:  00:0ABC                                  ; 
     238:  00:0ABC                                  ; Each test consists of the following:
     239:  00:0ABC                                  ; - Bitmask of which of the modified flags are officially documented.
     240:  00:0ABC                                  ; - Three test vectors - base test vector, counter vector and shifter vector.
     241:  00:0ABC                                  ; - The CRCs for each of the available test variants.
     242:  00:0ABC                                  ; - Test name.
     243:  00:0ABC                                  ; - Type of test pre-check, if any.
     244:  00:0ABC                                  ;
     245:  00:0ABC                                  ; The base test vectors specifies the instruction(s) to execute,
     246:  00:0ABC                                  ; the initial value of the memory operand, and the initial
     247:  00:0ABC                                  ; values of the Z80 registers.
     248:  00:0ABC                                  ;
     249:  00:0ABC                                  ; The counter vector specifies which combinations of bits shall
     250:  00:0ABC                                  ; be toggled in the base test vectors. The test vector is
     251:  00:0ABC                                  ; executed once for each possible combination.
     252:  00:0ABC                                  ;
     253:  00:0ABC                                  ; The shifter vector specifies which bits shall be toggled in
     254:  00:0ABC                                  ; the test vector in sequence. After all the initial counter
     255:  00:0ABC                                  ; combinations were executed, the whole process is repeated, but
     256:  00:0ABC                                  ; now also toggling one of the specified shifter bits at a time.
     257:  00:0ABC                                  ;
     258:  00:0ABC                                  ; The pre-check byte specifies if the test should be skipped and under what condition.
     259:  00:0ABC                                  ; Note that it is seldom needed so most often I abuse the flags byte of the following test instead.
     260:  00:0ABC                      
     261:  00:0ABC                                  if 0
     262:  00:0ABC                    ~             flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     263:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     264:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     265:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     266:  00:0ABC                    ~             crcs    allflags,0xaf0f0011,all,0xac0f0022,docflags,0xdf0f0033,doc,0xdc0f0044,ccf,0x0,mptr,0x0
     267:  00:0ABC                    ~             name    " "
     268:  00:0ABC                    ~             endif
     269:  00:0ABC                      
     270:  00:0ABC                                  ; Various selftests.
     271:  00:0ABC                      
     272:  00:0ABC                                  if      selftests
     273:  00:0ABC                    ~ 
     274:  00:0ABC                    ~ .crc        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     275:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     276:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     277:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     278:  00:0ABC                    ~             crcs    allflags,0x00ffffff,all,0x2e26825b,docflags,0x354a5705,doc,0x4a0a6669,ccf,0xb062bcdf,mptr,0x4996b8b2
     279:  00:0ABC                    ~             name    "CRC TEST"
     280:  00:0ABC                    ~ 
     281:  00:0ABC                    ~ .counter    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     282:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     283:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x01,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x8000
     284:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     285:  00:0ABC                    ~             crcs    allflags,0x00000000,all,0x65283e9d,docflags,0x3b3096d9,doc,0x70844659,ccf,0xa424358c,mptr,0x1f36a1d1
     286:  00:0ABC                    ~             name    "COUNTER TEST"
     287:  00:0ABC                    ~ 
     288:  00:0ABC                    ~ .shifter    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     289:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     290:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     291:  00:0ABC                    ~             vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x41,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x8000
     292:  00:0ABC                    ~             crcs    allflags,0x00000000,all,0xd690f8ac,docflags,0x3b3096d9,doc,0xc33c8068,ccf,0xddc5094f,mptr,0x1f36a1d1
     293:  00:0ABC                    ~             name    "SHIFTER TEST"
     294:  00:0ABC                    ~ 
     295:  00:0ABC                    ~             endif
     296:  00:0ABC                      
     297:  00:0ABC                      .selftest   flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     297:  00:0ABC                    >             if      maskflags
     297:  00:0ABC                    >             db8     s,z,f5,hc,f3,pv,n,c
     297:  00:0ABC  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     297:  00:0ABD                    >             else
     297:  00:0ABD                    ~             db      0xff
     297:  00:0ABD                    ~             endif
     298:  00:0ABD                                  vec     0x00,0x00,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     298:  00:0ABD                    > 
     298:  00:0ABD                    >             if      postccf
     298:  00:0ABD                    ~ 
     298:  00:0ABD                    ~             if      ( .@veccount % 3 ) == 0
     298:  00:0ABD                    ~             inst    op1,op2,op3,op4,tail
     298:  00:0ABD                    ~ .@areg      :=      0
     298:  00:0ABD                    ~             else
     298:  00:0ABD                    ~             db      op1,op2,op3,op4,0
     298:  00:0ABD                    ~ .@areg      :=      .@areg | a
     298:  00:0ABD                    ~             endif
     298:  00:0ABD                    ~ 
     298:  00:0ABD                    ~             else
     298:  00:0ABD  00 00 00 00       >             db      op1,op2,op3,op4
     298:  00:0AC1                    >             endif
     298:  00:0AC1                    > 
     298:  00:0AC1  FF                >             db      f
     298:  00:0AC2                    > 
     298:  00:0AC2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     298:  00:0AC2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     298:  00:0AC2                    ~             else
     298:  00:0AC2  AA                >             db      a
     298:  00:0AC3                    >             endif
     298:  00:0AC3                    > 
     298:  00:0AC3                    >             dw      bc,de,hl,ix,iy
     298:  00:0AC3  CC BB EE DD 11 44 88 DD 77 FD 
     298:  00:0ACD  34 12             >             dw      mem
     298:  00:0ACF  00 C0             >             dw      sp
     298:  00:0AD1                    > 
     298:  00:0AD1  (00:0001)         > .@veccount := .@veccount+1
     298:  00:0AD1                    > 
     299:  00:0AD1                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x20,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     299:  00:0AD1                    > 
     299:  00:0AD1                    >             if      postccf
     299:  00:0AD1                    ~ 
     299:  00:0AD1                    ~             if      ( .@veccount % 3 ) == 0
     299:  00:0AD1                    ~             inst    op1,op2,op3,op4,tail
     299:  00:0AD1                    ~ .@areg      :=      0
     299:  00:0AD1                    ~             else
     299:  00:0AD1                    ~             db      op1,op2,op3,op4,0
     299:  00:0AD1                    ~ .@areg      :=      .@areg | a
     299:  00:0AD1                    ~             endif
     299:  00:0AD1                    ~ 
     299:  00:0AD1                    ~             else
     299:  00:0AD1  00 00 00 00       >             db      op1,op2,op3,op4
     299:  00:0AD5                    >             endif
     299:  00:0AD5                    > 
     299:  00:0AD5  20                >             db      f
     299:  00:0AD6                    > 
     299:  00:0AD6                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     299:  00:0AD6                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     299:  00:0AD6                    ~             else
     299:  00:0AD6  00                >             db      a
     299:  00:0AD7                    >             endif
     299:  00:0AD7                    > 
     299:  00:0AD7                    >             dw      bc,de,hl,ix,iy
     299:  00:0AD7  00 00 00 00 00 00 00 00 00 00 
     299:  00:0AE1  00 00             >             dw      mem
     299:  00:0AE3  00 00             >             dw      sp
     299:  00:0AE5                    > 
     299:  00:0AE5  (00:0002)         > .@veccount := .@veccount+1
     299:  00:0AE5                    > 
     300:  00:0AE5                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x08,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     300:  00:0AE5                    > 
     300:  00:0AE5                    >             if      postccf
     300:  00:0AE5                    ~ 
     300:  00:0AE5                    ~             if      ( .@veccount % 3 ) == 0
     300:  00:0AE5                    ~             inst    op1,op2,op3,op4,tail
     300:  00:0AE5                    ~ .@areg      :=      0
     300:  00:0AE5                    ~             else
     300:  00:0AE5                    ~             db      op1,op2,op3,op4,0
     300:  00:0AE5                    ~ .@areg      :=      .@areg | a
     300:  00:0AE5                    ~             endif
     300:  00:0AE5                    ~ 
     300:  00:0AE5                    ~             else
     300:  00:0AE5  00 00 00 00       >             db      op1,op2,op3,op4
     300:  00:0AE9                    >             endif
     300:  00:0AE9                    > 
     300:  00:0AE9  08                >             db      f
     300:  00:0AEA                    > 
     300:  00:0AEA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     300:  00:0AEA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     300:  00:0AEA                    ~             else
     300:  00:0AEA  00                >             db      a
     300:  00:0AEB                    >             endif
     300:  00:0AEB                    > 
     300:  00:0AEB                    >             dw      bc,de,hl,ix,iy
     300:  00:0AEB  00 00 00 00 00 00 00 00 00 00 
     300:  00:0AF5  00 00             >             dw      mem
     300:  00:0AF7  00 00             >             dw      sp
     300:  00:0AF9                    > 
     300:  00:0AF9  (00:0003)         > .@veccount := .@veccount+1
     300:  00:0AF9                    > 
     301:  00:0AF9                                  crcs    allflags,0xf3b489a6,all,0x1052d099,docflags,0x3b3096d9,doc,0x48e530ef,ccf,0x97bb028f,mptr,0x1f36a1d1
     301:  00:0AF9                    >             if      postccf
     301:  00:0AF9                    ~             ddbe    ccf
     301:  00:0AF9                    ~             elseif  memptr
     301:  00:0AF9                    ~             ddbe    mptr
     301:  00:0AF9                    ~             else
     301:  00:0AF9                    >             if      maskflags
     301:  00:0AF9                    >             if      onlyflags
     301:  00:0AF9                    ~             ddbe    docflags
     301:  00:0AF9                    ~             else
     301:  00:0AF9                    >             ddbe    doc
     301:  00:0AF9  48                >             db      (n>>24)&0xff
     301:  00:0AFA  E5                >             db      (n>>16)&0xff
     301:  00:0AFB  30                >             db      (n>>8)&0xff
     301:  00:0AFC  EF                >             db      n&0xff
     301:  00:0AFD                    >             endif
     301:  00:0AFD                    >             else
     301:  00:0AFD                    ~             if      onlyflags
     301:  00:0AFD                    ~             ddbe    allflags
     301:  00:0AFD                    ~             else
     301:  00:0AFD                    ~             ddbe    all
     301:  00:0AFD                    ~             endif
     301:  00:0AFD                    ~             endif
     301:  00:0AFD                    >             endif
     302:  00:0AFD                                  name    "SELF TEST"
     302:  00:0AFD                    >             dz      n
     302:  00:0AFD  53 45 4C 46 20 54 45 53 54 00 
     303:  00:0B07                      
     304:  00:0B07                                  ; Flag manipulation.
     305:  00:0B07                      
     306:  00:0B07                      .scf        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     306:  00:0B07                    >             if      maskflags
     306:  00:0B07                    >             db8     s,z,f5,hc,f3,pv,n,c
     306:  00:0B07  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     306:  00:0B08                    >             else
     306:  00:0B08                    ~             db      0xff
     306:  00:0B08                    ~             endif
     307:  00:0B08                                  vec     0x37,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     307:  00:0B08                    > 
     307:  00:0B08                    >             if      postccf
     307:  00:0B08                    ~ 
     307:  00:0B08                    ~             if      ( .@veccount % 3 ) == 0
     307:  00:0B08                    ~             inst    op1,op2,op3,op4,tail
     307:  00:0B08                    ~ .@areg      :=      0
     307:  00:0B08                    ~             else
     307:  00:0B08                    ~             db      op1,op2,op3,op4,0
     307:  00:0B08                    ~ .@areg      :=      .@areg | a
     307:  00:0B08                    ~             endif
     307:  00:0B08                    ~ 
     307:  00:0B08                    ~             else
     307:  00:0B08  37 00 00 00       >             db      op1,op2,op3,op4
     307:  00:0B0C                    >             endif
     307:  00:0B0C                    > 
     307:  00:0B0C  FF                >             db      f
     307:  00:0B0D                    > 
     307:  00:0B0D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     307:  00:0B0D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     307:  00:0B0D                    ~             else
     307:  00:0B0D  AA                >             db      a
     307:  00:0B0E                    >             endif
     307:  00:0B0E                    > 
     307:  00:0B0E                    >             dw      bc,de,hl,ix,iy
     307:  00:0B0E  CC BB EE DD 11 44 88 DD 77 FD 
     307:  00:0B18  34 12             >             dw      mem
     307:  00:0B1A  00 C0             >             dw      sp
     307:  00:0B1C                    > 
     307:  00:0B1C  (00:0004)         > .@veccount := .@veccount+1
     307:  00:0B1C                    > 
     308:  00:0B1C                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x28,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     308:  00:0B1C                    > 
     308:  00:0B1C                    >             if      postccf
     308:  00:0B1C                    ~ 
     308:  00:0B1C                    ~             if      ( .@veccount % 3 ) == 0
     308:  00:0B1C                    ~             inst    op1,op2,op3,op4,tail
     308:  00:0B1C                    ~ .@areg      :=      0
     308:  00:0B1C                    ~             else
     308:  00:0B1C                    ~             db      op1,op2,op3,op4,0
     308:  00:0B1C                    ~ .@areg      :=      .@areg | a
     308:  00:0B1C                    ~             endif
     308:  00:0B1C                    ~ 
     308:  00:0B1C                    ~             else
     308:  00:0B1C  00 00 00 00       >             db      op1,op2,op3,op4
     308:  00:0B20                    >             endif
     308:  00:0B20                    > 
     308:  00:0B20  FF                >             db      f
     308:  00:0B21                    > 
     308:  00:0B21                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     308:  00:0B21                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     308:  00:0B21                    ~             else
     308:  00:0B21  28                >             db      a
     308:  00:0B22                    >             endif
     308:  00:0B22                    > 
     308:  00:0B22                    >             dw      bc,de,hl,ix,iy
     308:  00:0B22  00 00 00 00 00 00 00 00 00 00 
     308:  00:0B2C  00 00             >             dw      mem
     308:  00:0B2E  00 00             >             dw      sp
     308:  00:0B30                    > 
     308:  00:0B30  (00:0005)         > .@veccount := .@veccount+1
     308:  00:0B30                    > 
     309:  00:0B30                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xd7,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     309:  00:0B30                    > 
     309:  00:0B30                    >             if      postccf
     309:  00:0B30                    ~ 
     309:  00:0B30                    ~             if      ( .@veccount % 3 ) == 0
     309:  00:0B30                    ~             inst    op1,op2,op3,op4,tail
     309:  00:0B30                    ~ .@areg      :=      0
     309:  00:0B30                    ~             else
     309:  00:0B30                    ~             db      op1,op2,op3,op4,0
     309:  00:0B30                    ~ .@areg      :=      .@areg | a
     309:  00:0B30                    ~             endif
     309:  00:0B30                    ~ 
     309:  00:0B30                    ~             else
     309:  00:0B30  00 00 00 00       >             db      op1,op2,op3,op4
     309:  00:0B34                    >             endif
     309:  00:0B34                    > 
     309:  00:0B34  00                >             db      f
     309:  00:0B35                    > 
     309:  00:0B35                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     309:  00:0B35                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     309:  00:0B35                    ~             else
     309:  00:0B35  D7                >             db      a
     309:  00:0B36                    >             endif
     309:  00:0B36                    > 
     309:  00:0B36                    >             dw      bc,de,hl,ix,iy
     309:  00:0B36  00 00 00 00 00 00 00 00 00 00 
     309:  00:0B40  00 00             >             dw      mem
     309:  00:0B42  00 00             >             dw      sp
     309:  00:0B44                    > 
     309:  00:0B44  (00:0006)         > .@veccount := .@veccount+1
     309:  00:0B44                    > 
     310:  00:0B44                                  crcs    allflags,0x3ec05634,all,0xd841bd8a,docflags,0xafbf608b,doc,0x2efb018b,ccf,0xe0d3c7bf,mptr,0x4fc0a073
     310:  00:0B44                    >             if      postccf
     310:  00:0B44                    ~             ddbe    ccf
     310:  00:0B44                    ~             elseif  memptr
     310:  00:0B44                    ~             ddbe    mptr
     310:  00:0B44                    ~             else
     310:  00:0B44                    >             if      maskflags
     310:  00:0B44                    >             if      onlyflags
     310:  00:0B44                    ~             ddbe    docflags
     310:  00:0B44                    ~             else
     310:  00:0B44                    >             ddbe    doc
     310:  00:0B44  2E                >             db      (n>>24)&0xff
     310:  00:0B45  FB                >             db      (n>>16)&0xff
     310:  00:0B46  01                >             db      (n>>8)&0xff
     310:  00:0B47  8B                >             db      n&0xff
     310:  00:0B48                    >             endif
     310:  00:0B48                    >             else
     310:  00:0B48                    ~             if      onlyflags
     310:  00:0B48                    ~             ddbe    allflags
     310:  00:0B48                    ~             else
     310:  00:0B48                    ~             ddbe    all
     310:  00:0B48                    ~             endif
     310:  00:0B48                    ~             endif
     310:  00:0B48                    >             endif
     311:  00:0B48                                  name    "SCF"
     311:  00:0B48  53 43 46 00       >             dz      n
     312:  00:0B4C                      
     313:  00:0B4C                      .ccf        flags   s,1,z,1,f5,0,hc,0,f3,0,pv,1,n,1,c,1
     313:  00:0B4C                    >             if      maskflags
     313:  00:0B4C                    >             db8     s,z,f5,hc,f3,pv,n,c
     313:  00:0B4C  C7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     313:  00:0B4D                    >             else
     313:  00:0B4D                    ~             db      0xff
     313:  00:0B4D                    ~             endif
     314:  00:0B4D                                  vec     0x3f,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     314:  00:0B4D                    > 
     314:  00:0B4D                    >             if      postccf
     314:  00:0B4D                    ~ 
     314:  00:0B4D                    ~             if      ( .@veccount % 3 ) == 0
     314:  00:0B4D                    ~             inst    op1,op2,op3,op4,tail
     314:  00:0B4D                    ~ .@areg      :=      0
     314:  00:0B4D                    ~             else
     314:  00:0B4D                    ~             db      op1,op2,op3,op4,0
     314:  00:0B4D                    ~ .@areg      :=      .@areg | a
     314:  00:0B4D                    ~             endif
     314:  00:0B4D                    ~ 
     314:  00:0B4D                    ~             else
     314:  00:0B4D  3F 00 00 00       >             db      op1,op2,op3,op4
     314:  00:0B51                    >             endif
     314:  00:0B51                    > 
     314:  00:0B51  FF                >             db      f
     314:  00:0B52                    > 
     314:  00:0B52                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     314:  00:0B52                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     314:  00:0B52                    ~             else
     314:  00:0B52  AA                >             db      a
     314:  00:0B53                    >             endif
     314:  00:0B53                    > 
     314:  00:0B53                    >             dw      bc,de,hl,ix,iy
     314:  00:0B53  CC BB EE DD 11 44 88 DD 77 FD 
     314:  00:0B5D  34 12             >             dw      mem
     314:  00:0B5F  00 C0             >             dw      sp
     314:  00:0B61                    > 
     314:  00:0B61  (00:0007)         > .@veccount := .@veccount+1
     314:  00:0B61                    > 
     315:  00:0B61                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x28,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     315:  00:0B61                    > 
     315:  00:0B61                    >             if      postccf
     315:  00:0B61                    ~ 
     315:  00:0B61                    ~             if      ( .@veccount % 3 ) == 0
     315:  00:0B61                    ~             inst    op1,op2,op3,op4,tail
     315:  00:0B61                    ~ .@areg      :=      0
     315:  00:0B61                    ~             else
     315:  00:0B61                    ~             db      op1,op2,op3,op4,0
     315:  00:0B61                    ~ .@areg      :=      .@areg | a
     315:  00:0B61                    ~             endif
     315:  00:0B61                    ~ 
     315:  00:0B61                    ~             else
     315:  00:0B61  00 00 00 00       >             db      op1,op2,op3,op4
     315:  00:0B65                    >             endif
     315:  00:0B65                    > 
     315:  00:0B65  FF                >             db      f
     315:  00:0B66                    > 
     315:  00:0B66                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     315:  00:0B66                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     315:  00:0B66                    ~             else
     315:  00:0B66  28                >             db      a
     315:  00:0B67                    >             endif
     315:  00:0B67                    > 
     315:  00:0B67                    >             dw      bc,de,hl,ix,iy
     315:  00:0B67  00 00 00 00 00 00 00 00 00 00 
     315:  00:0B71  00 00             >             dw      mem
     315:  00:0B73  00 00             >             dw      sp
     315:  00:0B75                    > 
     315:  00:0B75  (00:0008)         > .@veccount := .@veccount+1
     315:  00:0B75                    > 
     316:  00:0B75                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xd7,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     316:  00:0B75                    > 
     316:  00:0B75                    >             if      postccf
     316:  00:0B75                    ~ 
     316:  00:0B75                    ~             if      ( .@veccount % 3 ) == 0
     316:  00:0B75                    ~             inst    op1,op2,op3,op4,tail
     316:  00:0B75                    ~ .@areg      :=      0
     316:  00:0B75                    ~             else
     316:  00:0B75                    ~             db      op1,op2,op3,op4,0
     316:  00:0B75                    ~ .@areg      :=      .@areg | a
     316:  00:0B75                    ~             endif
     316:  00:0B75                    ~ 
     316:  00:0B75                    ~             else
     316:  00:0B75  00 00 00 00       >             db      op1,op2,op3,op4
     316:  00:0B79                    >             endif
     316:  00:0B79                    > 
     316:  00:0B79  00                >             db      f
     316:  00:0B7A                    > 
     316:  00:0B7A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     316:  00:0B7A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     316:  00:0B7A                    ~             else
     316:  00:0B7A  D7                >             db      a
     316:  00:0B7B                    >             endif
     316:  00:0B7B                    > 
     316:  00:0B7B                    >             dw      bc,de,hl,ix,iy
     316:  00:0B7B  00 00 00 00 00 00 00 00 00 00 
     316:  00:0B85  00 00             >             dw      mem
     316:  00:0B87  00 00             >             dw      sp
     316:  00:0B89                    > 
     316:  00:0B89  (00:0009)         > .@veccount := .@veccount+1
     316:  00:0B89                    > 
     317:  00:0B89                                  crcs    allflags,0x5b2237ae,all,0x3fbb71dc,docflags,0x27b2462c,doc,0x96bd3c82,ccf,0x8531a625,mptr,0xc7cd86d4
     317:  00:0B89                    >             if      postccf
     317:  00:0B89                    ~             ddbe    ccf
     317:  00:0B89                    ~             elseif  memptr
     317:  00:0B89                    ~             ddbe    mptr
     317:  00:0B89                    ~             else
     317:  00:0B89                    >             if      maskflags
     317:  00:0B89                    >             if      onlyflags
     317:  00:0B89                    ~             ddbe    docflags
     317:  00:0B89                    ~             else
     317:  00:0B89                    >             ddbe    doc
     317:  00:0B89  96                >             db      (n>>24)&0xff
     317:  00:0B8A  BD                >             db      (n>>16)&0xff
     317:  00:0B8B  3C                >             db      (n>>8)&0xff
     317:  00:0B8C  82                >             db      n&0xff
     317:  00:0B8D                    >             endif
     317:  00:0B8D                    >             else
     317:  00:0B8D                    ~             if      onlyflags
     317:  00:0B8D                    ~             ddbe    allflags
     317:  00:0B8D                    ~             else
     317:  00:0B8D                    ~             ddbe    all
     317:  00:0B8D                    ~             endif
     317:  00:0B8D                    ~             endif
     317:  00:0B8D                    >             endif
     318:  00:0B8D                                  name    "CCF"
     318:  00:0B8D  43 43 46 00       >             dz      n
     319:  00:0B91                      
     320:  00:0B91                      .scf_nec    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     320:  00:0B91                    >             if      maskflags
     320:  00:0B91                    >             db8     s,z,f5,hc,f3,pv,n,c
     320:  00:0B91  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     320:  00:0B92                    >             else
     320:  00:0B92                    ~             db      0xff
     320:  00:0B92                    ~             endif
     321:  00:0B92                                  vec     0x37,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     321:  00:0B92                    > 
     321:  00:0B92                    >             if      postccf
     321:  00:0B92                    ~ 
     321:  00:0B92                    ~             if      ( .@veccount % 3 ) == 0
     321:  00:0B92                    ~             inst    op1,op2,op3,op4,tail
     321:  00:0B92                    ~ .@areg      :=      0
     321:  00:0B92                    ~             else
     321:  00:0B92                    ~             db      op1,op2,op3,op4,0
     321:  00:0B92                    ~ .@areg      :=      .@areg | a
     321:  00:0B92                    ~             endif
     321:  00:0B92                    ~ 
     321:  00:0B92                    ~             else
     321:  00:0B92  37 00 00 00       >             db      op1,op2,op3,op4
     321:  00:0B96                    >             endif
     321:  00:0B96                    > 
     321:  00:0B96  FF                >             db      f
     321:  00:0B97                    > 
     321:  00:0B97                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     321:  00:0B97                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     321:  00:0B97                    ~             else
     321:  00:0B97  AA                >             db      a
     321:  00:0B98                    >             endif
     321:  00:0B98                    > 
     321:  00:0B98                    >             dw      bc,de,hl,ix,iy
     321:  00:0B98  CC BB EE DD 11 44 88 DD 77 FD 
     321:  00:0BA2  34 12             >             dw      mem
     321:  00:0BA4  00 C0             >             dw      sp
     321:  00:0BA6                    > 
     321:  00:0BA6  (00:000A)         > .@veccount := .@veccount+1
     321:  00:0BA6                    > 
     322:  00:0BA6                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x28,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     322:  00:0BA6                    > 
     322:  00:0BA6                    >             if      postccf
     322:  00:0BA6                    ~ 
     322:  00:0BA6                    ~             if      ( .@veccount % 3 ) == 0
     322:  00:0BA6                    ~             inst    op1,op2,op3,op4,tail
     322:  00:0BA6                    ~ .@areg      :=      0
     322:  00:0BA6                    ~             else
     322:  00:0BA6                    ~             db      op1,op2,op3,op4,0
     322:  00:0BA6                    ~ .@areg      :=      .@areg | a
     322:  00:0BA6                    ~             endif
     322:  00:0BA6                    ~ 
     322:  00:0BA6                    ~             else
     322:  00:0BA6  00 00 00 00       >             db      op1,op2,op3,op4
     322:  00:0BAA                    >             endif
     322:  00:0BAA                    > 
     322:  00:0BAA  FF                >             db      f
     322:  00:0BAB                    > 
     322:  00:0BAB                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     322:  00:0BAB                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     322:  00:0BAB                    ~             else
     322:  00:0BAB  28                >             db      a
     322:  00:0BAC                    >             endif
     322:  00:0BAC                    > 
     322:  00:0BAC                    >             dw      bc,de,hl,ix,iy
     322:  00:0BAC  00 00 00 00 00 00 00 00 00 00 
     322:  00:0BB6  00 00             >             dw      mem
     322:  00:0BB8  00 00             >             dw      sp
     322:  00:0BBA                    > 
     322:  00:0BBA  (00:000B)         > .@veccount := .@veccount+1
     322:  00:0BBA                    > 
     323:  00:0BBA                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xd7,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     323:  00:0BBA                    > 
     323:  00:0BBA                    >             if      postccf
     323:  00:0BBA                    ~ 
     323:  00:0BBA                    ~             if      ( .@veccount % 3 ) == 0
     323:  00:0BBA                    ~             inst    op1,op2,op3,op4,tail
     323:  00:0BBA                    ~ .@areg      :=      0
     323:  00:0BBA                    ~             else
     323:  00:0BBA                    ~             db      op1,op2,op3,op4,0
     323:  00:0BBA                    ~ .@areg      :=      .@areg | a
     323:  00:0BBA                    ~             endif
     323:  00:0BBA                    ~ 
     323:  00:0BBA                    ~             else
     323:  00:0BBA  00 00 00 00       >             db      op1,op2,op3,op4
     323:  00:0BBE                    >             endif
     323:  00:0BBE                    > 
     323:  00:0BBE  00                >             db      f
     323:  00:0BBF                    > 
     323:  00:0BBF                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     323:  00:0BBF                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     323:  00:0BBF                    ~             else
     323:  00:0BBF  D7                >             db      a
     323:  00:0BC0                    >             endif
     323:  00:0BC0                    > 
     323:  00:0BC0                    >             dw      bc,de,hl,ix,iy
     323:  00:0BC0  00 00 00 00 00 00 00 00 00 00 
     323:  00:0BCA  00 00             >             dw      mem
     323:  00:0BCC  00 00             >             dw      sp
     323:  00:0BCE                    > 
     323:  00:0BCE  (00:000C)         > .@veccount := .@veccount+1
     323:  00:0BCE                    > 
     324:  00:0BCE                                  crcs    allflags,0x958e3e1e,all,0x45fc79b5,docflags,0xafbf608b,doc,0x2efb018b,ccf,0xe0d3c7bf,mptr,0x4fc0a073
     324:  00:0BCE                    >             if      postccf
     324:  00:0BCE                    ~             ddbe    ccf
     324:  00:0BCE                    ~             elseif  memptr
     324:  00:0BCE                    ~             ddbe    mptr
     324:  00:0BCE                    ~             else
     324:  00:0BCE                    >             if      maskflags
     324:  00:0BCE                    >             if      onlyflags
     324:  00:0BCE                    ~             ddbe    docflags
     324:  00:0BCE                    ~             else
     324:  00:0BCE                    >             ddbe    doc
     324:  00:0BCE  2E                >             db      (n>>24)&0xff
     324:  00:0BCF  FB                >             db      (n>>16)&0xff
     324:  00:0BD0  01                >             db      (n>>8)&0xff
     324:  00:0BD1  8B                >             db      n&0xff
     324:  00:0BD2                    >             endif
     324:  00:0BD2                    >             else
     324:  00:0BD2                    ~             if      onlyflags
     324:  00:0BD2                    ~             ddbe    allflags
     324:  00:0BD2                    ~             else
     324:  00:0BD2                    ~             ddbe    all
     324:  00:0BD2                    ~             endif
     324:  00:0BD2                    ~             endif
     324:  00:0BD2                    >             endif
     325:  00:0BD2                                  name    "SCF (NEC)"
     325:  00:0BD2                    >             dz      n
     325:  00:0BD2  53 43 46 20 28 4E 45 43 29 00 
     326:  00:0BDC  00                              db      failcheck
     327:  00:0BDD                      
     328:  00:0BDD                      .ccf_nec    flags   s,1,z,1,f5,0,hc,0,f3,0,pv,1,n,1,c,1
     328:  00:0BDD                    >             if      maskflags
     328:  00:0BDD                    >             db8     s,z,f5,hc,f3,pv,n,c
     328:  00:0BDD  C7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     328:  00:0BDE                    >             else
     328:  00:0BDE                    ~             db      0xff
     328:  00:0BDE                    ~             endif
     329:  00:0BDE                                  vec     0x3f,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     329:  00:0BDE                    > 
     329:  00:0BDE                    >             if      postccf
     329:  00:0BDE                    ~ 
     329:  00:0BDE                    ~             if      ( .@veccount % 3 ) == 0
     329:  00:0BDE                    ~             inst    op1,op2,op3,op4,tail
     329:  00:0BDE                    ~ .@areg      :=      0
     329:  00:0BDE                    ~             else
     329:  00:0BDE                    ~             db      op1,op2,op3,op4,0
     329:  00:0BDE                    ~ .@areg      :=      .@areg | a
     329:  00:0BDE                    ~             endif
     329:  00:0BDE                    ~ 
     329:  00:0BDE                    ~             else
     329:  00:0BDE  3F 00 00 00       >             db      op1,op2,op3,op4
     329:  00:0BE2                    >             endif
     329:  00:0BE2                    > 
     329:  00:0BE2  FF                >             db      f
     329:  00:0BE3                    > 
     329:  00:0BE3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     329:  00:0BE3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     329:  00:0BE3                    ~             else
     329:  00:0BE3  AA                >             db      a
     329:  00:0BE4                    >             endif
     329:  00:0BE4                    > 
     329:  00:0BE4                    >             dw      bc,de,hl,ix,iy
     329:  00:0BE4  CC BB EE DD 11 44 88 DD 77 FD 
     329:  00:0BEE  34 12             >             dw      mem
     329:  00:0BF0  00 C0             >             dw      sp
     329:  00:0BF2                    > 
     329:  00:0BF2  (00:000D)         > .@veccount := .@veccount+1
     329:  00:0BF2                    > 
     330:  00:0BF2                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x28,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     330:  00:0BF2                    > 
     330:  00:0BF2                    >             if      postccf
     330:  00:0BF2                    ~ 
     330:  00:0BF2                    ~             if      ( .@veccount % 3 ) == 0
     330:  00:0BF2                    ~             inst    op1,op2,op3,op4,tail
     330:  00:0BF2                    ~ .@areg      :=      0
     330:  00:0BF2                    ~             else
     330:  00:0BF2                    ~             db      op1,op2,op3,op4,0
     330:  00:0BF2                    ~ .@areg      :=      .@areg | a
     330:  00:0BF2                    ~             endif
     330:  00:0BF2                    ~ 
     330:  00:0BF2                    ~             else
     330:  00:0BF2  00 00 00 00       >             db      op1,op2,op3,op4
     330:  00:0BF6                    >             endif
     330:  00:0BF6                    > 
     330:  00:0BF6  FF                >             db      f
     330:  00:0BF7                    > 
     330:  00:0BF7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     330:  00:0BF7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     330:  00:0BF7                    ~             else
     330:  00:0BF7  28                >             db      a
     330:  00:0BF8                    >             endif
     330:  00:0BF8                    > 
     330:  00:0BF8                    >             dw      bc,de,hl,ix,iy
     330:  00:0BF8  00 00 00 00 00 00 00 00 00 00 
     330:  00:0C02  00 00             >             dw      mem
     330:  00:0C04  00 00             >             dw      sp
     330:  00:0C06                    > 
     330:  00:0C06  (00:000E)         > .@veccount := .@veccount+1
     330:  00:0C06                    > 
     331:  00:0C06                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xd7,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     331:  00:0C06                    > 
     331:  00:0C06                    >             if      postccf
     331:  00:0C06                    ~ 
     331:  00:0C06                    ~             if      ( .@veccount % 3 ) == 0
     331:  00:0C06                    ~             inst    op1,op2,op3,op4,tail
     331:  00:0C06                    ~ .@areg      :=      0
     331:  00:0C06                    ~             else
     331:  00:0C06                    ~             db      op1,op2,op3,op4,0
     331:  00:0C06                    ~ .@areg      :=      .@areg | a
     331:  00:0C06                    ~             endif
     331:  00:0C06                    ~ 
     331:  00:0C06                    ~             else
     331:  00:0C06  00 00 00 00       >             db      op1,op2,op3,op4
     331:  00:0C0A                    >             endif
     331:  00:0C0A                    > 
     331:  00:0C0A  00                >             db      f
     331:  00:0C0B                    > 
     331:  00:0C0B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     331:  00:0C0B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     331:  00:0C0B                    ~             else
     331:  00:0C0B  D7                >             db      a
     331:  00:0C0C                    >             endif
     331:  00:0C0C                    > 
     331:  00:0C0C                    >             dw      bc,de,hl,ix,iy
     331:  00:0C0C  00 00 00 00 00 00 00 00 00 00 
     331:  00:0C16  00 00             >             dw      mem
     331:  00:0C18  00 00             >             dw      sp
     331:  00:0C1A                    > 
     331:  00:0C1A  (00:000F)         > .@veccount := .@veccount+1
     331:  00:0C1A                    > 
     332:  00:0C1A                                  crcs    allflags,0xf06c5f84,all,0xa206b5e3,docflags,0x27b2462c,doc,0x96bd3c82,ccf,0x8531a625,mptr,0xc7cd86d4
     332:  00:0C1A                    >             if      postccf
     332:  00:0C1A                    ~             ddbe    ccf
     332:  00:0C1A                    ~             elseif  memptr
     332:  00:0C1A                    ~             ddbe    mptr
     332:  00:0C1A                    ~             else
     332:  00:0C1A                    >             if      maskflags
     332:  00:0C1A                    >             if      onlyflags
     332:  00:0C1A                    ~             ddbe    docflags
     332:  00:0C1A                    ~             else
     332:  00:0C1A                    >             ddbe    doc
     332:  00:0C1A  96                >             db      (n>>24)&0xff
     332:  00:0C1B  BD                >             db      (n>>16)&0xff
     332:  00:0C1C  3C                >             db      (n>>8)&0xff
     332:  00:0C1D  82                >             db      n&0xff
     332:  00:0C1E                    >             endif
     332:  00:0C1E                    >             else
     332:  00:0C1E                    ~             if      onlyflags
     332:  00:0C1E                    ~             ddbe    allflags
     332:  00:0C1E                    ~             else
     332:  00:0C1E                    ~             ddbe    all
     332:  00:0C1E                    ~             endif
     332:  00:0C1E                    ~             endif
     332:  00:0C1E                    >             endif
     333:  00:0C1E                                  name    "CCF (NEC)"
     333:  00:0C1E                    >             dz      n
     333:  00:0C1E  43 43 46 20 28 4E 45 43 29 00 
     334:  00:0C28  00                              db      failcheck
     335:  00:0C29                      
     336:  00:0C29                      .scf_st     flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     336:  00:0C29                    >             if      maskflags
     336:  00:0C29                    >             db8     s,z,f5,hc,f3,pv,n,c
     336:  00:0C29  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     336:  00:0C2A                    >             else
     336:  00:0C2A                    ~             db      0xff
     336:  00:0C2A                    ~             endif
     337:  00:0C2A                                  vec     0x37,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     337:  00:0C2A                    > 
     337:  00:0C2A                    >             if      postccf
     337:  00:0C2A                    ~ 
     337:  00:0C2A                    ~             if      ( .@veccount % 3 ) == 0
     337:  00:0C2A                    ~             inst    op1,op2,op3,op4,tail
     337:  00:0C2A                    ~ .@areg      :=      0
     337:  00:0C2A                    ~             else
     337:  00:0C2A                    ~             db      op1,op2,op3,op4,0
     337:  00:0C2A                    ~ .@areg      :=      .@areg | a
     337:  00:0C2A                    ~             endif
     337:  00:0C2A                    ~ 
     337:  00:0C2A                    ~             else
     337:  00:0C2A  37 00 00 00       >             db      op1,op2,op3,op4
     337:  00:0C2E                    >             endif
     337:  00:0C2E                    > 
     337:  00:0C2E  FF                >             db      f
     337:  00:0C2F                    > 
     337:  00:0C2F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     337:  00:0C2F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     337:  00:0C2F                    ~             else
     337:  00:0C2F  AA                >             db      a
     337:  00:0C30                    >             endif
     337:  00:0C30                    > 
     337:  00:0C30                    >             dw      bc,de,hl,ix,iy
     337:  00:0C30  CC BB EE DD 11 44 88 DD 77 FD 
     337:  00:0C3A  34 12             >             dw      mem
     337:  00:0C3C  00 C0             >             dw      sp
     337:  00:0C3E                    > 
     337:  00:0C3E  (00:0010)         > .@veccount := .@veccount+1
     337:  00:0C3E                    > 
     338:  00:0C3E                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x28,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     338:  00:0C3E                    > 
     338:  00:0C3E                    >             if      postccf
     338:  00:0C3E                    ~ 
     338:  00:0C3E                    ~             if      ( .@veccount % 3 ) == 0
     338:  00:0C3E                    ~             inst    op1,op2,op3,op4,tail
     338:  00:0C3E                    ~ .@areg      :=      0
     338:  00:0C3E                    ~             else
     338:  00:0C3E                    ~             db      op1,op2,op3,op4,0
     338:  00:0C3E                    ~ .@areg      :=      .@areg | a
     338:  00:0C3E                    ~             endif
     338:  00:0C3E                    ~ 
     338:  00:0C3E                    ~             else
     338:  00:0C3E  00 00 00 00       >             db      op1,op2,op3,op4
     338:  00:0C42                    >             endif
     338:  00:0C42                    > 
     338:  00:0C42  FF                >             db      f
     338:  00:0C43                    > 
     338:  00:0C43                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     338:  00:0C43                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     338:  00:0C43                    ~             else
     338:  00:0C43  28                >             db      a
     338:  00:0C44                    >             endif
     338:  00:0C44                    > 
     338:  00:0C44                    >             dw      bc,de,hl,ix,iy
     338:  00:0C44  00 00 00 00 00 00 00 00 00 00 
     338:  00:0C4E  00 00             >             dw      mem
     338:  00:0C50  00 00             >             dw      sp
     338:  00:0C52                    > 
     338:  00:0C52  (00:0011)         > .@veccount := .@veccount+1
     338:  00:0C52                    > 
     339:  00:0C52                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xd7,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     339:  00:0C52                    > 
     339:  00:0C52                    >             if      postccf
     339:  00:0C52                    ~ 
     339:  00:0C52                    ~             if      ( .@veccount % 3 ) == 0
     339:  00:0C52                    ~             inst    op1,op2,op3,op4,tail
     339:  00:0C52                    ~ .@areg      :=      0
     339:  00:0C52                    ~             else
     339:  00:0C52                    ~             db      op1,op2,op3,op4,0
     339:  00:0C52                    ~ .@areg      :=      .@areg | a
     339:  00:0C52                    ~             endif
     339:  00:0C52                    ~ 
     339:  00:0C52                    ~             else
     339:  00:0C52  00 00 00 00       >             db      op1,op2,op3,op4
     339:  00:0C56                    >             endif
     339:  00:0C56                    > 
     339:  00:0C56  00                >             db      f
     339:  00:0C57                    > 
     339:  00:0C57                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     339:  00:0C57                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     339:  00:0C57                    ~             else
     339:  00:0C57  D7                >             db      a
     339:  00:0C58                    >             endif
     339:  00:0C58                    > 
     339:  00:0C58                    >             dw      bc,de,hl,ix,iy
     339:  00:0C58  00 00 00 00 00 00 00 00 00 00 
     339:  00:0C62  00 00             >             dw      mem
     339:  00:0C64  00 00             >             dw      sp
     339:  00:0C66                    > 
     339:  00:0C66  (00:0012)         > .@veccount := .@veccount+1
     339:  00:0C66                    > 
     340:  00:0C66                                  crcs    allflags,0xc62af5ee,all,0x58e950e4,docflags,0xafbf608b,doc,0x2efb018b,ccf,0xe0d3c7bf,mptr,0x4fc0a073
     340:  00:0C66                    >             if      postccf
     340:  00:0C66                    ~             ddbe    ccf
     340:  00:0C66                    ~             elseif  memptr
     340:  00:0C66                    ~             ddbe    mptr
     340:  00:0C66                    ~             else
     340:  00:0C66                    >             if      maskflags
     340:  00:0C66                    >             if      onlyflags
     340:  00:0C66                    ~             ddbe    docflags
     340:  00:0C66                    ~             else
     340:  00:0C66                    >             ddbe    doc
     340:  00:0C66  2E                >             db      (n>>24)&0xff
     340:  00:0C67  FB                >             db      (n>>16)&0xff
     340:  00:0C68  01                >             db      (n>>8)&0xff
     340:  00:0C69  8B                >             db      n&0xff
     340:  00:0C6A                    >             endif
     340:  00:0C6A                    >             else
     340:  00:0C6A                    ~             if      onlyflags
     340:  00:0C6A                    ~             ddbe    allflags
     340:  00:0C6A                    ~             else
     340:  00:0C6A                    ~             ddbe    all
     340:  00:0C6A                    ~             endif
     340:  00:0C6A                    ~             endif
     340:  00:0C6A                    >             endif
     341:  00:0C6A                                  name    "SCF (ST)"
     341:  00:0C6A                    >             dz      n
     341:  00:0C6A  53 43 46 20 28 53 54 29 00 
     342:  00:0C73  00                              db      failcheck
     343:  00:0C74                      
     344:  00:0C74                      .ccf_st     flags   s,1,z,1,f5,0,hc,0,f3,0,pv,1,n,1,c,1
     344:  00:0C74                    >             if      maskflags
     344:  00:0C74                    >             db8     s,z,f5,hc,f3,pv,n,c
     344:  00:0C74  C7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     344:  00:0C75                    >             else
     344:  00:0C75                    ~             db      0xff
     344:  00:0C75                    ~             endif
     345:  00:0C75                                  vec     0x3f,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     345:  00:0C75                    > 
     345:  00:0C75                    >             if      postccf
     345:  00:0C75                    ~ 
     345:  00:0C75                    ~             if      ( .@veccount % 3 ) == 0
     345:  00:0C75                    ~             inst    op1,op2,op3,op4,tail
     345:  00:0C75                    ~ .@areg      :=      0
     345:  00:0C75                    ~             else
     345:  00:0C75                    ~             db      op1,op2,op3,op4,0
     345:  00:0C75                    ~ .@areg      :=      .@areg | a
     345:  00:0C75                    ~             endif
     345:  00:0C75                    ~ 
     345:  00:0C75                    ~             else
     345:  00:0C75  3F 00 00 00       >             db      op1,op2,op3,op4
     345:  00:0C79                    >             endif
     345:  00:0C79                    > 
     345:  00:0C79  FF                >             db      f
     345:  00:0C7A                    > 
     345:  00:0C7A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     345:  00:0C7A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     345:  00:0C7A                    ~             else
     345:  00:0C7A  AA                >             db      a
     345:  00:0C7B                    >             endif
     345:  00:0C7B                    > 
     345:  00:0C7B                    >             dw      bc,de,hl,ix,iy
     345:  00:0C7B  CC BB EE DD 11 44 88 DD 77 FD 
     345:  00:0C85  34 12             >             dw      mem
     345:  00:0C87  00 C0             >             dw      sp
     345:  00:0C89                    > 
     345:  00:0C89  (00:0013)         > .@veccount := .@veccount+1
     345:  00:0C89                    > 
     346:  00:0C89                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x28,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     346:  00:0C89                    > 
     346:  00:0C89                    >             if      postccf
     346:  00:0C89                    ~ 
     346:  00:0C89                    ~             if      ( .@veccount % 3 ) == 0
     346:  00:0C89                    ~             inst    op1,op2,op3,op4,tail
     346:  00:0C89                    ~ .@areg      :=      0
     346:  00:0C89                    ~             else
     346:  00:0C89                    ~             db      op1,op2,op3,op4,0
     346:  00:0C89                    ~ .@areg      :=      .@areg | a
     346:  00:0C89                    ~             endif
     346:  00:0C89                    ~ 
     346:  00:0C89                    ~             else
     346:  00:0C89  00 00 00 00       >             db      op1,op2,op3,op4
     346:  00:0C8D                    >             endif
     346:  00:0C8D                    > 
     346:  00:0C8D  FF                >             db      f
     346:  00:0C8E                    > 
     346:  00:0C8E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     346:  00:0C8E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     346:  00:0C8E                    ~             else
     346:  00:0C8E  28                >             db      a
     346:  00:0C8F                    >             endif
     346:  00:0C8F                    > 
     346:  00:0C8F                    >             dw      bc,de,hl,ix,iy
     346:  00:0C8F  00 00 00 00 00 00 00 00 00 00 
     346:  00:0C99  00 00             >             dw      mem
     346:  00:0C9B  00 00             >             dw      sp
     346:  00:0C9D                    > 
     346:  00:0C9D  (00:0014)         > .@veccount := .@veccount+1
     346:  00:0C9D                    > 
     347:  00:0C9D                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xd7,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     347:  00:0C9D                    > 
     347:  00:0C9D                    >             if      postccf
     347:  00:0C9D                    ~ 
     347:  00:0C9D                    ~             if      ( .@veccount % 3 ) == 0
     347:  00:0C9D                    ~             inst    op1,op2,op3,op4,tail
     347:  00:0C9D                    ~ .@areg      :=      0
     347:  00:0C9D                    ~             else
     347:  00:0C9D                    ~             db      op1,op2,op3,op4,0
     347:  00:0C9D                    ~ .@areg      :=      .@areg | a
     347:  00:0C9D                    ~             endif
     347:  00:0C9D                    ~ 
     347:  00:0C9D                    ~             else
     347:  00:0C9D  00 00 00 00       >             db      op1,op2,op3,op4
     347:  00:0CA1                    >             endif
     347:  00:0CA1                    > 
     347:  00:0CA1  00                >             db      f
     347:  00:0CA2                    > 
     347:  00:0CA2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     347:  00:0CA2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     347:  00:0CA2                    ~             else
     347:  00:0CA2  D7                >             db      a
     347:  00:0CA3                    >             endif
     347:  00:0CA3                    > 
     347:  00:0CA3                    >             dw      bc,de,hl,ix,iy
     347:  00:0CA3  00 00 00 00 00 00 00 00 00 00 
     347:  00:0CAD  00 00             >             dw      mem
     347:  00:0CAF  00 00             >             dw      sp
     347:  00:0CB1                    > 
     347:  00:0CB1  (00:0015)         > .@veccount := .@veccount+1
     347:  00:0CB1                    > 
     348:  00:0CB1                                  crcs    allflags,0xa3c89474,all,0xbf139cb2,docflags,0x27b2462c,doc,0x96bd3c82,ccf,0x8531a625,mptr,0xc7cd86d4
     348:  00:0CB1                    >             if      postccf
     348:  00:0CB1                    ~             ddbe    ccf
     348:  00:0CB1                    ~             elseif  memptr
     348:  00:0CB1                    ~             ddbe    mptr
     348:  00:0CB1                    ~             else
     348:  00:0CB1                    >             if      maskflags
     348:  00:0CB1                    >             if      onlyflags
     348:  00:0CB1                    ~             ddbe    docflags
     348:  00:0CB1                    ~             else
     348:  00:0CB1                    >             ddbe    doc
     348:  00:0CB1  96                >             db      (n>>24)&0xff
     348:  00:0CB2  BD                >             db      (n>>16)&0xff
     348:  00:0CB3  3C                >             db      (n>>8)&0xff
     348:  00:0CB4  82                >             db      n&0xff
     348:  00:0CB5                    >             endif
     348:  00:0CB5                    >             else
     348:  00:0CB5                    ~             if      onlyflags
     348:  00:0CB5                    ~             ddbe    allflags
     348:  00:0CB5                    ~             else
     348:  00:0CB5                    ~             ddbe    all
     348:  00:0CB5                    ~             endif
     348:  00:0CB5                    ~             endif
     348:  00:0CB5                    >             endif
     349:  00:0CB5                                  name    "CCF (ST)"
     349:  00:0CB5                    >             dz      n
     349:  00:0CB5  43 43 46 20 28 53 54 29 00 
     350:  00:0CBE  00                              db      failcheck
     351:  00:0CBF                      
     352:  00:0CBF                      .scfccf     flags   s,1,z,1,f5,0,hc,0,f3,0,pv,1,n,1,c,1
     352:  00:0CBF                    >             if      maskflags
     352:  00:0CBF                    >             db8     s,z,f5,hc,f3,pv,n,c
     352:  00:0CBF  C7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     352:  00:0CC0                    >             else
     352:  00:0CC0                    ~             db      0xff
     352:  00:0CC0                    ~             endif
     353:  00:0CC0                                  vec     0x37,0x3f,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     353:  00:0CC0                    > 
     353:  00:0CC0                    >             if      postccf
     353:  00:0CC0                    ~ 
     353:  00:0CC0                    ~             if      ( .@veccount % 3 ) == 0
     353:  00:0CC0                    ~             inst    op1,op2,op3,op4,tail
     353:  00:0CC0                    ~ .@areg      :=      0
     353:  00:0CC0                    ~             else
     353:  00:0CC0                    ~             db      op1,op2,op3,op4,0
     353:  00:0CC0                    ~ .@areg      :=      .@areg | a
     353:  00:0CC0                    ~             endif
     353:  00:0CC0                    ~ 
     353:  00:0CC0                    ~             else
     353:  00:0CC0  37 3F 00 00       >             db      op1,op2,op3,op4
     353:  00:0CC4                    >             endif
     353:  00:0CC4                    > 
     353:  00:0CC4  FF                >             db      f
     353:  00:0CC5                    > 
     353:  00:0CC5                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     353:  00:0CC5                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     353:  00:0CC5                    ~             else
     353:  00:0CC5  AA                >             db      a
     353:  00:0CC6                    >             endif
     353:  00:0CC6                    > 
     353:  00:0CC6                    >             dw      bc,de,hl,ix,iy
     353:  00:0CC6  CC BB EE DD 11 44 88 DD 77 FD 
     353:  00:0CD0  34 12             >             dw      mem
     353:  00:0CD2  00 C0             >             dw      sp
     353:  00:0CD4                    > 
     353:  00:0CD4  (00:0016)         > .@veccount := .@veccount+1
     353:  00:0CD4                    > 
     354:  00:0CD4                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x28,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     354:  00:0CD4                    > 
     354:  00:0CD4                    >             if      postccf
     354:  00:0CD4                    ~ 
     354:  00:0CD4                    ~             if      ( .@veccount % 3 ) == 0
     354:  00:0CD4                    ~             inst    op1,op2,op3,op4,tail
     354:  00:0CD4                    ~ .@areg      :=      0
     354:  00:0CD4                    ~             else
     354:  00:0CD4                    ~             db      op1,op2,op3,op4,0
     354:  00:0CD4                    ~ .@areg      :=      .@areg | a
     354:  00:0CD4                    ~             endif
     354:  00:0CD4                    ~ 
     354:  00:0CD4                    ~             else
     354:  00:0CD4  00 00 00 00       >             db      op1,op2,op3,op4
     354:  00:0CD8                    >             endif
     354:  00:0CD8                    > 
     354:  00:0CD8  FF                >             db      f
     354:  00:0CD9                    > 
     354:  00:0CD9                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     354:  00:0CD9                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     354:  00:0CD9                    ~             else
     354:  00:0CD9  28                >             db      a
     354:  00:0CDA                    >             endif
     354:  00:0CDA                    > 
     354:  00:0CDA                    >             dw      bc,de,hl,ix,iy
     354:  00:0CDA  00 00 00 00 00 00 00 00 00 00 
     354:  00:0CE4  00 00             >             dw      mem
     354:  00:0CE6  00 00             >             dw      sp
     354:  00:0CE8                    > 
     354:  00:0CE8  (00:0017)         > .@veccount := .@veccount+1
     354:  00:0CE8                    > 
     355:  00:0CE8                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xd7,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     355:  00:0CE8                    > 
     355:  00:0CE8                    >             if      postccf
     355:  00:0CE8                    ~ 
     355:  00:0CE8                    ~             if      ( .@veccount % 3 ) == 0
     355:  00:0CE8                    ~             inst    op1,op2,op3,op4,tail
     355:  00:0CE8                    ~ .@areg      :=      0
     355:  00:0CE8                    ~             else
     355:  00:0CE8                    ~             db      op1,op2,op3,op4,0
     355:  00:0CE8                    ~ .@areg      :=      .@areg | a
     355:  00:0CE8                    ~             endif
     355:  00:0CE8                    ~ 
     355:  00:0CE8                    ~             else
     355:  00:0CE8  00 00 00 00       >             db      op1,op2,op3,op4
     355:  00:0CEC                    >             endif
     355:  00:0CEC                    > 
     355:  00:0CEC  00                >             db      f
     355:  00:0CED                    > 
     355:  00:0CED                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     355:  00:0CED                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     355:  00:0CED                    ~             else
     355:  00:0CED  D7                >             db      a
     355:  00:0CEE                    >             endif
     355:  00:0CEE                    > 
     355:  00:0CEE                    >             dw      bc,de,hl,ix,iy
     355:  00:0CEE  00 00 00 00 00 00 00 00 00 00 
     355:  00:0CF8  00 00             >             dw      mem
     355:  00:0CFA  00 00             >             dw      sp
     355:  00:0CFC                    > 
     355:  00:0CFC  (00:0018)         > .@veccount := .@veccount+1
     355:  00:0CFC                    > 
     356:  00:0CFC                                  crcs    allflags,0xe0d3c7bf,all,0x9086496c,docflags,0x6f887d41,doc,0x3f044693,ccf,0x958e3e1e,mptr,0x8ff7bdb9
     356:  00:0CFC                    >             if      postccf
     356:  00:0CFC                    ~             ddbe    ccf
     356:  00:0CFC                    ~             elseif  memptr
     356:  00:0CFC                    ~             ddbe    mptr
     356:  00:0CFC                    ~             else
     356:  00:0CFC                    >             if      maskflags
     356:  00:0CFC                    >             if      onlyflags
     356:  00:0CFC                    ~             ddbe    docflags
     356:  00:0CFC                    ~             else
     356:  00:0CFC                    >             ddbe    doc
     356:  00:0CFC  3F                >             db      (n>>24)&0xff
     356:  00:0CFD  04                >             db      (n>>16)&0xff
     356:  00:0CFE  46                >             db      (n>>8)&0xff
     356:  00:0CFF  93                >             db      n&0xff
     356:  00:0D00                    >             endif
     356:  00:0D00                    >             else
     356:  00:0D00                    ~             if      onlyflags
     356:  00:0D00                    ~             ddbe    allflags
     356:  00:0D00                    ~             else
     356:  00:0D00                    ~             ddbe    all
     356:  00:0D00                    ~             endif
     356:  00:0D00                    ~             endif
     356:  00:0D00                    >             endif
     357:  00:0D00                                  name    "SCF+CCF"
     357:  00:0D00                    >             dz      n
     357:  00:0D00  53 43 46 2B 43 43 46 00 
     358:  00:0D08                      
     359:  00:0D08                      .ccfscf     flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     359:  00:0D08                    >             if      maskflags
     359:  00:0D08                    >             db8     s,z,f5,hc,f3,pv,n,c
     359:  00:0D08  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     359:  00:0D09                    >             else
     359:  00:0D09                    ~             db      0xff
     359:  00:0D09                    ~             endif
     360:  00:0D09                                  vec     0x3f,0x37,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     360:  00:0D09                    > 
     360:  00:0D09                    >             if      postccf
     360:  00:0D09                    ~ 
     360:  00:0D09                    ~             if      ( .@veccount % 3 ) == 0
     360:  00:0D09                    ~             inst    op1,op2,op3,op4,tail
     360:  00:0D09                    ~ .@areg      :=      0
     360:  00:0D09                    ~             else
     360:  00:0D09                    ~             db      op1,op2,op3,op4,0
     360:  00:0D09                    ~ .@areg      :=      .@areg | a
     360:  00:0D09                    ~             endif
     360:  00:0D09                    ~ 
     360:  00:0D09                    ~             else
     360:  00:0D09  3F 37 00 00       >             db      op1,op2,op3,op4
     360:  00:0D0D                    >             endif
     360:  00:0D0D                    > 
     360:  00:0D0D  FF                >             db      f
     360:  00:0D0E                    > 
     360:  00:0D0E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     360:  00:0D0E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     360:  00:0D0E                    ~             else
     360:  00:0D0E  AA                >             db      a
     360:  00:0D0F                    >             endif
     360:  00:0D0F                    > 
     360:  00:0D0F                    >             dw      bc,de,hl,ix,iy
     360:  00:0D0F  CC BB EE DD 11 44 88 DD 77 FD 
     360:  00:0D19  34 12             >             dw      mem
     360:  00:0D1B  00 C0             >             dw      sp
     360:  00:0D1D                    > 
     360:  00:0D1D  (00:0019)         > .@veccount := .@veccount+1
     360:  00:0D1D                    > 
     361:  00:0D1D                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x28,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     361:  00:0D1D                    > 
     361:  00:0D1D                    >             if      postccf
     361:  00:0D1D                    ~ 
     361:  00:0D1D                    ~             if      ( .@veccount % 3 ) == 0
     361:  00:0D1D                    ~             inst    op1,op2,op3,op4,tail
     361:  00:0D1D                    ~ .@areg      :=      0
     361:  00:0D1D                    ~             else
     361:  00:0D1D                    ~             db      op1,op2,op3,op4,0
     361:  00:0D1D                    ~ .@areg      :=      .@areg | a
     361:  00:0D1D                    ~             endif
     361:  00:0D1D                    ~ 
     361:  00:0D1D                    ~             else
     361:  00:0D1D  00 00 00 00       >             db      op1,op2,op3,op4
     361:  00:0D21                    >             endif
     361:  00:0D21                    > 
     361:  00:0D21  FF                >             db      f
     361:  00:0D22                    > 
     361:  00:0D22                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     361:  00:0D22                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     361:  00:0D22                    ~             else
     361:  00:0D22  28                >             db      a
     361:  00:0D23                    >             endif
     361:  00:0D23                    > 
     361:  00:0D23                    >             dw      bc,de,hl,ix,iy
     361:  00:0D23  00 00 00 00 00 00 00 00 00 00 
     361:  00:0D2D  00 00             >             dw      mem
     361:  00:0D2F  00 00             >             dw      sp
     361:  00:0D31                    > 
     361:  00:0D31  (00:001A)         > .@veccount := .@veccount+1
     361:  00:0D31                    > 
     362:  00:0D31                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xd7,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     362:  00:0D31                    > 
     362:  00:0D31                    >             if      postccf
     362:  00:0D31                    ~ 
     362:  00:0D31                    ~             if      ( .@veccount % 3 ) == 0
     362:  00:0D31                    ~             inst    op1,op2,op3,op4,tail
     362:  00:0D31                    ~ .@areg      :=      0
     362:  00:0D31                    ~             else
     362:  00:0D31                    ~             db      op1,op2,op3,op4,0
     362:  00:0D31                    ~ .@areg      :=      .@areg | a
     362:  00:0D31                    ~             endif
     362:  00:0D31                    ~ 
     362:  00:0D31                    ~             else
     362:  00:0D31  00 00 00 00       >             db      op1,op2,op3,op4
     362:  00:0D35                    >             endif
     362:  00:0D35                    > 
     362:  00:0D35  00                >             db      f
     362:  00:0D36                    > 
     362:  00:0D36                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     362:  00:0D36                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     362:  00:0D36                    ~             else
     362:  00:0D36  D7                >             db      a
     362:  00:0D37                    >             endif
     362:  00:0D37                    > 
     362:  00:0D37                    >             dw      bc,de,hl,ix,iy
     362:  00:0D37  00 00 00 00 00 00 00 00 00 00 
     362:  00:0D41  00 00             >             dw      mem
     362:  00:0D43  00 00             >             dw      sp
     362:  00:0D45                    > 
     362:  00:0D45  (00:001B)         > .@veccount := .@veccount+1
     362:  00:0D45                    > 
     363:  00:0D45                                  crcs    allflags,0x958e3e1e,all,0x45fc79b5,docflags,0xafbf608b,doc,0x2efb018b,ccf,0xe0d3c7bf,mptr,0x4fc0a073
     363:  00:0D45                    >             if      postccf
     363:  00:0D45                    ~             ddbe    ccf
     363:  00:0D45                    ~             elseif  memptr
     363:  00:0D45                    ~             ddbe    mptr
     363:  00:0D45                    ~             else
     363:  00:0D45                    >             if      maskflags
     363:  00:0D45                    >             if      onlyflags
     363:  00:0D45                    ~             ddbe    docflags
     363:  00:0D45                    ~             else
     363:  00:0D45                    >             ddbe    doc
     363:  00:0D45  2E                >             db      (n>>24)&0xff
     363:  00:0D46  FB                >             db      (n>>16)&0xff
     363:  00:0D47  01                >             db      (n>>8)&0xff
     363:  00:0D48  8B                >             db      n&0xff
     363:  00:0D49                    >             endif
     363:  00:0D49                    >             else
     363:  00:0D49                    ~             if      onlyflags
     363:  00:0D49                    ~             ddbe    allflags
     363:  00:0D49                    ~             else
     363:  00:0D49                    ~             ddbe    all
     363:  00:0D49                    ~             endif
     363:  00:0D49                    ~             endif
     363:  00:0D49                    >             endif
     364:  00:0D49                                  name    "CCF+SCF"
     364:  00:0D49                    >             dz      n
     364:  00:0D49  43 43 46 2B 53 43 46 00 
     365:  00:0D51                      
     366:  00:0D51                                  ; 8 bit arithmetics.
     367:  00:0D51                      
     368:  00:0D51                      .daa        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     368:  00:0D51                    >             if      maskflags
     368:  00:0D51                    >             db8     s,z,f5,hc,f3,pv,n,c
     368:  00:0D51  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     368:  00:0D52                    >             else
     368:  00:0D52                    ~             db      0xff
     368:  00:0D52                    ~             endif
     369:  00:0D52                                  vec     0x27,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     369:  00:0D52                    > 
     369:  00:0D52                    >             if      postccf
     369:  00:0D52                    ~ 
     369:  00:0D52                    ~             if      ( .@veccount % 3 ) == 0
     369:  00:0D52                    ~             inst    op1,op2,op3,op4,tail
     369:  00:0D52                    ~ .@areg      :=      0
     369:  00:0D52                    ~             else
     369:  00:0D52                    ~             db      op1,op2,op3,op4,0
     369:  00:0D52                    ~ .@areg      :=      .@areg | a
     369:  00:0D52                    ~             endif
     369:  00:0D52                    ~ 
     369:  00:0D52                    ~             else
     369:  00:0D52  27 00 00 00       >             db      op1,op2,op3,op4
     369:  00:0D56                    >             endif
     369:  00:0D56                    > 
     369:  00:0D56  FF                >             db      f
     369:  00:0D57                    > 
     369:  00:0D57                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     369:  00:0D57                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     369:  00:0D57                    ~             else
     369:  00:0D57  AA                >             db      a
     369:  00:0D58                    >             endif
     369:  00:0D58                    > 
     369:  00:0D58                    >             dw      bc,de,hl,ix,iy
     369:  00:0D58  CC BB EE DD 11 44 88 DD 77 FD 
     369:  00:0D62  34 12             >             dw      mem
     369:  00:0D64  00 C0             >             dw      sp
     369:  00:0D66                    > 
     369:  00:0D66  (00:001C)         > .@veccount := .@veccount+1
     369:  00:0D66                    > 
     370:  00:0D66                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x13,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     370:  00:0D66                    > 
     370:  00:0D66                    >             if      postccf
     370:  00:0D66                    ~ 
     370:  00:0D66                    ~             if      ( .@veccount % 3 ) == 0
     370:  00:0D66                    ~             inst    op1,op2,op3,op4,tail
     370:  00:0D66                    ~ .@areg      :=      0
     370:  00:0D66                    ~             else
     370:  00:0D66                    ~             db      op1,op2,op3,op4,0
     370:  00:0D66                    ~ .@areg      :=      .@areg | a
     370:  00:0D66                    ~             endif
     370:  00:0D66                    ~ 
     370:  00:0D66                    ~             else
     370:  00:0D66  00 00 00 00       >             db      op1,op2,op3,op4
     370:  00:0D6A                    >             endif
     370:  00:0D6A                    > 
     370:  00:0D6A  13                >             db      f
     370:  00:0D6B                    > 
     370:  00:0D6B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     370:  00:0D6B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     370:  00:0D6B                    ~             else
     370:  00:0D6B  FF                >             db      a
     370:  00:0D6C                    >             endif
     370:  00:0D6C                    > 
     370:  00:0D6C                    >             dw      bc,de,hl,ix,iy
     370:  00:0D6C  00 00 00 00 00 00 00 00 00 00 
     370:  00:0D76  00 00             >             dw      mem
     370:  00:0D78  00 00             >             dw      sp
     370:  00:0D7A                    > 
     370:  00:0D7A  (00:001D)         > .@veccount := .@veccount+1
     370:  00:0D7A                    > 
     371:  00:0D7A                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xec,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     371:  00:0D7A                    > 
     371:  00:0D7A                    >             if      postccf
     371:  00:0D7A                    ~ 
     371:  00:0D7A                    ~             if      ( .@veccount % 3 ) == 0
     371:  00:0D7A                    ~             inst    op1,op2,op3,op4,tail
     371:  00:0D7A                    ~ .@areg      :=      0
     371:  00:0D7A                    ~             else
     371:  00:0D7A                    ~             db      op1,op2,op3,op4,0
     371:  00:0D7A                    ~ .@areg      :=      .@areg | a
     371:  00:0D7A                    ~             endif
     371:  00:0D7A                    ~ 
     371:  00:0D7A                    ~             else
     371:  00:0D7A  00 00 00 00       >             db      op1,op2,op3,op4
     371:  00:0D7E                    >             endif
     371:  00:0D7E                    > 
     371:  00:0D7E  EC                >             db      f
     371:  00:0D7F                    > 
     371:  00:0D7F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     371:  00:0D7F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     371:  00:0D7F                    ~             else
     371:  00:0D7F  00                >             db      a
     371:  00:0D80                    >             endif
     371:  00:0D80                    > 
     371:  00:0D80                    >             dw      bc,de,hl,ix,iy
     371:  00:0D80  00 00 00 00 00 00 00 00 00 00 
     371:  00:0D8A  00 00             >             dw      mem
     371:  00:0D8C  00 00             >             dw      sp
     371:  00:0D8E                    > 
     371:  00:0D8E  (00:001E)         > .@veccount := .@veccount+1
     371:  00:0D8E                    > 
     372:  00:0D8E                                  crcs    allflags,0x4fa2a2d3,all,0xe994c6c4,docflags,0x39bd9b50,doc,0xce050987,ccf,0xf664ae86,mptr,0xb43e3905
     372:  00:0D8E                    >             if      postccf
     372:  00:0D8E                    ~             ddbe    ccf
     372:  00:0D8E                    ~             elseif  memptr
     372:  00:0D8E                    ~             ddbe    mptr
     372:  00:0D8E                    ~             else
     372:  00:0D8E                    >             if      maskflags
     372:  00:0D8E                    >             if      onlyflags
     372:  00:0D8E                    ~             ddbe    docflags
     372:  00:0D8E                    ~             else
     372:  00:0D8E                    >             ddbe    doc
     372:  00:0D8E  CE                >             db      (n>>24)&0xff
     372:  00:0D8F  05                >             db      (n>>16)&0xff
     372:  00:0D90  09                >             db      (n>>8)&0xff
     372:  00:0D91  87                >             db      n&0xff
     372:  00:0D92                    >             endif
     372:  00:0D92                    >             else
     372:  00:0D92                    ~             if      onlyflags
     372:  00:0D92                    ~             ddbe    allflags
     372:  00:0D92                    ~             else
     372:  00:0D92                    ~             ddbe    all
     372:  00:0D92                    ~             endif
     372:  00:0D92                    ~             endif
     372:  00:0D92                    >             endif
     373:  00:0D92                                  name    "DAA"
     373:  00:0D92  44 41 41 00       >             dz      n
     374:  00:0D96                      
     375:  00:0D96                      .cpl        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     375:  00:0D96                    >             if      maskflags
     375:  00:0D96                    >             db8     s,z,f5,hc,f3,pv,n,c
     375:  00:0D96  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     375:  00:0D97                    >             else
     375:  00:0D97                    ~             db      0xff
     375:  00:0D97                    ~             endif
     376:  00:0D97                                  vec     0x2f,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     376:  00:0D97                    > 
     376:  00:0D97                    >             if      postccf
     376:  00:0D97                    ~ 
     376:  00:0D97                    ~             if      ( .@veccount % 3 ) == 0
     376:  00:0D97                    ~             inst    op1,op2,op3,op4,tail
     376:  00:0D97                    ~ .@areg      :=      0
     376:  00:0D97                    ~             else
     376:  00:0D97                    ~             db      op1,op2,op3,op4,0
     376:  00:0D97                    ~ .@areg      :=      .@areg | a
     376:  00:0D97                    ~             endif
     376:  00:0D97                    ~ 
     376:  00:0D97                    ~             else
     376:  00:0D97  2F 00 00 00       >             db      op1,op2,op3,op4
     376:  00:0D9B                    >             endif
     376:  00:0D9B                    > 
     376:  00:0D9B  FF                >             db      f
     376:  00:0D9C                    > 
     376:  00:0D9C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     376:  00:0D9C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     376:  00:0D9C                    ~             else
     376:  00:0D9C  AA                >             db      a
     376:  00:0D9D                    >             endif
     376:  00:0D9D                    > 
     376:  00:0D9D                    >             dw      bc,de,hl,ix,iy
     376:  00:0D9D  CC BB EE DD 11 44 88 DD 77 FD 
     376:  00:0DA7  34 12             >             dw      mem
     376:  00:0DA9  00 C0             >             dw      sp
     376:  00:0DAB                    > 
     376:  00:0DAB  (00:001F)         > .@veccount := .@veccount+1
     376:  00:0DAB                    > 
     377:  00:0DAB                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     377:  00:0DAB                    > 
     377:  00:0DAB                    >             if      postccf
     377:  00:0DAB                    ~ 
     377:  00:0DAB                    ~             if      ( .@veccount % 3 ) == 0
     377:  00:0DAB                    ~             inst    op1,op2,op3,op4,tail
     377:  00:0DAB                    ~ .@areg      :=      0
     377:  00:0DAB                    ~             else
     377:  00:0DAB                    ~             db      op1,op2,op3,op4,0
     377:  00:0DAB                    ~ .@areg      :=      .@areg | a
     377:  00:0DAB                    ~             endif
     377:  00:0DAB                    ~ 
     377:  00:0DAB                    ~             else
     377:  00:0DAB  00 00 00 00       >             db      op1,op2,op3,op4
     377:  00:0DAF                    >             endif
     377:  00:0DAF                    > 
     377:  00:0DAF  00                >             db      f
     377:  00:0DB0                    > 
     377:  00:0DB0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     377:  00:0DB0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     377:  00:0DB0                    ~             else
     377:  00:0DB0  FF                >             db      a
     377:  00:0DB1                    >             endif
     377:  00:0DB1                    > 
     377:  00:0DB1                    >             dw      bc,de,hl,ix,iy
     377:  00:0DB1  00 00 00 00 00 00 00 00 00 00 
     377:  00:0DBB  00 00             >             dw      mem
     377:  00:0DBD  00 00             >             dw      sp
     377:  00:0DBF                    > 
     377:  00:0DBF  (00:0020)         > .@veccount := .@veccount+1
     377:  00:0DBF                    > 
     378:  00:0DBF                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     378:  00:0DBF                    > 
     378:  00:0DBF                    >             if      postccf
     378:  00:0DBF                    ~ 
     378:  00:0DBF                    ~             if      ( .@veccount % 3 ) == 0
     378:  00:0DBF                    ~             inst    op1,op2,op3,op4,tail
     378:  00:0DBF                    ~ .@areg      :=      0
     378:  00:0DBF                    ~             else
     378:  00:0DBF                    ~             db      op1,op2,op3,op4,0
     378:  00:0DBF                    ~ .@areg      :=      .@areg | a
     378:  00:0DBF                    ~             endif
     378:  00:0DBF                    ~ 
     378:  00:0DBF                    ~             else
     378:  00:0DBF  00 00 00 00       >             db      op1,op2,op3,op4
     378:  00:0DC3                    >             endif
     378:  00:0DC3                    > 
     378:  00:0DC3  FF                >             db      f
     378:  00:0DC4                    > 
     378:  00:0DC4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     378:  00:0DC4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     378:  00:0DC4                    ~             else
     378:  00:0DC4  00                >             db      a
     378:  00:0DC5                    >             endif
     378:  00:0DC5                    > 
     378:  00:0DC5                    >             dw      bc,de,hl,ix,iy
     378:  00:0DC5  00 00 00 00 00 00 00 00 00 00 
     378:  00:0DCF  00 00             >             dw      mem
     378:  00:0DD1  00 00             >             dw      sp
     378:  00:0DD3                    > 
     378:  00:0DD3  (00:0021)         > .@veccount := .@veccount+1
     378:  00:0DD3                    > 
     379:  00:0DD3                                  crcs    allflags,0x23dcd704,all,0xe39927d0,docflags,0x9c2c0c93,doc,0xe028b087,ccf,0x169b61fe,mptr,0xbd959484
     379:  00:0DD3                    >             if      postccf
     379:  00:0DD3                    ~             ddbe    ccf
     379:  00:0DD3                    ~             elseif  memptr
     379:  00:0DD3                    ~             ddbe    mptr
     379:  00:0DD3                    ~             else
     379:  00:0DD3                    >             if      maskflags
     379:  00:0DD3                    >             if      onlyflags
     379:  00:0DD3                    ~             ddbe    docflags
     379:  00:0DD3                    ~             else
     379:  00:0DD3                    >             ddbe    doc
     379:  00:0DD3  E0                >             db      (n>>24)&0xff
     379:  00:0DD4  28                >             db      (n>>16)&0xff
     379:  00:0DD5  B0                >             db      (n>>8)&0xff
     379:  00:0DD6  87                >             db      n&0xff
     379:  00:0DD7                    >             endif
     379:  00:0DD7                    >             else
     379:  00:0DD7                    ~             if      onlyflags
     379:  00:0DD7                    ~             ddbe    allflags
     379:  00:0DD7                    ~             else
     379:  00:0DD7                    ~             ddbe    all
     379:  00:0DD7                    ~             endif
     379:  00:0DD7                    ~             endif
     379:  00:0DD7                    >             endif
     380:  00:0DD7                                  name    "CPL"
     380:  00:0DD7  43 50 4C 00       >             dz      n
     381:  00:0DDB                      
     382:  00:0DDB                      .neg        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     382:  00:0DDB                    >             if      maskflags
     382:  00:0DDB                    >             db8     s,z,f5,hc,f3,pv,n,c
     382:  00:0DDB  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     382:  00:0DDC                    >             else
     382:  00:0DDC                    ~             db      0xff
     382:  00:0DDC                    ~             endif
     383:  00:0DDC                                  vec     0xed,0x44,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     383:  00:0DDC                    > 
     383:  00:0DDC                    >             if      postccf
     383:  00:0DDC                    ~ 
     383:  00:0DDC                    ~             if      ( .@veccount % 3 ) == 0
     383:  00:0DDC                    ~             inst    op1,op2,op3,op4,tail
     383:  00:0DDC                    ~ .@areg      :=      0
     383:  00:0DDC                    ~             else
     383:  00:0DDC                    ~             db      op1,op2,op3,op4,0
     383:  00:0DDC                    ~ .@areg      :=      .@areg | a
     383:  00:0DDC                    ~             endif
     383:  00:0DDC                    ~ 
     383:  00:0DDC                    ~             else
     383:  00:0DDC  ED 44 00 00       >             db      op1,op2,op3,op4
     383:  00:0DE0                    >             endif
     383:  00:0DE0                    > 
     383:  00:0DE0  FF                >             db      f
     383:  00:0DE1                    > 
     383:  00:0DE1                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     383:  00:0DE1                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     383:  00:0DE1                    ~             else
     383:  00:0DE1  AA                >             db      a
     383:  00:0DE2                    >             endif
     383:  00:0DE2                    > 
     383:  00:0DE2                    >             dw      bc,de,hl,ix,iy
     383:  00:0DE2  CC BB EE DD 11 44 88 DD 77 FD 
     383:  00:0DEC  34 12             >             dw      mem
     383:  00:0DEE  00 C0             >             dw      sp
     383:  00:0DF0                    > 
     383:  00:0DF0  (00:0022)         > .@veccount := .@veccount+1
     383:  00:0DF0                    > 
     384:  00:0DF0                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     384:  00:0DF0                    > 
     384:  00:0DF0                    >             if      postccf
     384:  00:0DF0                    ~ 
     384:  00:0DF0                    ~             if      ( .@veccount % 3 ) == 0
     384:  00:0DF0                    ~             inst    op1,op2,op3,op4,tail
     384:  00:0DF0                    ~ .@areg      :=      0
     384:  00:0DF0                    ~             else
     384:  00:0DF0                    ~             db      op1,op2,op3,op4,0
     384:  00:0DF0                    ~ .@areg      :=      .@areg | a
     384:  00:0DF0                    ~             endif
     384:  00:0DF0                    ~ 
     384:  00:0DF0                    ~             else
     384:  00:0DF0  00 00 00 00       >             db      op1,op2,op3,op4
     384:  00:0DF4                    >             endif
     384:  00:0DF4                    > 
     384:  00:0DF4  00                >             db      f
     384:  00:0DF5                    > 
     384:  00:0DF5                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     384:  00:0DF5                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     384:  00:0DF5                    ~             else
     384:  00:0DF5  FF                >             db      a
     384:  00:0DF6                    >             endif
     384:  00:0DF6                    > 
     384:  00:0DF6                    >             dw      bc,de,hl,ix,iy
     384:  00:0DF6  00 00 00 00 00 00 00 00 00 00 
     384:  00:0E00  00 00             >             dw      mem
     384:  00:0E02  00 00             >             dw      sp
     384:  00:0E04                    > 
     384:  00:0E04  (00:0023)         > .@veccount := .@veccount+1
     384:  00:0E04                    > 
     385:  00:0E04                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     385:  00:0E04                    > 
     385:  00:0E04                    >             if      postccf
     385:  00:0E04                    ~ 
     385:  00:0E04                    ~             if      ( .@veccount % 3 ) == 0
     385:  00:0E04                    ~             inst    op1,op2,op3,op4,tail
     385:  00:0E04                    ~ .@areg      :=      0
     385:  00:0E04                    ~             else
     385:  00:0E04                    ~             db      op1,op2,op3,op4,0
     385:  00:0E04                    ~ .@areg      :=      .@areg | a
     385:  00:0E04                    ~             endif
     385:  00:0E04                    ~ 
     385:  00:0E04                    ~             else
     385:  00:0E04  00 00 00 00       >             db      op1,op2,op3,op4
     385:  00:0E08                    >             endif
     385:  00:0E08                    > 
     385:  00:0E08  FF                >             db      f
     385:  00:0E09                    > 
     385:  00:0E09                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     385:  00:0E09                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     385:  00:0E09                    ~             else
     385:  00:0E09  00                >             db      a
     385:  00:0E0A                    >             endif
     385:  00:0E0A                    > 
     385:  00:0E0A                    >             dw      bc,de,hl,ix,iy
     385:  00:0E0A  00 00 00 00 00 00 00 00 00 00 
     385:  00:0E14  00 00             >             dw      mem
     385:  00:0E16  00 00             >             dw      sp
     385:  00:0E18                    > 
     385:  00:0E18  (00:0024)         > .@veccount := .@veccount+1
     385:  00:0E18                    > 
     386:  00:0E18                                  crcs    allflags,0xed3cb45e,all,0x953a7650,docflags,0xe5ea9a83,doc,0xe6ed5f0d,ccf,0xb88dd2d9,mptr,0x44007b37
     386:  00:0E18                    >             if      postccf
     386:  00:0E18                    ~             ddbe    ccf
     386:  00:0E18                    ~             elseif  memptr
     386:  00:0E18                    ~             ddbe    mptr
     386:  00:0E18                    ~             else
     386:  00:0E18                    >             if      maskflags
     386:  00:0E18                    >             if      onlyflags
     386:  00:0E18                    ~             ddbe    docflags
     386:  00:0E18                    ~             else
     386:  00:0E18                    >             ddbe    doc
     386:  00:0E18  E6                >             db      (n>>24)&0xff
     386:  00:0E19  ED                >             db      (n>>16)&0xff
     386:  00:0E1A  5F                >             db      (n>>8)&0xff
     386:  00:0E1B  0D                >             db      n&0xff
     386:  00:0E1C                    >             endif
     386:  00:0E1C                    >             else
     386:  00:0E1C                    ~             if      onlyflags
     386:  00:0E1C                    ~             ddbe    allflags
     386:  00:0E1C                    ~             else
     386:  00:0E1C                    ~             ddbe    all
     386:  00:0E1C                    ~             endif
     386:  00:0E1C                    ~             endif
     386:  00:0E1C                    >             endif
     387:  00:0E1C                                  name    "NEG"
     387:  00:0E1C  4E 45 47 00       >             dz      n
     388:  00:0E20                      
     389:  00:0E20                      .neg_       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     389:  00:0E20                    >             if      maskflags
     389:  00:0E20                    >             db8     s,z,f5,hc,f3,pv,n,c
     389:  00:0E20  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     389:  00:0E21                    >             else
     389:  00:0E21                    ~             db      0xff
     389:  00:0E21                    ~             endif
     390:  00:0E21                                  vec     0xed,0x44,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     390:  00:0E21                    > 
     390:  00:0E21                    >             if      postccf
     390:  00:0E21                    ~ 
     390:  00:0E21                    ~             if      ( .@veccount % 3 ) == 0
     390:  00:0E21                    ~             inst    op1,op2,op3,op4,tail
     390:  00:0E21                    ~ .@areg      :=      0
     390:  00:0E21                    ~             else
     390:  00:0E21                    ~             db      op1,op2,op3,op4,0
     390:  00:0E21                    ~ .@areg      :=      .@areg | a
     390:  00:0E21                    ~             endif
     390:  00:0E21                    ~ 
     390:  00:0E21                    ~             else
     390:  00:0E21  ED 44 00 00       >             db      op1,op2,op3,op4
     390:  00:0E25                    >             endif
     390:  00:0E25                    > 
     390:  00:0E25  FF                >             db      f
     390:  00:0E26                    > 
     390:  00:0E26                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     390:  00:0E26                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     390:  00:0E26                    ~             else
     390:  00:0E26  AA                >             db      a
     390:  00:0E27                    >             endif
     390:  00:0E27                    > 
     390:  00:0E27                    >             dw      bc,de,hl,ix,iy
     390:  00:0E27  CC BB EE DD 11 44 88 DD 77 FD 
     390:  00:0E31  34 12             >             dw      mem
     390:  00:0E33  00 C0             >             dw      sp
     390:  00:0E35                    > 
     390:  00:0E35  (00:0025)         > .@veccount := .@veccount+1
     390:  00:0E35                    > 
     391:  00:0E35                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     391:  00:0E35                    > 
     391:  00:0E35                    >             if      postccf
     391:  00:0E35                    ~ 
     391:  00:0E35                    ~             if      ( .@veccount % 3 ) == 0
     391:  00:0E35                    ~             inst    op1,op2,op3,op4,tail
     391:  00:0E35                    ~ .@areg      :=      0
     391:  00:0E35                    ~             else
     391:  00:0E35                    ~             db      op1,op2,op3,op4,0
     391:  00:0E35                    ~ .@areg      :=      .@areg | a
     391:  00:0E35                    ~             endif
     391:  00:0E35                    ~ 
     391:  00:0E35                    ~             else
     391:  00:0E35  00 38 00 00       >             db      op1,op2,op3,op4
     391:  00:0E39                    >             endif
     391:  00:0E39                    > 
     391:  00:0E39  00                >             db      f
     391:  00:0E3A                    > 
     391:  00:0E3A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     391:  00:0E3A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     391:  00:0E3A                    ~             else
     391:  00:0E3A  00                >             db      a
     391:  00:0E3B                    >             endif
     391:  00:0E3B                    > 
     391:  00:0E3B                    >             dw      bc,de,hl,ix,iy
     391:  00:0E3B  00 00 00 00 00 00 00 00 00 00 
     391:  00:0E45  00 00             >             dw      mem
     391:  00:0E47  00 00             >             dw      sp
     391:  00:0E49                    > 
     391:  00:0E49  (00:0026)         > .@veccount := .@veccount+1
     391:  00:0E49                    > 
     392:  00:0E49                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     392:  00:0E49                    > 
     392:  00:0E49                    >             if      postccf
     392:  00:0E49                    ~ 
     392:  00:0E49                    ~             if      ( .@veccount % 3 ) == 0
     392:  00:0E49                    ~             inst    op1,op2,op3,op4,tail
     392:  00:0E49                    ~ .@areg      :=      0
     392:  00:0E49                    ~             else
     392:  00:0E49                    ~             db      op1,op2,op3,op4,0
     392:  00:0E49                    ~ .@areg      :=      .@areg | a
     392:  00:0E49                    ~             endif
     392:  00:0E49                    ~ 
     392:  00:0E49                    ~             else
     392:  00:0E49  00 00 00 00       >             db      op1,op2,op3,op4
     392:  00:0E4D                    >             endif
     392:  00:0E4D                    > 
     392:  00:0E4D  FF                >             db      f
     392:  00:0E4E                    > 
     392:  00:0E4E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     392:  00:0E4E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     392:  00:0E4E                    ~             else
     392:  00:0E4E  FF                >             db      a
     392:  00:0E4F                    >             endif
     392:  00:0E4F                    > 
     392:  00:0E4F                    >             dw      bc,de,hl,ix,iy
     392:  00:0E4F  00 00 00 00 00 00 00 00 00 00 
     392:  00:0E59  00 00             >             dw      mem
     392:  00:0E5B  00 00             >             dw      sp
     392:  00:0E5D                    > 
     392:  00:0E5D  (00:0027)         > .@veccount := .@veccount+1
     392:  00:0E5D                    > 
     393:  00:0E5D                                  crcs    allflags,0xb5d3962c,all,0xf5ee4f9e,docflags,0x1666fbfb,doc,0x6b734a21,ccf,0x7282acda,mptr,0x54c2af54
     393:  00:0E5D                    >             if      postccf
     393:  00:0E5D                    ~             ddbe    ccf
     393:  00:0E5D                    ~             elseif  memptr
     393:  00:0E5D                    ~             ddbe    mptr
     393:  00:0E5D                    ~             else
     393:  00:0E5D                    >             if      maskflags
     393:  00:0E5D                    >             if      onlyflags
     393:  00:0E5D                    ~             ddbe    docflags
     393:  00:0E5D                    ~             else
     393:  00:0E5D                    >             ddbe    doc
     393:  00:0E5D  6B                >             db      (n>>24)&0xff
     393:  00:0E5E  73                >             db      (n>>16)&0xff
     393:  00:0E5F  4A                >             db      (n>>8)&0xff
     393:  00:0E60  21                >             db      n&0xff
     393:  00:0E61                    >             endif
     393:  00:0E61                    >             else
     393:  00:0E61                    ~             if      onlyflags
     393:  00:0E61                    ~             ddbe    allflags
     393:  00:0E61                    ~             else
     393:  00:0E61                    ~             ddbe    all
     393:  00:0E61                    ~             endif
     393:  00:0E61                    ~             endif
     393:  00:0E61                    >             endif
     394:  00:0E61                                  name    "NEG'"
     394:  00:0E61  4E 45 47 27 00    >             dz      n
     395:  00:0E66                      
     396:  00:0E66                      .add_a_n    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     396:  00:0E66                    >             if      maskflags
     396:  00:0E66                    >             db8     s,z,f5,hc,f3,pv,n,c
     396:  00:0E66  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     396:  00:0E67                    >             else
     396:  00:0E67                    ~             db      0xff
     396:  00:0E67                    ~             endif
     397:  00:0E67                                  vec     0xc6,0x00,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     397:  00:0E67                    > 
     397:  00:0E67                    >             if      postccf
     397:  00:0E67                    ~ 
     397:  00:0E67                    ~             if      ( .@veccount % 3 ) == 0
     397:  00:0E67                    ~             inst    op1,op2,op3,op4,tail
     397:  00:0E67                    ~ .@areg      :=      0
     397:  00:0E67                    ~             else
     397:  00:0E67                    ~             db      op1,op2,op3,op4,0
     397:  00:0E67                    ~ .@areg      :=      .@areg | a
     397:  00:0E67                    ~             endif
     397:  00:0E67                    ~ 
     397:  00:0E67                    ~             else
     397:  00:0E67  C6 00 00 00       >             db      op1,op2,op3,op4
     397:  00:0E6B                    >             endif
     397:  00:0E6B                    > 
     397:  00:0E6B  FF                >             db      f
     397:  00:0E6C                    > 
     397:  00:0E6C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     397:  00:0E6C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     397:  00:0E6C                    ~             else
     397:  00:0E6C  AA                >             db      a
     397:  00:0E6D                    >             endif
     397:  00:0E6D                    > 
     397:  00:0E6D                    >             dw      bc,de,hl,ix,iy
     397:  00:0E6D  CC BB EE DD 11 44 88 DD 77 FD 
     397:  00:0E77  34 12             >             dw      mem
     397:  00:0E79  00 C0             >             dw      sp
     397:  00:0E7B                    > 
     397:  00:0E7B  (00:0028)         > .@veccount := .@veccount+1
     397:  00:0E7B                    > 
     398:  00:0E7B                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     398:  00:0E7B                    > 
     398:  00:0E7B                    >             if      postccf
     398:  00:0E7B                    ~ 
     398:  00:0E7B                    ~             if      ( .@veccount % 3 ) == 0
     398:  00:0E7B                    ~             inst    op1,op2,op3,op4,tail
     398:  00:0E7B                    ~ .@areg      :=      0
     398:  00:0E7B                    ~             else
     398:  00:0E7B                    ~             db      op1,op2,op3,op4,0
     398:  00:0E7B                    ~ .@areg      :=      .@areg | a
     398:  00:0E7B                    ~             endif
     398:  00:0E7B                    ~ 
     398:  00:0E7B                    ~             else
     398:  00:0E7B  00 00 00 00       >             db      op1,op2,op3,op4
     398:  00:0E7F                    >             endif
     398:  00:0E7F                    > 
     398:  00:0E7F  00                >             db      f
     398:  00:0E80                    > 
     398:  00:0E80                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     398:  00:0E80                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     398:  00:0E80                    ~             else
     398:  00:0E80  FF                >             db      a
     398:  00:0E81                    >             endif
     398:  00:0E81                    > 
     398:  00:0E81                    >             dw      bc,de,hl,ix,iy
     398:  00:0E81  00 00 00 00 00 00 00 00 00 00 
     398:  00:0E8B  00 00             >             dw      mem
     398:  00:0E8D  00 00             >             dw      sp
     398:  00:0E8F                    > 
     398:  00:0E8F  (00:0029)         > .@veccount := .@veccount+1
     398:  00:0E8F                    > 
     399:  00:0E8F                                  vec     0x00,0xff,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     399:  00:0E8F                    > 
     399:  00:0E8F                    >             if      postccf
     399:  00:0E8F                    ~ 
     399:  00:0E8F                    ~             if      ( .@veccount % 3 ) == 0
     399:  00:0E8F                    ~             inst    op1,op2,op3,op4,tail
     399:  00:0E8F                    ~ .@areg      :=      0
     399:  00:0E8F                    ~             else
     399:  00:0E8F                    ~             db      op1,op2,op3,op4,0
     399:  00:0E8F                    ~ .@areg      :=      .@areg | a
     399:  00:0E8F                    ~             endif
     399:  00:0E8F                    ~ 
     399:  00:0E8F                    ~             else
     399:  00:0E8F  00 FF 00 00       >             db      op1,op2,op3,op4
     399:  00:0E93                    >             endif
     399:  00:0E93                    > 
     399:  00:0E93  FF                >             db      f
     399:  00:0E94                    > 
     399:  00:0E94                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     399:  00:0E94                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     399:  00:0E94                    ~             else
     399:  00:0E94  00                >             db      a
     399:  00:0E95                    >             endif
     399:  00:0E95                    > 
     399:  00:0E95                    >             dw      bc,de,hl,ix,iy
     399:  00:0E95  00 00 00 00 00 00 00 00 00 00 
     399:  00:0E9F  00 00             >             dw      mem
     399:  00:0EA1  00 00             >             dw      sp
     399:  00:0EA3                    > 
     399:  00:0EA3  (00:002A)         > .@veccount := .@veccount+1
     399:  00:0EA3                    > 
     400:  00:0EA3                                  crcs    allflags,0xb68bee38,all,0xe5166f9d,docflags,0x1ec28381,doc,0xb3ac13f8,ccf,0x458111c4,mptr,0x160b129e
     400:  00:0EA3                    >             if      postccf
     400:  00:0EA3                    ~             ddbe    ccf
     400:  00:0EA3                    ~             elseif  memptr
     400:  00:0EA3                    ~             ddbe    mptr
     400:  00:0EA3                    ~             else
     400:  00:0EA3                    >             if      maskflags
     400:  00:0EA3                    >             if      onlyflags
     400:  00:0EA3                    ~             ddbe    docflags
     400:  00:0EA3                    ~             else
     400:  00:0EA3                    >             ddbe    doc
     400:  00:0EA3  B3                >             db      (n>>24)&0xff
     400:  00:0EA4  AC                >             db      (n>>16)&0xff
     400:  00:0EA5  13                >             db      (n>>8)&0xff
     400:  00:0EA6  F8                >             db      n&0xff
     400:  00:0EA7                    >             endif
     400:  00:0EA7                    >             else
     400:  00:0EA7                    ~             if      onlyflags
     400:  00:0EA7                    ~             ddbe    allflags
     400:  00:0EA7                    ~             else
     400:  00:0EA7                    ~             ddbe    all
     400:  00:0EA7                    ~             endif
     400:  00:0EA7                    ~             endif
     400:  00:0EA7                    >             endif
     401:  00:0EA7                                  name    "ADD A,N"
     401:  00:0EA7                    >             dz      n
     401:  00:0EA7  41 44 44 20 41 2C 4E 00 
     402:  00:0EAF                      
     403:  00:0EAF                      .adc_a_n    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     403:  00:0EAF                    >             if      maskflags
     403:  00:0EAF                    >             db8     s,z,f5,hc,f3,pv,n,c
     403:  00:0EAF  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     403:  00:0EB0                    >             else
     403:  00:0EB0                    ~             db      0xff
     403:  00:0EB0                    ~             endif
     404:  00:0EB0                                  vec     0xce,0x00,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     404:  00:0EB0                    > 
     404:  00:0EB0                    >             if      postccf
     404:  00:0EB0                    ~ 
     404:  00:0EB0                    ~             if      ( .@veccount % 3 ) == 0
     404:  00:0EB0                    ~             inst    op1,op2,op3,op4,tail
     404:  00:0EB0                    ~ .@areg      :=      0
     404:  00:0EB0                    ~             else
     404:  00:0EB0                    ~             db      op1,op2,op3,op4,0
     404:  00:0EB0                    ~ .@areg      :=      .@areg | a
     404:  00:0EB0                    ~             endif
     404:  00:0EB0                    ~ 
     404:  00:0EB0                    ~             else
     404:  00:0EB0  CE 00 00 00       >             db      op1,op2,op3,op4
     404:  00:0EB4                    >             endif
     404:  00:0EB4                    > 
     404:  00:0EB4  FF                >             db      f
     404:  00:0EB5                    > 
     404:  00:0EB5                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     404:  00:0EB5                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     404:  00:0EB5                    ~             else
     404:  00:0EB5  AA                >             db      a
     404:  00:0EB6                    >             endif
     404:  00:0EB6                    > 
     404:  00:0EB6                    >             dw      bc,de,hl,ix,iy
     404:  00:0EB6  CC BB EE DD 11 44 88 DD 77 FD 
     404:  00:0EC0  34 12             >             dw      mem
     404:  00:0EC2  00 C0             >             dw      sp
     404:  00:0EC4                    > 
     404:  00:0EC4  (00:002B)         > .@veccount := .@veccount+1
     404:  00:0EC4                    > 
     405:  00:0EC4                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     405:  00:0EC4                    > 
     405:  00:0EC4                    >             if      postccf
     405:  00:0EC4                    ~ 
     405:  00:0EC4                    ~             if      ( .@veccount % 3 ) == 0
     405:  00:0EC4                    ~             inst    op1,op2,op3,op4,tail
     405:  00:0EC4                    ~ .@areg      :=      0
     405:  00:0EC4                    ~             else
     405:  00:0EC4                    ~             db      op1,op2,op3,op4,0
     405:  00:0EC4                    ~ .@areg      :=      .@areg | a
     405:  00:0EC4                    ~             endif
     405:  00:0EC4                    ~ 
     405:  00:0EC4                    ~             else
     405:  00:0EC4  00 00 00 00       >             db      op1,op2,op3,op4
     405:  00:0EC8                    >             endif
     405:  00:0EC8                    > 
     405:  00:0EC8  01                >             db      f
     405:  00:0EC9                    > 
     405:  00:0EC9                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     405:  00:0EC9                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     405:  00:0EC9                    ~             else
     405:  00:0EC9  FF                >             db      a
     405:  00:0ECA                    >             endif
     405:  00:0ECA                    > 
     405:  00:0ECA                    >             dw      bc,de,hl,ix,iy
     405:  00:0ECA  00 00 00 00 00 00 00 00 00 00 
     405:  00:0ED4  00 00             >             dw      mem
     405:  00:0ED6  00 00             >             dw      sp
     405:  00:0ED8                    > 
     405:  00:0ED8  (00:002C)         > .@veccount := .@veccount+1
     405:  00:0ED8                    > 
     406:  00:0ED8                                  vec     0x00,0xff,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     406:  00:0ED8                    > 
     406:  00:0ED8                    >             if      postccf
     406:  00:0ED8                    ~ 
     406:  00:0ED8                    ~             if      ( .@veccount % 3 ) == 0
     406:  00:0ED8                    ~             inst    op1,op2,op3,op4,tail
     406:  00:0ED8                    ~ .@areg      :=      0
     406:  00:0ED8                    ~             else
     406:  00:0ED8                    ~             db      op1,op2,op3,op4,0
     406:  00:0ED8                    ~ .@areg      :=      .@areg | a
     406:  00:0ED8                    ~             endif
     406:  00:0ED8                    ~ 
     406:  00:0ED8                    ~             else
     406:  00:0ED8  00 FF 00 00       >             db      op1,op2,op3,op4
     406:  00:0EDC                    >             endif
     406:  00:0EDC                    > 
     406:  00:0EDC  FE                >             db      f
     406:  00:0EDD                    > 
     406:  00:0EDD                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     406:  00:0EDD                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     406:  00:0EDD                    ~             else
     406:  00:0EDD  00                >             db      a
     406:  00:0EDE                    >             endif
     406:  00:0EDE                    > 
     406:  00:0EDE                    >             dw      bc,de,hl,ix,iy
     406:  00:0EDE  00 00 00 00 00 00 00 00 00 00 
     406:  00:0EE8  00 00             >             dw      mem
     406:  00:0EEA  00 00             >             dw      sp
     406:  00:0EEC                    > 
     406:  00:0EEC  (00:002D)         > .@veccount := .@veccount+1
     406:  00:0EEC                    > 
     407:  00:0EEC                                  crcs    allflags,0x08d8adb1,all,0x08bbc92b,docflags,0x916c5e39,doc,0x0d4254b3,ccf,0x2b5b8e14,mptr,0x32f9b8f9
     407:  00:0EEC                    >             if      postccf
     407:  00:0EEC                    ~             ddbe    ccf
     407:  00:0EEC                    ~             elseif  memptr
     407:  00:0EEC                    ~             ddbe    mptr
     407:  00:0EEC                    ~             else
     407:  00:0EEC                    >             if      maskflags
     407:  00:0EEC                    >             if      onlyflags
     407:  00:0EEC                    ~             ddbe    docflags
     407:  00:0EEC                    ~             else
     407:  00:0EEC                    >             ddbe    doc
     407:  00:0EEC  0D                >             db      (n>>24)&0xff
     407:  00:0EED  42                >             db      (n>>16)&0xff
     407:  00:0EEE  54                >             db      (n>>8)&0xff
     407:  00:0EEF  B3                >             db      n&0xff
     407:  00:0EF0                    >             endif
     407:  00:0EF0                    >             else
     407:  00:0EF0                    ~             if      onlyflags
     407:  00:0EF0                    ~             ddbe    allflags
     407:  00:0EF0                    ~             else
     407:  00:0EF0                    ~             ddbe    all
     407:  00:0EF0                    ~             endif
     407:  00:0EF0                    ~             endif
     407:  00:0EF0                    >             endif
     408:  00:0EF0                                  name    "ADC A,N"
     408:  00:0EF0                    >             dz      n
     408:  00:0EF0  41 44 43 20 41 2C 4E 00 
     409:  00:0EF8                      
     410:  00:0EF8                      .sub_a_n    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     410:  00:0EF8                    >             if      maskflags
     410:  00:0EF8                    >             db8     s,z,f5,hc,f3,pv,n,c
     410:  00:0EF8  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     410:  00:0EF9                    >             else
     410:  00:0EF9                    ~             db      0xff
     410:  00:0EF9                    ~             endif
     411:  00:0EF9                                  vec     0xd6,0x00,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     411:  00:0EF9                    > 
     411:  00:0EF9                    >             if      postccf
     411:  00:0EF9                    ~ 
     411:  00:0EF9                    ~             if      ( .@veccount % 3 ) == 0
     411:  00:0EF9                    ~             inst    op1,op2,op3,op4,tail
     411:  00:0EF9                    ~ .@areg      :=      0
     411:  00:0EF9                    ~             else
     411:  00:0EF9                    ~             db      op1,op2,op3,op4,0
     411:  00:0EF9                    ~ .@areg      :=      .@areg | a
     411:  00:0EF9                    ~             endif
     411:  00:0EF9                    ~ 
     411:  00:0EF9                    ~             else
     411:  00:0EF9  D6 00 00 00       >             db      op1,op2,op3,op4
     411:  00:0EFD                    >             endif
     411:  00:0EFD                    > 
     411:  00:0EFD  FF                >             db      f
     411:  00:0EFE                    > 
     411:  00:0EFE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     411:  00:0EFE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     411:  00:0EFE                    ~             else
     411:  00:0EFE  AA                >             db      a
     411:  00:0EFF                    >             endif
     411:  00:0EFF                    > 
     411:  00:0EFF                    >             dw      bc,de,hl,ix,iy
     411:  00:0EFF  CC BB EE DD 11 44 88 DD 77 FD 
     411:  00:0F09  34 12             >             dw      mem
     411:  00:0F0B  00 C0             >             dw      sp
     411:  00:0F0D                    > 
     411:  00:0F0D  (00:002E)         > .@veccount := .@veccount+1
     411:  00:0F0D                    > 
     412:  00:0F0D                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     412:  00:0F0D                    > 
     412:  00:0F0D                    >             if      postccf
     412:  00:0F0D                    ~ 
     412:  00:0F0D                    ~             if      ( .@veccount % 3 ) == 0
     412:  00:0F0D                    ~             inst    op1,op2,op3,op4,tail
     412:  00:0F0D                    ~ .@areg      :=      0
     412:  00:0F0D                    ~             else
     412:  00:0F0D                    ~             db      op1,op2,op3,op4,0
     412:  00:0F0D                    ~ .@areg      :=      .@areg | a
     412:  00:0F0D                    ~             endif
     412:  00:0F0D                    ~ 
     412:  00:0F0D                    ~             else
     412:  00:0F0D  00 00 00 00       >             db      op1,op2,op3,op4
     412:  00:0F11                    >             endif
     412:  00:0F11                    > 
     412:  00:0F11  00                >             db      f
     412:  00:0F12                    > 
     412:  00:0F12                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     412:  00:0F12                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     412:  00:0F12                    ~             else
     412:  00:0F12  FF                >             db      a
     412:  00:0F13                    >             endif
     412:  00:0F13                    > 
     412:  00:0F13                    >             dw      bc,de,hl,ix,iy
     412:  00:0F13  00 00 00 00 00 00 00 00 00 00 
     412:  00:0F1D  00 00             >             dw      mem
     412:  00:0F1F  00 00             >             dw      sp
     412:  00:0F21                    > 
     412:  00:0F21  (00:002F)         > .@veccount := .@veccount+1
     412:  00:0F21                    > 
     413:  00:0F21                                  vec     0x00,0xff,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     413:  00:0F21                    > 
     413:  00:0F21                    >             if      postccf
     413:  00:0F21                    ~ 
     413:  00:0F21                    ~             if      ( .@veccount % 3 ) == 0
     413:  00:0F21                    ~             inst    op1,op2,op3,op4,tail
     413:  00:0F21                    ~ .@areg      :=      0
     413:  00:0F21                    ~             else
     413:  00:0F21                    ~             db      op1,op2,op3,op4,0
     413:  00:0F21                    ~ .@areg      :=      .@areg | a
     413:  00:0F21                    ~             endif
     413:  00:0F21                    ~ 
     413:  00:0F21                    ~             else
     413:  00:0F21  00 FF 00 00       >             db      op1,op2,op3,op4
     413:  00:0F25                    >             endif
     413:  00:0F25                    > 
     413:  00:0F25  FF                >             db      f
     413:  00:0F26                    > 
     413:  00:0F26                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     413:  00:0F26                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     413:  00:0F26                    ~             else
     413:  00:0F26  00                >             db      a
     413:  00:0F27                    >             endif
     413:  00:0F27                    > 
     413:  00:0F27                    >             dw      bc,de,hl,ix,iy
     413:  00:0F27  00 00 00 00 00 00 00 00 00 00 
     413:  00:0F31  00 00             >             dw      mem
     413:  00:0F33  00 00             >             dw      sp
     413:  00:0F35                    > 
     413:  00:0F35  (00:0030)         > .@veccount := .@veccount+1
     413:  00:0F35                    > 
     414:  00:0F35                                  crcs    allflags,0x42656897,all,0x7a32a565,docflags,0xbd411ef5,doc,0x34d93157,ccf,0x68d32973,mptr,0xfd687592
     414:  00:0F35                    >             if      postccf
     414:  00:0F35                    ~             ddbe    ccf
     414:  00:0F35                    ~             elseif  memptr
     414:  00:0F35                    ~             ddbe    mptr
     414:  00:0F35                    ~             else
     414:  00:0F35                    >             if      maskflags
     414:  00:0F35                    >             if      onlyflags
     414:  00:0F35                    ~             ddbe    docflags
     414:  00:0F35                    ~             else
     414:  00:0F35                    >             ddbe    doc
     414:  00:0F35  34                >             db      (n>>24)&0xff
     414:  00:0F36  D9                >             db      (n>>16)&0xff
     414:  00:0F37  31                >             db      (n>>8)&0xff
     414:  00:0F38  57                >             db      n&0xff
     414:  00:0F39                    >             endif
     414:  00:0F39                    >             else
     414:  00:0F39                    ~             if      onlyflags
     414:  00:0F39                    ~             ddbe    allflags
     414:  00:0F39                    ~             else
     414:  00:0F39                    ~             ddbe    all
     414:  00:0F39                    ~             endif
     414:  00:0F39                    ~             endif
     414:  00:0F39                    >             endif
     415:  00:0F39                                  name    "SUB A,N"
     415:  00:0F39                    >             dz      n
     415:  00:0F39  53 55 42 20 41 2C 4E 00 
     416:  00:0F41                      
     417:  00:0F41                      .sbc_a_n    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     417:  00:0F41                    >             if      maskflags
     417:  00:0F41                    >             db8     s,z,f5,hc,f3,pv,n,c
     417:  00:0F41  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     417:  00:0F42                    >             else
     417:  00:0F42                    ~             db      0xff
     417:  00:0F42                    ~             endif
     418:  00:0F42                                  vec     0xde,0x00,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     418:  00:0F42                    > 
     418:  00:0F42                    >             if      postccf
     418:  00:0F42                    ~ 
     418:  00:0F42                    ~             if      ( .@veccount % 3 ) == 0
     418:  00:0F42                    ~             inst    op1,op2,op3,op4,tail
     418:  00:0F42                    ~ .@areg      :=      0
     418:  00:0F42                    ~             else
     418:  00:0F42                    ~             db      op1,op2,op3,op4,0
     418:  00:0F42                    ~ .@areg      :=      .@areg | a
     418:  00:0F42                    ~             endif
     418:  00:0F42                    ~ 
     418:  00:0F42                    ~             else
     418:  00:0F42  DE 00 00 00       >             db      op1,op2,op3,op4
     418:  00:0F46                    >             endif
     418:  00:0F46                    > 
     418:  00:0F46  FF                >             db      f
     418:  00:0F47                    > 
     418:  00:0F47                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     418:  00:0F47                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     418:  00:0F47                    ~             else
     418:  00:0F47  AA                >             db      a
     418:  00:0F48                    >             endif
     418:  00:0F48                    > 
     418:  00:0F48                    >             dw      bc,de,hl,ix,iy
     418:  00:0F48  CC BB EE DD 11 44 88 DD 77 FD 
     418:  00:0F52  34 12             >             dw      mem
     418:  00:0F54  00 C0             >             dw      sp
     418:  00:0F56                    > 
     418:  00:0F56  (00:0031)         > .@veccount := .@veccount+1
     418:  00:0F56                    > 
     419:  00:0F56                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     419:  00:0F56                    > 
     419:  00:0F56                    >             if      postccf
     419:  00:0F56                    ~ 
     419:  00:0F56                    ~             if      ( .@veccount % 3 ) == 0
     419:  00:0F56                    ~             inst    op1,op2,op3,op4,tail
     419:  00:0F56                    ~ .@areg      :=      0
     419:  00:0F56                    ~             else
     419:  00:0F56                    ~             db      op1,op2,op3,op4,0
     419:  00:0F56                    ~ .@areg      :=      .@areg | a
     419:  00:0F56                    ~             endif
     419:  00:0F56                    ~ 
     419:  00:0F56                    ~             else
     419:  00:0F56  00 00 00 00       >             db      op1,op2,op3,op4
     419:  00:0F5A                    >             endif
     419:  00:0F5A                    > 
     419:  00:0F5A  01                >             db      f
     419:  00:0F5B                    > 
     419:  00:0F5B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     419:  00:0F5B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     419:  00:0F5B                    ~             else
     419:  00:0F5B  FF                >             db      a
     419:  00:0F5C                    >             endif
     419:  00:0F5C                    > 
     419:  00:0F5C                    >             dw      bc,de,hl,ix,iy
     419:  00:0F5C  00 00 00 00 00 00 00 00 00 00 
     419:  00:0F66  00 00             >             dw      mem
     419:  00:0F68  00 00             >             dw      sp
     419:  00:0F6A                    > 
     419:  00:0F6A  (00:0032)         > .@veccount := .@veccount+1
     419:  00:0F6A                    > 
     420:  00:0F6A                                  vec     0x00,0xff,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     420:  00:0F6A                    > 
     420:  00:0F6A                    >             if      postccf
     420:  00:0F6A                    ~ 
     420:  00:0F6A                    ~             if      ( .@veccount % 3 ) == 0
     420:  00:0F6A                    ~             inst    op1,op2,op3,op4,tail
     420:  00:0F6A                    ~ .@areg      :=      0
     420:  00:0F6A                    ~             else
     420:  00:0F6A                    ~             db      op1,op2,op3,op4,0
     420:  00:0F6A                    ~ .@areg      :=      .@areg | a
     420:  00:0F6A                    ~             endif
     420:  00:0F6A                    ~ 
     420:  00:0F6A                    ~             else
     420:  00:0F6A  00 FF 00 00       >             db      op1,op2,op3,op4
     420:  00:0F6E                    >             endif
     420:  00:0F6E                    > 
     420:  00:0F6E  FE                >             db      f
     420:  00:0F6F                    > 
     420:  00:0F6F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     420:  00:0F6F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     420:  00:0F6F                    ~             else
     420:  00:0F6F  00                >             db      a
     420:  00:0F70                    >             endif
     420:  00:0F70                    > 
     420:  00:0F70                    >             dw      bc,de,hl,ix,iy
     420:  00:0F70  00 00 00 00 00 00 00 00 00 00 
     420:  00:0F7A  00 00             >             dw      mem
     420:  00:0F7C  00 00             >             dw      sp
     420:  00:0F7E                    > 
     420:  00:0F7E  (00:0033)         > .@veccount := .@veccount+1
     420:  00:0F7E                    > 
     421:  00:0F7E                                  crcs    allflags,0xa09fb8f6,all,0x15158a3a,docflags,0xf3a8f826,doc,0xc9e2149b,ccf,0xf74ae063,mptr,0xecba4131
     421:  00:0F7E                    >             if      postccf
     421:  00:0F7E                    ~             ddbe    ccf
     421:  00:0F7E                    ~             elseif  memptr
     421:  00:0F7E                    ~             ddbe    mptr
     421:  00:0F7E                    ~             else
     421:  00:0F7E                    >             if      maskflags
     421:  00:0F7E                    >             if      onlyflags
     421:  00:0F7E                    ~             ddbe    docflags
     421:  00:0F7E                    ~             else
     421:  00:0F7E                    >             ddbe    doc
     421:  00:0F7E  C9                >             db      (n>>24)&0xff
     421:  00:0F7F  E2                >             db      (n>>16)&0xff
     421:  00:0F80  14                >             db      (n>>8)&0xff
     421:  00:0F81  9B                >             db      n&0xff
     421:  00:0F82                    >             endif
     421:  00:0F82                    >             else
     421:  00:0F82                    ~             if      onlyflags
     421:  00:0F82                    ~             ddbe    allflags
     421:  00:0F82                    ~             else
     421:  00:0F82                    ~             ddbe    all
     421:  00:0F82                    ~             endif
     421:  00:0F82                    ~             endif
     421:  00:0F82                    >             endif
     422:  00:0F82                                  name    "SBC A,N"
     422:  00:0F82                    >             dz      n
     422:  00:0F82  53 42 43 20 41 2C 4E 00 
     423:  00:0F8A                      
     424:  00:0F8A                      .and_n      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     424:  00:0F8A                    >             if      maskflags
     424:  00:0F8A                    >             db8     s,z,f5,hc,f3,pv,n,c
     424:  00:0F8A  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     424:  00:0F8B                    >             else
     424:  00:0F8B                    ~             db      0xff
     424:  00:0F8B                    ~             endif
     425:  00:0F8B                                  vec     0xe6,0x00,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     425:  00:0F8B                    > 
     425:  00:0F8B                    >             if      postccf
     425:  00:0F8B                    ~ 
     425:  00:0F8B                    ~             if      ( .@veccount % 3 ) == 0
     425:  00:0F8B                    ~             inst    op1,op2,op3,op4,tail
     425:  00:0F8B                    ~ .@areg      :=      0
     425:  00:0F8B                    ~             else
     425:  00:0F8B                    ~             db      op1,op2,op3,op4,0
     425:  00:0F8B                    ~ .@areg      :=      .@areg | a
     425:  00:0F8B                    ~             endif
     425:  00:0F8B                    ~ 
     425:  00:0F8B                    ~             else
     425:  00:0F8B  E6 00 00 00       >             db      op1,op2,op3,op4
     425:  00:0F8F                    >             endif
     425:  00:0F8F                    > 
     425:  00:0F8F  FF                >             db      f
     425:  00:0F90                    > 
     425:  00:0F90                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     425:  00:0F90                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     425:  00:0F90                    ~             else
     425:  00:0F90  AA                >             db      a
     425:  00:0F91                    >             endif
     425:  00:0F91                    > 
     425:  00:0F91                    >             dw      bc,de,hl,ix,iy
     425:  00:0F91  CC BB EE DD 11 44 88 DD 77 FD 
     425:  00:0F9B  34 12             >             dw      mem
     425:  00:0F9D  00 C0             >             dw      sp
     425:  00:0F9F                    > 
     425:  00:0F9F  (00:0034)         > .@veccount := .@veccount+1
     425:  00:0F9F                    > 
     426:  00:0F9F                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     426:  00:0F9F                    > 
     426:  00:0F9F                    >             if      postccf
     426:  00:0F9F                    ~ 
     426:  00:0F9F                    ~             if      ( .@veccount % 3 ) == 0
     426:  00:0F9F                    ~             inst    op1,op2,op3,op4,tail
     426:  00:0F9F                    ~ .@areg      :=      0
     426:  00:0F9F                    ~             else
     426:  00:0F9F                    ~             db      op1,op2,op3,op4,0
     426:  00:0F9F                    ~ .@areg      :=      .@areg | a
     426:  00:0F9F                    ~             endif
     426:  00:0F9F                    ~ 
     426:  00:0F9F                    ~             else
     426:  00:0F9F  00 00 00 00       >             db      op1,op2,op3,op4
     426:  00:0FA3                    >             endif
     426:  00:0FA3                    > 
     426:  00:0FA3  00                >             db      f
     426:  00:0FA4                    > 
     426:  00:0FA4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     426:  00:0FA4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     426:  00:0FA4                    ~             else
     426:  00:0FA4  FF                >             db      a
     426:  00:0FA5                    >             endif
     426:  00:0FA5                    > 
     426:  00:0FA5                    >             dw      bc,de,hl,ix,iy
     426:  00:0FA5  00 00 00 00 00 00 00 00 00 00 
     426:  00:0FAF  00 00             >             dw      mem
     426:  00:0FB1  00 00             >             dw      sp
     426:  00:0FB3                    > 
     426:  00:0FB3  (00:0035)         > .@veccount := .@veccount+1
     426:  00:0FB3                    > 
     427:  00:0FB3                                  vec     0x00,0xff,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     427:  00:0FB3                    > 
     427:  00:0FB3                    >             if      postccf
     427:  00:0FB3                    ~ 
     427:  00:0FB3                    ~             if      ( .@veccount % 3 ) == 0
     427:  00:0FB3                    ~             inst    op1,op2,op3,op4,tail
     427:  00:0FB3                    ~ .@areg      :=      0
     427:  00:0FB3                    ~             else
     427:  00:0FB3                    ~             db      op1,op2,op3,op4,0
     427:  00:0FB3                    ~ .@areg      :=      .@areg | a
     427:  00:0FB3                    ~             endif
     427:  00:0FB3                    ~ 
     427:  00:0FB3                    ~             else
     427:  00:0FB3  00 FF 00 00       >             db      op1,op2,op3,op4
     427:  00:0FB7                    >             endif
     427:  00:0FB7                    > 
     427:  00:0FB7  FF                >             db      f
     427:  00:0FB8                    > 
     427:  00:0FB8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     427:  00:0FB8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     427:  00:0FB8                    ~             else
     427:  00:0FB8  00                >             db      a
     427:  00:0FB9                    >             endif
     427:  00:0FB9                    > 
     427:  00:0FB9                    >             dw      bc,de,hl,ix,iy
     427:  00:0FB9  00 00 00 00 00 00 00 00 00 00 
     427:  00:0FC3  00 00             >             dw      mem
     427:  00:0FC5  00 00             >             dw      sp
     427:  00:0FC7                    > 
     427:  00:0FC7  (00:0036)         > .@veccount := .@veccount+1
     427:  00:0FC7                    > 
     428:  00:0FC7                                  crcs    allflags,0x1330f710,all,0x344db49a,docflags,0x8e181222,doc,0x48c51db7,ccf,0x4d1c8c24,mptr,0xd5aefd16
     428:  00:0FC7                    >             if      postccf
     428:  00:0FC7                    ~             ddbe    ccf
     428:  00:0FC7                    ~             elseif  memptr
     428:  00:0FC7                    ~             ddbe    mptr
     428:  00:0FC7                    ~             else
     428:  00:0FC7                    >             if      maskflags
     428:  00:0FC7                    >             if      onlyflags
     428:  00:0FC7                    ~             ddbe    docflags
     428:  00:0FC7                    ~             else
     428:  00:0FC7                    >             ddbe    doc
     428:  00:0FC7  48                >             db      (n>>24)&0xff
     428:  00:0FC8  C5                >             db      (n>>16)&0xff
     428:  00:0FC9  1D                >             db      (n>>8)&0xff
     428:  00:0FCA  B7                >             db      n&0xff
     428:  00:0FCB                    >             endif
     428:  00:0FCB                    >             else
     428:  00:0FCB                    ~             if      onlyflags
     428:  00:0FCB                    ~             ddbe    allflags
     428:  00:0FCB                    ~             else
     428:  00:0FCB                    ~             ddbe    all
     428:  00:0FCB                    ~             endif
     428:  00:0FCB                    ~             endif
     428:  00:0FCB                    >             endif
     429:  00:0FCB                                  name    "AND N"
     429:  00:0FCB  41 4E 44 20 4E 00 >             dz      n
     430:  00:0FD1                      
     431:  00:0FD1                      .xor_n      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     431:  00:0FD1                    >             if      maskflags
     431:  00:0FD1                    >             db8     s,z,f5,hc,f3,pv,n,c
     431:  00:0FD1  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     431:  00:0FD2                    >             else
     431:  00:0FD2                    ~             db      0xff
     431:  00:0FD2                    ~             endif
     432:  00:0FD2                                  vec     0xee,0x00,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     432:  00:0FD2                    > 
     432:  00:0FD2                    >             if      postccf
     432:  00:0FD2                    ~ 
     432:  00:0FD2                    ~             if      ( .@veccount % 3 ) == 0
     432:  00:0FD2                    ~             inst    op1,op2,op3,op4,tail
     432:  00:0FD2                    ~ .@areg      :=      0
     432:  00:0FD2                    ~             else
     432:  00:0FD2                    ~             db      op1,op2,op3,op4,0
     432:  00:0FD2                    ~ .@areg      :=      .@areg | a
     432:  00:0FD2                    ~             endif
     432:  00:0FD2                    ~ 
     432:  00:0FD2                    ~             else
     432:  00:0FD2  EE 00 00 00       >             db      op1,op2,op3,op4
     432:  00:0FD6                    >             endif
     432:  00:0FD6                    > 
     432:  00:0FD6  FF                >             db      f
     432:  00:0FD7                    > 
     432:  00:0FD7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     432:  00:0FD7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     432:  00:0FD7                    ~             else
     432:  00:0FD7  AA                >             db      a
     432:  00:0FD8                    >             endif
     432:  00:0FD8                    > 
     432:  00:0FD8                    >             dw      bc,de,hl,ix,iy
     432:  00:0FD8  CC BB EE DD 11 44 88 DD 77 FD 
     432:  00:0FE2  34 12             >             dw      mem
     432:  00:0FE4  00 C0             >             dw      sp
     432:  00:0FE6                    > 
     432:  00:0FE6  (00:0037)         > .@veccount := .@veccount+1
     432:  00:0FE6                    > 
     433:  00:0FE6                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     433:  00:0FE6                    > 
     433:  00:0FE6                    >             if      postccf
     433:  00:0FE6                    ~ 
     433:  00:0FE6                    ~             if      ( .@veccount % 3 ) == 0
     433:  00:0FE6                    ~             inst    op1,op2,op3,op4,tail
     433:  00:0FE6                    ~ .@areg      :=      0
     433:  00:0FE6                    ~             else
     433:  00:0FE6                    ~             db      op1,op2,op3,op4,0
     433:  00:0FE6                    ~ .@areg      :=      .@areg | a
     433:  00:0FE6                    ~             endif
     433:  00:0FE6                    ~ 
     433:  00:0FE6                    ~             else
     433:  00:0FE6  00 00 00 00       >             db      op1,op2,op3,op4
     433:  00:0FEA                    >             endif
     433:  00:0FEA                    > 
     433:  00:0FEA  00                >             db      f
     433:  00:0FEB                    > 
     433:  00:0FEB                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     433:  00:0FEB                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     433:  00:0FEB                    ~             else
     433:  00:0FEB  FF                >             db      a
     433:  00:0FEC                    >             endif
     433:  00:0FEC                    > 
     433:  00:0FEC                    >             dw      bc,de,hl,ix,iy
     433:  00:0FEC  00 00 00 00 00 00 00 00 00 00 
     433:  00:0FF6  00 00             >             dw      mem
     433:  00:0FF8  00 00             >             dw      sp
     433:  00:0FFA                    > 
     433:  00:0FFA  (00:0038)         > .@veccount := .@veccount+1
     433:  00:0FFA                    > 
     434:  00:0FFA                                  vec     0x00,0xff,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     434:  00:0FFA                    > 
     434:  00:0FFA                    >             if      postccf
     434:  00:0FFA                    ~ 
     434:  00:0FFA                    ~             if      ( .@veccount % 3 ) == 0
     434:  00:0FFA                    ~             inst    op1,op2,op3,op4,tail
     434:  00:0FFA                    ~ .@areg      :=      0
     434:  00:0FFA                    ~             else
     434:  00:0FFA                    ~             db      op1,op2,op3,op4,0
     434:  00:0FFA                    ~ .@areg      :=      .@areg | a
     434:  00:0FFA                    ~             endif
     434:  00:0FFA                    ~ 
     434:  00:0FFA                    ~             else
     434:  00:0FFA  00 FF 00 00       >             db      op1,op2,op3,op4
     434:  00:0FFE                    >             endif
     434:  00:0FFE                    > 
     434:  00:0FFE  FF                >             db      f
     434:  00:0FFF                    > 
     434:  00:0FFF                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     434:  00:0FFF                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     434:  00:0FFF                    ~             else
     434:  00:0FFF  00                >             db      a
     434:  00:1000                    >             endif
     434:  00:1000                    > 
     434:  00:1000                    >             dw      bc,de,hl,ix,iy
     434:  00:1000  00 00 00 00 00 00 00 00 00 00 
     434:  00:100A  00 00             >             dw      mem
     434:  00:100C  00 00             >             dw      sp
     434:  00:100E                    > 
     434:  00:100E  (00:0039)         > .@veccount := .@veccount+1
     434:  00:100E                    > 
     435:  00:100E                                  crcs    allflags,0xa39216ec,all,0x0e8a64f8,docflags,0x2f5e8c7c,doc,0x4a8b89b9,ccf,0xf37b322f,mptr,0xd5aefd16
     435:  00:100E                    >             if      postccf
     435:  00:100E                    ~             ddbe    ccf
     435:  00:100E                    ~             elseif  memptr
     435:  00:100E                    ~             ddbe    mptr
     435:  00:100E                    ~             else
     435:  00:100E                    >             if      maskflags
     435:  00:100E                    >             if      onlyflags
     435:  00:100E                    ~             ddbe    docflags
     435:  00:100E                    ~             else
     435:  00:100E                    >             ddbe    doc
     435:  00:100E  4A                >             db      (n>>24)&0xff
     435:  00:100F  8B                >             db      (n>>16)&0xff
     435:  00:1010  89                >             db      (n>>8)&0xff
     435:  00:1011  B9                >             db      n&0xff
     435:  00:1012                    >             endif
     435:  00:1012                    >             else
     435:  00:1012                    ~             if      onlyflags
     435:  00:1012                    ~             ddbe    allflags
     435:  00:1012                    ~             else
     435:  00:1012                    ~             ddbe    all
     435:  00:1012                    ~             endif
     435:  00:1012                    ~             endif
     435:  00:1012                    >             endif
     436:  00:1012                                  name    "XOR N"
     436:  00:1012  58 4F 52 20 4E 00 >             dz      n
     437:  00:1018                      
     438:  00:1018                      .or_n       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     438:  00:1018                    >             if      maskflags
     438:  00:1018                    >             db8     s,z,f5,hc,f3,pv,n,c
     438:  00:1018  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     438:  00:1019                    >             else
     438:  00:1019                    ~             db      0xff
     438:  00:1019                    ~             endif
     439:  00:1019                                  vec     0xf6,0x00,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     439:  00:1019                    > 
     439:  00:1019                    >             if      postccf
     439:  00:1019                    ~ 
     439:  00:1019                    ~             if      ( .@veccount % 3 ) == 0
     439:  00:1019                    ~             inst    op1,op2,op3,op4,tail
     439:  00:1019                    ~ .@areg      :=      0
     439:  00:1019                    ~             else
     439:  00:1019                    ~             db      op1,op2,op3,op4,0
     439:  00:1019                    ~ .@areg      :=      .@areg | a
     439:  00:1019                    ~             endif
     439:  00:1019                    ~ 
     439:  00:1019                    ~             else
     439:  00:1019  F6 00 00 00       >             db      op1,op2,op3,op4
     439:  00:101D                    >             endif
     439:  00:101D                    > 
     439:  00:101D  FF                >             db      f
     439:  00:101E                    > 
     439:  00:101E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     439:  00:101E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     439:  00:101E                    ~             else
     439:  00:101E  AA                >             db      a
     439:  00:101F                    >             endif
     439:  00:101F                    > 
     439:  00:101F                    >             dw      bc,de,hl,ix,iy
     439:  00:101F  CC BB EE DD 11 44 88 DD 77 FD 
     439:  00:1029  34 12             >             dw      mem
     439:  00:102B  00 C0             >             dw      sp
     439:  00:102D                    > 
     439:  00:102D  (00:003A)         > .@veccount := .@veccount+1
     439:  00:102D                    > 
     440:  00:102D                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     440:  00:102D                    > 
     440:  00:102D                    >             if      postccf
     440:  00:102D                    ~ 
     440:  00:102D                    ~             if      ( .@veccount % 3 ) == 0
     440:  00:102D                    ~             inst    op1,op2,op3,op4,tail
     440:  00:102D                    ~ .@areg      :=      0
     440:  00:102D                    ~             else
     440:  00:102D                    ~             db      op1,op2,op3,op4,0
     440:  00:102D                    ~ .@areg      :=      .@areg | a
     440:  00:102D                    ~             endif
     440:  00:102D                    ~ 
     440:  00:102D                    ~             else
     440:  00:102D  00 00 00 00       >             db      op1,op2,op3,op4
     440:  00:1031                    >             endif
     440:  00:1031                    > 
     440:  00:1031  00                >             db      f
     440:  00:1032                    > 
     440:  00:1032                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     440:  00:1032                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     440:  00:1032                    ~             else
     440:  00:1032  FF                >             db      a
     440:  00:1033                    >             endif
     440:  00:1033                    > 
     440:  00:1033                    >             dw      bc,de,hl,ix,iy
     440:  00:1033  00 00 00 00 00 00 00 00 00 00 
     440:  00:103D  00 00             >             dw      mem
     440:  00:103F  00 00             >             dw      sp
     440:  00:1041                    > 
     440:  00:1041  (00:003B)         > .@veccount := .@veccount+1
     440:  00:1041                    > 
     441:  00:1041                                  vec     0x00,0xff,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     441:  00:1041                    > 
     441:  00:1041                    >             if      postccf
     441:  00:1041                    ~ 
     441:  00:1041                    ~             if      ( .@veccount % 3 ) == 0
     441:  00:1041                    ~             inst    op1,op2,op3,op4,tail
     441:  00:1041                    ~ .@areg      :=      0
     441:  00:1041                    ~             else
     441:  00:1041                    ~             db      op1,op2,op3,op4,0
     441:  00:1041                    ~ .@areg      :=      .@areg | a
     441:  00:1041                    ~             endif
     441:  00:1041                    ~ 
     441:  00:1041                    ~             else
     441:  00:1041  00 FF 00 00       >             db      op1,op2,op3,op4
     441:  00:1045                    >             endif
     441:  00:1045                    > 
     441:  00:1045  FF                >             db      f
     441:  00:1046                    > 
     441:  00:1046                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     441:  00:1046                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     441:  00:1046                    ~             else
     441:  00:1046  00                >             db      a
     441:  00:1047                    >             endif
     441:  00:1047                    > 
     441:  00:1047                    >             dw      bc,de,hl,ix,iy
     441:  00:1047  00 00 00 00 00 00 00 00 00 00 
     441:  00:1051  00 00             >             dw      mem
     441:  00:1053  00 00             >             dw      sp
     441:  00:1055                    > 
     441:  00:1055  (00:003C)         > .@veccount := .@veccount+1
     441:  00:1055                    > 
     442:  00:1055                                  crcs    allflags,0x927c68c0,all,0x984e7d2f,docflags,0x83981762,doc,0xa0c73943,ccf,0xc2954c03,mptr,0xd5aefd16
     442:  00:1055                    >             if      postccf
     442:  00:1055                    ~             ddbe    ccf
     442:  00:1055                    ~             elseif  memptr
     442:  00:1055                    ~             ddbe    mptr
     442:  00:1055                    ~             else
     442:  00:1055                    >             if      maskflags
     442:  00:1055                    >             if      onlyflags
     442:  00:1055                    ~             ddbe    docflags
     442:  00:1055                    ~             else
     442:  00:1055                    >             ddbe    doc
     442:  00:1055  A0                >             db      (n>>24)&0xff
     442:  00:1056  C7                >             db      (n>>16)&0xff
     442:  00:1057  39                >             db      (n>>8)&0xff
     442:  00:1058  43                >             db      n&0xff
     442:  00:1059                    >             endif
     442:  00:1059                    >             else
     442:  00:1059                    ~             if      onlyflags
     442:  00:1059                    ~             ddbe    allflags
     442:  00:1059                    ~             else
     442:  00:1059                    ~             ddbe    all
     442:  00:1059                    ~             endif
     442:  00:1059                    ~             endif
     442:  00:1059                    >             endif
     443:  00:1059                                  name    "OR N"
     443:  00:1059  4F 52 20 4E 00    >             dz      n
     444:  00:105E                      
     445:  00:105E                      .cp_n       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     445:  00:105E                    >             if      maskflags
     445:  00:105E                    >             db8     s,z,f5,hc,f3,pv,n,c
     445:  00:105E  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     445:  00:105F                    >             else
     445:  00:105F                    ~             db      0xff
     445:  00:105F                    ~             endif
     446:  00:105F                                  vec     0xfe,0x00,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     446:  00:105F                    > 
     446:  00:105F                    >             if      postccf
     446:  00:105F                    ~ 
     446:  00:105F                    ~             if      ( .@veccount % 3 ) == 0
     446:  00:105F                    ~             inst    op1,op2,op3,op4,tail
     446:  00:105F                    ~ .@areg      :=      0
     446:  00:105F                    ~             else
     446:  00:105F                    ~             db      op1,op2,op3,op4,0
     446:  00:105F                    ~ .@areg      :=      .@areg | a
     446:  00:105F                    ~             endif
     446:  00:105F                    ~ 
     446:  00:105F                    ~             else
     446:  00:105F  FE 00 00 00       >             db      op1,op2,op3,op4
     446:  00:1063                    >             endif
     446:  00:1063                    > 
     446:  00:1063  FF                >             db      f
     446:  00:1064                    > 
     446:  00:1064                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     446:  00:1064                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     446:  00:1064                    ~             else
     446:  00:1064  AA                >             db      a
     446:  00:1065                    >             endif
     446:  00:1065                    > 
     446:  00:1065                    >             dw      bc,de,hl,ix,iy
     446:  00:1065  CC BB EE DD 11 44 88 DD 77 FD 
     446:  00:106F  34 12             >             dw      mem
     446:  00:1071  00 C0             >             dw      sp
     446:  00:1073                    > 
     446:  00:1073  (00:003D)         > .@veccount := .@veccount+1
     446:  00:1073                    > 
     447:  00:1073                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     447:  00:1073                    > 
     447:  00:1073                    >             if      postccf
     447:  00:1073                    ~ 
     447:  00:1073                    ~             if      ( .@veccount % 3 ) == 0
     447:  00:1073                    ~             inst    op1,op2,op3,op4,tail
     447:  00:1073                    ~ .@areg      :=      0
     447:  00:1073                    ~             else
     447:  00:1073                    ~             db      op1,op2,op3,op4,0
     447:  00:1073                    ~ .@areg      :=      .@areg | a
     447:  00:1073                    ~             endif
     447:  00:1073                    ~ 
     447:  00:1073                    ~             else
     447:  00:1073  00 00 00 00       >             db      op1,op2,op3,op4
     447:  00:1077                    >             endif
     447:  00:1077                    > 
     447:  00:1077  00                >             db      f
     447:  00:1078                    > 
     447:  00:1078                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     447:  00:1078                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     447:  00:1078                    ~             else
     447:  00:1078  FF                >             db      a
     447:  00:1079                    >             endif
     447:  00:1079                    > 
     447:  00:1079                    >             dw      bc,de,hl,ix,iy
     447:  00:1079  00 00 00 00 00 00 00 00 00 00 
     447:  00:1083  00 00             >             dw      mem
     447:  00:1085  00 00             >             dw      sp
     447:  00:1087                    > 
     447:  00:1087  (00:003E)         > .@veccount := .@veccount+1
     447:  00:1087                    > 
     448:  00:1087                                  vec     0x00,0xff,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     448:  00:1087                    > 
     448:  00:1087                    >             if      postccf
     448:  00:1087                    ~ 
     448:  00:1087                    ~             if      ( .@veccount % 3 ) == 0
     448:  00:1087                    ~             inst    op1,op2,op3,op4,tail
     448:  00:1087                    ~ .@areg      :=      0
     448:  00:1087                    ~             else
     448:  00:1087                    ~             db      op1,op2,op3,op4,0
     448:  00:1087                    ~ .@areg      :=      .@areg | a
     448:  00:1087                    ~             endif
     448:  00:1087                    ~ 
     448:  00:1087                    ~             else
     448:  00:1087  00 FF 00 00       >             db      op1,op2,op3,op4
     448:  00:108B                    >             endif
     448:  00:108B                    > 
     448:  00:108B  FF                >             db      f
     448:  00:108C                    > 
     448:  00:108C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     448:  00:108C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     448:  00:108C                    ~             else
     448:  00:108C  00                >             db      a
     448:  00:108D                    >             endif
     448:  00:108D                    > 
     448:  00:108D                    >             dw      bc,de,hl,ix,iy
     448:  00:108D  00 00 00 00 00 00 00 00 00 00 
     448:  00:1097  00 00             >             dw      mem
     448:  00:1099  00 00             >             dw      sp
     448:  00:109B                    > 
     448:  00:109B  (00:003F)         > .@veccount := .@veccount+1
     448:  00:109B                    > 
     449:  00:109B                                  crcs    allflags,0xb727231e,all,0xd714639b,docflags,0xbd411ef5,doc,0xe811d64d,ccf,0x115df86a,mptr,0xfd687592
     449:  00:109B                    >             if      postccf
     449:  00:109B                    ~             ddbe    ccf
     449:  00:109B                    ~             elseif  memptr
     449:  00:109B                    ~             ddbe    mptr
     449:  00:109B                    ~             else
     449:  00:109B                    >             if      maskflags
     449:  00:109B                    >             if      onlyflags
     449:  00:109B                    ~             ddbe    docflags
     449:  00:109B                    ~             else
     449:  00:109B                    >             ddbe    doc
     449:  00:109B  E8                >             db      (n>>24)&0xff
     449:  00:109C  11                >             db      (n>>16)&0xff
     449:  00:109D  D6                >             db      (n>>8)&0xff
     449:  00:109E  4D                >             db      n&0xff
     449:  00:109F                    >             endif
     449:  00:109F                    >             else
     449:  00:109F                    ~             if      onlyflags
     449:  00:109F                    ~             ddbe    allflags
     449:  00:109F                    ~             else
     449:  00:109F                    ~             ddbe    all
     449:  00:109F                    ~             endif
     449:  00:109F                    ~             endif
     449:  00:109F                    >             endif
     450:  00:109F                                  name    "CP N"
     450:  00:109F  43 50 20 4E 00    >             dz      n
     451:  00:10A4                      
     452:  00:10A4                      .alo_a_a    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     452:  00:10A4                    >             if      maskflags
     452:  00:10A4                    >             db8     s,z,f5,hc,f3,pv,n,c
     452:  00:10A4  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     452:  00:10A5                    >             else
     452:  00:10A5                    ~             db      0xff
     452:  00:10A5                    ~             endif
     453:  00:10A5                                  vec     0x87,stop,0x00,0x00,mem,0x1234,a,0x00,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     453:  00:10A5                    > 
     453:  00:10A5                    >             if      postccf
     453:  00:10A5                    ~ 
     453:  00:10A5                    ~             if      ( .@veccount % 3 ) == 0
     453:  00:10A5                    ~             inst    op1,op2,op3,op4,tail
     453:  00:10A5                    ~ .@areg      :=      0
     453:  00:10A5                    ~             else
     453:  00:10A5                    ~             db      op1,op2,op3,op4,0
     453:  00:10A5                    ~ .@areg      :=      .@areg | a
     453:  00:10A5                    ~             endif
     453:  00:10A5                    ~ 
     453:  00:10A5                    ~             else
     453:  00:10A5  87 00 00 00       >             db      op1,op2,op3,op4
     453:  00:10A9                    >             endif
     453:  00:10A9                    > 
     453:  00:10A9  FF                >             db      f
     453:  00:10AA                    > 
     453:  00:10AA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     453:  00:10AA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     453:  00:10AA                    ~             else
     453:  00:10AA  00                >             db      a
     453:  00:10AB                    >             endif
     453:  00:10AB                    > 
     453:  00:10AB                    >             dw      bc,de,hl,ix,iy
     453:  00:10AB  CC BB EE DD 11 44 88 DD 77 FD 
     453:  00:10B5  34 12             >             dw      mem
     453:  00:10B7  00 C0             >             dw      sp
     453:  00:10B9                    > 
     453:  00:10B9  (00:0040)         > .@veccount := .@veccount+1
     453:  00:10B9                    > 
     454:  00:10B9                                  vec     0x38,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     454:  00:10B9                    > 
     454:  00:10B9                    >             if      postccf
     454:  00:10B9                    ~ 
     454:  00:10B9                    ~             if      ( .@veccount % 3 ) == 0
     454:  00:10B9                    ~             inst    op1,op2,op3,op4,tail
     454:  00:10B9                    ~ .@areg      :=      0
     454:  00:10B9                    ~             else
     454:  00:10B9                    ~             db      op1,op2,op3,op4,0
     454:  00:10B9                    ~ .@areg      :=      .@areg | a
     454:  00:10B9                    ~             endif
     454:  00:10B9                    ~ 
     454:  00:10B9                    ~             else
     454:  00:10B9  38 00 00 00       >             db      op1,op2,op3,op4
     454:  00:10BD                    >             endif
     454:  00:10BD                    > 
     454:  00:10BD  00                >             db      f
     454:  00:10BE                    > 
     454:  00:10BE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     454:  00:10BE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     454:  00:10BE                    ~             else
     454:  00:10BE  FF                >             db      a
     454:  00:10BF                    >             endif
     454:  00:10BF                    > 
     454:  00:10BF                    >             dw      bc,de,hl,ix,iy
     454:  00:10BF  00 00 00 00 00 00 00 00 00 00 
     454:  00:10C9  00 00             >             dw      mem
     454:  00:10CB  00 00             >             dw      sp
     454:  00:10CD                    > 
     454:  00:10CD  (00:0041)         > .@veccount := .@veccount+1
     454:  00:10CD                    > 
     455:  00:10CD                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     455:  00:10CD                    > 
     455:  00:10CD                    >             if      postccf
     455:  00:10CD                    ~ 
     455:  00:10CD                    ~             if      ( .@veccount % 3 ) == 0
     455:  00:10CD                    ~             inst    op1,op2,op3,op4,tail
     455:  00:10CD                    ~ .@areg      :=      0
     455:  00:10CD                    ~             else
     455:  00:10CD                    ~             db      op1,op2,op3,op4,0
     455:  00:10CD                    ~ .@areg      :=      .@areg | a
     455:  00:10CD                    ~             endif
     455:  00:10CD                    ~ 
     455:  00:10CD                    ~             else
     455:  00:10CD  00 00 00 00       >             db      op1,op2,op3,op4
     455:  00:10D1                    >             endif
     455:  00:10D1                    > 
     455:  00:10D1  FF                >             db      f
     455:  00:10D2                    > 
     455:  00:10D2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     455:  00:10D2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     455:  00:10D2                    ~             else
     455:  00:10D2  00                >             db      a
     455:  00:10D3                    >             endif
     455:  00:10D3                    > 
     455:  00:10D3                    >             dw      bc,de,hl,ix,iy
     455:  00:10D3  00 00 00 00 00 00 00 00 00 00 
     455:  00:10DD  00 00             >             dw      mem
     455:  00:10DF  00 00             >             dw      sp
     455:  00:10E1                    > 
     455:  00:10E1  (00:0042)         > .@veccount := .@veccount+1
     455:  00:10E1                    > 
     456:  00:10E1                                  crcs    allflags,0x7bf17601,all,0x819740db,docflags,0x2a38d86c,doc,0xc8056bb1,ccf,0x5ba4549a,mptr,0x8288f8b5
     456:  00:10E1                    >             if      postccf
     456:  00:10E1                    ~             ddbe    ccf
     456:  00:10E1                    ~             elseif  memptr
     456:  00:10E1                    ~             ddbe    mptr
     456:  00:10E1                    ~             else
     456:  00:10E1                    >             if      maskflags
     456:  00:10E1                    >             if      onlyflags
     456:  00:10E1                    ~             ddbe    docflags
     456:  00:10E1                    ~             else
     456:  00:10E1                    >             ddbe    doc
     456:  00:10E1  C8                >             db      (n>>24)&0xff
     456:  00:10E2  05                >             db      (n>>16)&0xff
     456:  00:10E3  6B                >             db      (n>>8)&0xff
     456:  00:10E4  B1                >             db      n&0xff
     456:  00:10E5                    >             endif
     456:  00:10E5                    >             else
     456:  00:10E5                    ~             if      onlyflags
     456:  00:10E5                    ~             ddbe    allflags
     456:  00:10E5                    ~             else
     456:  00:10E5                    ~             ddbe    all
     456:  00:10E5                    ~             endif
     456:  00:10E5                    ~             endif
     456:  00:10E5                    >             endif
     457:  00:10E5                                  name    "ALO A,A"
     457:  00:10E5                    >             dz      n
     457:  00:10E5  41 4C 4F 20 41 2C 41 00 
     458:  00:10ED                      
     459:  00:10ED                      .alo_a_b_c  flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     459:  00:10ED                    >             if      maskflags
     459:  00:10ED                    >             db8     s,z,f5,hc,f3,pv,n,c
     459:  00:10ED  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     459:  00:10EE                    >             else
     459:  00:10EE                    ~             db      0xff
     459:  00:10EE                    ~             endif
     460:  00:10EE                                  vec     0x80,stop,0x00,0x00,mem,0x1234,a,0x00,f,0xff,bc,0x0000,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     460:  00:10EE                    > 
     460:  00:10EE                    >             if      postccf
     460:  00:10EE                    ~ 
     460:  00:10EE                    ~             if      ( .@veccount % 3 ) == 0
     460:  00:10EE                    ~             inst    op1,op2,op3,op4,tail
     460:  00:10EE                    ~ .@areg      :=      0
     460:  00:10EE                    ~             else
     460:  00:10EE                    ~             db      op1,op2,op3,op4,0
     460:  00:10EE                    ~ .@areg      :=      .@areg | a
     460:  00:10EE                    ~             endif
     460:  00:10EE                    ~ 
     460:  00:10EE                    ~             else
     460:  00:10EE  80 00 00 00       >             db      op1,op2,op3,op4
     460:  00:10F2                    >             endif
     460:  00:10F2                    > 
     460:  00:10F2  FF                >             db      f
     460:  00:10F3                    > 
     460:  00:10F3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     460:  00:10F3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     460:  00:10F3                    ~             else
     460:  00:10F3  00                >             db      a
     460:  00:10F4                    >             endif
     460:  00:10F4                    > 
     460:  00:10F4                    >             dw      bc,de,hl,ix,iy
     460:  00:10F4  00 00 EE DD 11 44 88 DD 77 FD 
     460:  00:10FE  34 12             >             dw      mem
     460:  00:1100  00 C0             >             dw      sp
     460:  00:1102                    > 
     460:  00:1102  (00:0043)         > .@veccount := .@veccount+1
     460:  00:1102                    > 
     461:  00:1102                                  vec     0x39,0x00,0x00,0x00,mem,0x0000,a,0xc8,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     461:  00:1102                    > 
     461:  00:1102                    >             if      postccf
     461:  00:1102                    ~ 
     461:  00:1102                    ~             if      ( .@veccount % 3 ) == 0
     461:  00:1102                    ~             inst    op1,op2,op3,op4,tail
     461:  00:1102                    ~ .@areg      :=      0
     461:  00:1102                    ~             else
     461:  00:1102                    ~             db      op1,op2,op3,op4,0
     461:  00:1102                    ~ .@areg      :=      .@areg | a
     461:  00:1102                    ~             endif
     461:  00:1102                    ~ 
     461:  00:1102                    ~             else
     461:  00:1102  39 00 00 00       >             db      op1,op2,op3,op4
     461:  00:1106                    >             endif
     461:  00:1106                    > 
     461:  00:1106  00                >             db      f
     461:  00:1107                    > 
     461:  00:1107                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     461:  00:1107                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     461:  00:1107                    ~             else
     461:  00:1107  C8                >             db      a
     461:  00:1108                    >             endif
     461:  00:1108                    > 
     461:  00:1108                    >             dw      bc,de,hl,ix,iy
     461:  00:1108  00 00 00 00 00 00 00 00 00 00 
     461:  00:1112  00 00             >             dw      mem
     461:  00:1114  00 00             >             dw      sp
     461:  00:1116                    > 
     461:  00:1116  (00:0044)         > .@veccount := .@veccount+1
     461:  00:1116                    > 
     462:  00:1116                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x37,f,0xff,bc,0xffff,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     462:  00:1116                    > 
     462:  00:1116                    >             if      postccf
     462:  00:1116                    ~ 
     462:  00:1116                    ~             if      ( .@veccount % 3 ) == 0
     462:  00:1116                    ~             inst    op1,op2,op3,op4,tail
     462:  00:1116                    ~ .@areg      :=      0
     462:  00:1116                    ~             else
     462:  00:1116                    ~             db      op1,op2,op3,op4,0
     462:  00:1116                    ~ .@areg      :=      .@areg | a
     462:  00:1116                    ~             endif
     462:  00:1116                    ~ 
     462:  00:1116                    ~             else
     462:  00:1116  00 00 00 00       >             db      op1,op2,op3,op4
     462:  00:111A                    >             endif
     462:  00:111A                    > 
     462:  00:111A  FF                >             db      f
     462:  00:111B                    > 
     462:  00:111B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     462:  00:111B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     462:  00:111B                    ~             else
     462:  00:111B  37                >             db      a
     462:  00:111C                    >             endif
     462:  00:111C                    > 
     462:  00:111C                    >             dw      bc,de,hl,ix,iy
     462:  00:111C  FF FF 00 00 00 00 00 00 00 00 
     462:  00:1126  00 00             >             dw      mem
     462:  00:1128  00 00             >             dw      sp
     462:  00:112A                    > 
     462:  00:112A  (00:0045)         > .@veccount := .@veccount+1
     462:  00:112A                    > 
     463:  00:112A                                  crcs    allflags,0xaf8b1bce,all,0x3b2d5d84,docflags,0xc18f696f,doc,0xe24caea3,ccf,0x9499283b,mptr,0x88db2720
     463:  00:112A                    >             if      postccf
     463:  00:112A                    ~             ddbe    ccf
     463:  00:112A                    ~             elseif  memptr
     463:  00:112A                    ~             ddbe    mptr
     463:  00:112A                    ~             else
     463:  00:112A                    >             if      maskflags
     463:  00:112A                    >             if      onlyflags
     463:  00:112A                    ~             ddbe    docflags
     463:  00:112A                    ~             else
     463:  00:112A                    >             ddbe    doc
     463:  00:112A  E2                >             db      (n>>24)&0xff
     463:  00:112B  4C                >             db      (n>>16)&0xff
     463:  00:112C  AE                >             db      (n>>8)&0xff
     463:  00:112D  A3                >             db      n&0xff
     463:  00:112E                    >             endif
     463:  00:112E                    >             else
     463:  00:112E                    ~             if      onlyflags
     463:  00:112E                    ~             ddbe    allflags
     463:  00:112E                    ~             else
     463:  00:112E                    ~             ddbe    all
     463:  00:112E                    ~             endif
     463:  00:112E                    ~             endif
     463:  00:112E                    >             endif
     464:  00:112E                                  name    "ALO A,[B,C]"
     464:  00:112E                    >             dz      n
     464:  00:112E  41 4C 4F 20 41 2C 5B 42 2C 43 5D 00 
     465:  00:113A                      
     466:  00:113A                      .alo_a_d_e  flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     466:  00:113A                    >             if      maskflags
     466:  00:113A                    >             db8     s,z,f5,hc,f3,pv,n,c
     466:  00:113A  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     466:  00:113B                    >             else
     466:  00:113B                    ~             db      0xff
     466:  00:113B                    ~             endif
     467:  00:113B                                  vec     0x82,stop,0x00,0x00,mem,0x1234,a,0x00,f,0xff,bc,0xbbcc,de,0x0000,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     467:  00:113B                    > 
     467:  00:113B                    >             if      postccf
     467:  00:113B                    ~ 
     467:  00:113B                    ~             if      ( .@veccount % 3 ) == 0
     467:  00:113B                    ~             inst    op1,op2,op3,op4,tail
     467:  00:113B                    ~ .@areg      :=      0
     467:  00:113B                    ~             else
     467:  00:113B                    ~             db      op1,op2,op3,op4,0
     467:  00:113B                    ~ .@areg      :=      .@areg | a
     467:  00:113B                    ~             endif
     467:  00:113B                    ~ 
     467:  00:113B                    ~             else
     467:  00:113B  82 00 00 00       >             db      op1,op2,op3,op4
     467:  00:113F                    >             endif
     467:  00:113F                    > 
     467:  00:113F  FF                >             db      f
     467:  00:1140                    > 
     467:  00:1140                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     467:  00:1140                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     467:  00:1140                    ~             else
     467:  00:1140  00                >             db      a
     467:  00:1141                    >             endif
     467:  00:1141                    > 
     467:  00:1141                    >             dw      bc,de,hl,ix,iy
     467:  00:1141  CC BB 00 00 11 44 88 DD 77 FD 
     467:  00:114B  34 12             >             dw      mem
     467:  00:114D  00 C0             >             dw      sp
     467:  00:114F                    > 
     467:  00:114F  (00:0046)         > .@veccount := .@veccount+1
     467:  00:114F                    > 
     468:  00:114F                                  vec     0x39,0x00,0x00,0x00,mem,0x0000,a,0xc8,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     468:  00:114F                    > 
     468:  00:114F                    >             if      postccf
     468:  00:114F                    ~ 
     468:  00:114F                    ~             if      ( .@veccount % 3 ) == 0
     468:  00:114F                    ~             inst    op1,op2,op3,op4,tail
     468:  00:114F                    ~ .@areg      :=      0
     468:  00:114F                    ~             else
     468:  00:114F                    ~             db      op1,op2,op3,op4,0
     468:  00:114F                    ~ .@areg      :=      .@areg | a
     468:  00:114F                    ~             endif
     468:  00:114F                    ~ 
     468:  00:114F                    ~             else
     468:  00:114F  39 00 00 00       >             db      op1,op2,op3,op4
     468:  00:1153                    >             endif
     468:  00:1153                    > 
     468:  00:1153  00                >             db      f
     468:  00:1154                    > 
     468:  00:1154                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     468:  00:1154                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     468:  00:1154                    ~             else
     468:  00:1154  C8                >             db      a
     468:  00:1155                    >             endif
     468:  00:1155                    > 
     468:  00:1155                    >             dw      bc,de,hl,ix,iy
     468:  00:1155  00 00 00 00 00 00 00 00 00 00 
     468:  00:115F  00 00             >             dw      mem
     468:  00:1161  00 00             >             dw      sp
     468:  00:1163                    > 
     468:  00:1163  (00:0047)         > .@veccount := .@veccount+1
     468:  00:1163                    > 
     469:  00:1163                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x37,f,0xff,bc,0x0000,de,0xffff,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     469:  00:1163                    > 
     469:  00:1163                    >             if      postccf
     469:  00:1163                    ~ 
     469:  00:1163                    ~             if      ( .@veccount % 3 ) == 0
     469:  00:1163                    ~             inst    op1,op2,op3,op4,tail
     469:  00:1163                    ~ .@areg      :=      0
     469:  00:1163                    ~             else
     469:  00:1163                    ~             db      op1,op2,op3,op4,0
     469:  00:1163                    ~ .@areg      :=      .@areg | a
     469:  00:1163                    ~             endif
     469:  00:1163                    ~ 
     469:  00:1163                    ~             else
     469:  00:1163  00 00 00 00       >             db      op1,op2,op3,op4
     469:  00:1167                    >             endif
     469:  00:1167                    > 
     469:  00:1167  FF                >             db      f
     469:  00:1168                    > 
     469:  00:1168                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     469:  00:1168                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     469:  00:1168                    ~             else
     469:  00:1168  37                >             db      a
     469:  00:1169                    >             endif
     469:  00:1169                    > 
     469:  00:1169                    >             dw      bc,de,hl,ix,iy
     469:  00:1169  00 00 FF FF 00 00 00 00 00 00 
     469:  00:1173  00 00             >             dw      mem
     469:  00:1175  00 00             >             dw      sp
     469:  00:1177                    > 
     469:  00:1177  (00:0048)         > .@veccount := .@veccount+1
     469:  00:1177                    > 
     470:  00:1177                                  crcs    allflags,0xaf8b1bce,all,0x48bec1d5,docflags,0xc18f696f,doc,0x91df32f2,ccf,0x9499283b,mptr,0x88db2720
     470:  00:1177                    >             if      postccf
     470:  00:1177                    ~             ddbe    ccf
     470:  00:1177                    ~             elseif  memptr
     470:  00:1177                    ~             ddbe    mptr
     470:  00:1177                    ~             else
     470:  00:1177                    >             if      maskflags
     470:  00:1177                    >             if      onlyflags
     470:  00:1177                    ~             ddbe    docflags
     470:  00:1177                    ~             else
     470:  00:1177                    >             ddbe    doc
     470:  00:1177  91                >             db      (n>>24)&0xff
     470:  00:1178  DF                >             db      (n>>16)&0xff
     470:  00:1179  32                >             db      (n>>8)&0xff
     470:  00:117A  F2                >             db      n&0xff
     470:  00:117B                    >             endif
     470:  00:117B                    >             else
     470:  00:117B                    ~             if      onlyflags
     470:  00:117B                    ~             ddbe    allflags
     470:  00:117B                    ~             else
     470:  00:117B                    ~             ddbe    all
     470:  00:117B                    ~             endif
     470:  00:117B                    ~             endif
     470:  00:117B                    >             endif
     471:  00:117B                                  name    "ALO A,[D,E]"
     471:  00:117B                    >             dz      n
     471:  00:117B  41 4C 4F 20 41 2C 5B 44 2C 45 5D 00 
     472:  00:1187                      
     473:  00:1187                      .alo_a_h_l  flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     473:  00:1187                    >             if      maskflags
     473:  00:1187                    >             db8     s,z,f5,hc,f3,pv,n,c
     473:  00:1187  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     473:  00:1188                    >             else
     473:  00:1188                    ~             db      0xff
     473:  00:1188                    ~             endif
     474:  00:1188                                  vec     0x84,stop,0x00,0x00,mem,0x1234,a,0x00,f,0xff,bc,0xbbcc,de,0xddee,hl,0x0000,ix,0xdd88,iy,0xfd77,sp,0xc000
     474:  00:1188                    > 
     474:  00:1188                    >             if      postccf
     474:  00:1188                    ~ 
     474:  00:1188                    ~             if      ( .@veccount % 3 ) == 0
     474:  00:1188                    ~             inst    op1,op2,op3,op4,tail
     474:  00:1188                    ~ .@areg      :=      0
     474:  00:1188                    ~             else
     474:  00:1188                    ~             db      op1,op2,op3,op4,0
     474:  00:1188                    ~ .@areg      :=      .@areg | a
     474:  00:1188                    ~             endif
     474:  00:1188                    ~ 
     474:  00:1188                    ~             else
     474:  00:1188  84 00 00 00       >             db      op1,op2,op3,op4
     474:  00:118C                    >             endif
     474:  00:118C                    > 
     474:  00:118C  FF                >             db      f
     474:  00:118D                    > 
     474:  00:118D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     474:  00:118D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     474:  00:118D                    ~             else
     474:  00:118D  00                >             db      a
     474:  00:118E                    >             endif
     474:  00:118E                    > 
     474:  00:118E                    >             dw      bc,de,hl,ix,iy
     474:  00:118E  CC BB EE DD 00 00 88 DD 77 FD 
     474:  00:1198  34 12             >             dw      mem
     474:  00:119A  00 C0             >             dw      sp
     474:  00:119C                    > 
     474:  00:119C  (00:0049)         > .@veccount := .@veccount+1
     474:  00:119C                    > 
     475:  00:119C                                  vec     0x39,0x00,0x00,0x00,mem,0x0000,a,0xc8,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     475:  00:119C                    > 
     475:  00:119C                    >             if      postccf
     475:  00:119C                    ~ 
     475:  00:119C                    ~             if      ( .@veccount % 3 ) == 0
     475:  00:119C                    ~             inst    op1,op2,op3,op4,tail
     475:  00:119C                    ~ .@areg      :=      0
     475:  00:119C                    ~             else
     475:  00:119C                    ~             db      op1,op2,op3,op4,0
     475:  00:119C                    ~ .@areg      :=      .@areg | a
     475:  00:119C                    ~             endif
     475:  00:119C                    ~ 
     475:  00:119C                    ~             else
     475:  00:119C  39 00 00 00       >             db      op1,op2,op3,op4
     475:  00:11A0                    >             endif
     475:  00:11A0                    > 
     475:  00:11A0  00                >             db      f
     475:  00:11A1                    > 
     475:  00:11A1                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     475:  00:11A1                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     475:  00:11A1                    ~             else
     475:  00:11A1  C8                >             db      a
     475:  00:11A2                    >             endif
     475:  00:11A2                    > 
     475:  00:11A2                    >             dw      bc,de,hl,ix,iy
     475:  00:11A2  00 00 00 00 00 00 00 00 00 00 
     475:  00:11AC  00 00             >             dw      mem
     475:  00:11AE  00 00             >             dw      sp
     475:  00:11B0                    > 
     475:  00:11B0  (00:004A)         > .@veccount := .@veccount+1
     475:  00:11B0                    > 
     476:  00:11B0                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x37,f,0xff,bc,0x0000,de,0x0000,hl,0xffff,ix,0x0000,iy,0x0000,sp,0x0000
     476:  00:11B0                    > 
     476:  00:11B0                    >             if      postccf
     476:  00:11B0                    ~ 
     476:  00:11B0                    ~             if      ( .@veccount % 3 ) == 0
     476:  00:11B0                    ~             inst    op1,op2,op3,op4,tail
     476:  00:11B0                    ~ .@areg      :=      0
     476:  00:11B0                    ~             else
     476:  00:11B0                    ~             db      op1,op2,op3,op4,0
     476:  00:11B0                    ~ .@areg      :=      .@areg | a
     476:  00:11B0                    ~             endif
     476:  00:11B0                    ~ 
     476:  00:11B0                    ~             else
     476:  00:11B0  00 00 00 00       >             db      op1,op2,op3,op4
     476:  00:11B4                    >             endif
     476:  00:11B4                    > 
     476:  00:11B4  FF                >             db      f
     476:  00:11B5                    > 
     476:  00:11B5                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     476:  00:11B5                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     476:  00:11B5                    ~             else
     476:  00:11B5  37                >             db      a
     476:  00:11B6                    >             endif
     476:  00:11B6                    > 
     476:  00:11B6                    >             dw      bc,de,hl,ix,iy
     476:  00:11B6  00 00 00 00 FF FF 00 00 00 00 
     476:  00:11C0  00 00             >             dw      mem
     476:  00:11C2  00 00             >             dw      sp
     476:  00:11C4                    > 
     476:  00:11C4  (00:004B)         > .@veccount := .@veccount+1
     476:  00:11C4                    > 
     477:  00:11C4                                  crcs    allflags,0xaf8b1bce,all,0x317ada1e,docflags,0xc18f696f,doc,0xe81b2939,ccf,0x9499283b,mptr,0x88db2720
     477:  00:11C4                    >             if      postccf
     477:  00:11C4                    ~             ddbe    ccf
     477:  00:11C4                    ~             elseif  memptr
     477:  00:11C4                    ~             ddbe    mptr
     477:  00:11C4                    ~             else
     477:  00:11C4                    >             if      maskflags
     477:  00:11C4                    >             if      onlyflags
     477:  00:11C4                    ~             ddbe    docflags
     477:  00:11C4                    ~             else
     477:  00:11C4                    >             ddbe    doc
     477:  00:11C4  E8                >             db      (n>>24)&0xff
     477:  00:11C5  1B                >             db      (n>>16)&0xff
     477:  00:11C6  29                >             db      (n>>8)&0xff
     477:  00:11C7  39                >             db      n&0xff
     477:  00:11C8                    >             endif
     477:  00:11C8                    >             else
     477:  00:11C8                    ~             if      onlyflags
     477:  00:11C8                    ~             ddbe    allflags
     477:  00:11C8                    ~             else
     477:  00:11C8                    ~             ddbe    all
     477:  00:11C8                    ~             endif
     477:  00:11C8                    ~             endif
     477:  00:11C8                    >             endif
     478:  00:11C8                                  name    "ALO A,[H,L]"
     478:  00:11C8                    >             dz      n
     478:  00:11C8  41 4C 4F 20 41 2C 5B 48 2C 4C 5D 00 
     479:  00:11D4                      
     480:  00:11D4                      .alo_a_hl   flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     480:  00:11D4                    >             if      maskflags
     480:  00:11D4                    >             db8     s,z,f5,hc,f3,pv,n,c
     480:  00:11D4  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     480:  00:11D5                    >             else
     480:  00:11D5                    ~             db      0xff
     480:  00:11D5                    ~             endif
     481:  00:11D5                                  vec     0x86,stop,0x00,0x00,mem,0x1200,a,0x00,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     481:  00:11D5                    > 
     481:  00:11D5                    >             if      postccf
     481:  00:11D5                    ~ 
     481:  00:11D5                    ~             if      ( .@veccount % 3 ) == 0
     481:  00:11D5                    ~             inst    op1,op2,op3,op4,tail
     481:  00:11D5                    ~ .@areg      :=      0
     481:  00:11D5                    ~             else
     481:  00:11D5                    ~             db      op1,op2,op3,op4,0
     481:  00:11D5                    ~ .@areg      :=      .@areg | a
     481:  00:11D5                    ~             endif
     481:  00:11D5                    ~ 
     481:  00:11D5                    ~             else
     481:  00:11D5  86 00 00 00       >             db      op1,op2,op3,op4
     481:  00:11D9                    >             endif
     481:  00:11D9                    > 
     481:  00:11D9  FF                >             db      f
     481:  00:11DA                    > 
     481:  00:11DA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     481:  00:11DA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     481:  00:11DA                    ~             else
     481:  00:11DA  00                >             db      a
     481:  00:11DB                    >             endif
     481:  00:11DB                    > 
     481:  00:11DB                    >             dw      bc,de,hl,ix,iy
     481:  00:11DB  CC BB EE DD 0C 09 88 DD 77 FD 
     481:  00:11E5  00 12             >             dw      mem
     481:  00:11E7  00 C0             >             dw      sp
     481:  00:11E9                    > 
     481:  00:11E9  (00:004C)         > .@veccount := .@veccount+1
     481:  00:11E9                    > 
     482:  00:11E9                                  vec     0x38,0x00,0x00,0x00,mem,0x0000,a,0xc8,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     482:  00:11E9                    > 
     482:  00:11E9                    >             if      postccf
     482:  00:11E9                    ~ 
     482:  00:11E9                    ~             if      ( .@veccount % 3 ) == 0
     482:  00:11E9                    ~             inst    op1,op2,op3,op4,tail
     482:  00:11E9                    ~ .@areg      :=      0
     482:  00:11E9                    ~             else
     482:  00:11E9                    ~             db      op1,op2,op3,op4,0
     482:  00:11E9                    ~ .@areg      :=      .@areg | a
     482:  00:11E9                    ~             endif
     482:  00:11E9                    ~ 
     482:  00:11E9                    ~             else
     482:  00:11E9  38 00 00 00       >             db      op1,op2,op3,op4
     482:  00:11ED                    >             endif
     482:  00:11ED                    > 
     482:  00:11ED  00                >             db      f
     482:  00:11EE                    > 
     482:  00:11EE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     482:  00:11EE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     482:  00:11EE                    ~             else
     482:  00:11EE  C8                >             db      a
     482:  00:11EF                    >             endif
     482:  00:11EF                    > 
     482:  00:11EF                    >             dw      bc,de,hl,ix,iy
     482:  00:11EF  00 00 00 00 00 00 00 00 00 00 
     482:  00:11F9  00 00             >             dw      mem
     482:  00:11FB  00 00             >             dw      sp
     482:  00:11FD                    > 
     482:  00:11FD  (00:004D)         > .@veccount := .@veccount+1
     482:  00:11FD                    > 
     483:  00:11FD                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0x37,f,0xff,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     483:  00:11FD                    > 
     483:  00:11FD                    >             if      postccf
     483:  00:11FD                    ~ 
     483:  00:11FD                    ~             if      ( .@veccount % 3 ) == 0
     483:  00:11FD                    ~             inst    op1,op2,op3,op4,tail
     483:  00:11FD                    ~ .@areg      :=      0
     483:  00:11FD                    ~             else
     483:  00:11FD                    ~             db      op1,op2,op3,op4,0
     483:  00:11FD                    ~ .@areg      :=      .@areg | a
     483:  00:11FD                    ~             endif
     483:  00:11FD                    ~ 
     483:  00:11FD                    ~             else
     483:  00:11FD  00 00 00 00       >             db      op1,op2,op3,op4
     483:  00:1201                    >             endif
     483:  00:1201                    > 
     483:  00:1201  FF                >             db      f
     483:  00:1202                    > 
     483:  00:1202                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     483:  00:1202                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     483:  00:1202                    ~             else
     483:  00:1202  37                >             db      a
     483:  00:1203                    >             endif
     483:  00:1203                    > 
     483:  00:1203                    >             dw      bc,de,hl,ix,iy
     483:  00:1203  00 00 00 00 01 00 00 00 00 00 
     483:  00:120D  FF 00             >             dw      mem
     483:  00:120F  00 00             >             dw      sp
     483:  00:1211                    > 
     483:  00:1211  (00:004E)         > .@veccount := .@veccount+1
     483:  00:1211                    > 
     484:  00:1211                                  crcs    allflags,0xc0f1f3d4,all,0xd6da14b8,docflags,0x4aa02f3b,doc,0x903b071b,ccf,0xc9f87d81,mptr,0x52dee881
     484:  00:1211                    >             if      postccf
     484:  00:1211                    ~             ddbe    ccf
     484:  00:1211                    ~             elseif  memptr
     484:  00:1211                    ~             ddbe    mptr
     484:  00:1211                    ~             else
     484:  00:1211                    >             if      maskflags
     484:  00:1211                    >             if      onlyflags
     484:  00:1211                    ~             ddbe    docflags
     484:  00:1211                    ~             else
     484:  00:1211                    >             ddbe    doc
     484:  00:1211  90                >             db      (n>>24)&0xff
     484:  00:1212  3B                >             db      (n>>16)&0xff
     484:  00:1213  07                >             db      (n>>8)&0xff
     484:  00:1214  1B                >             db      n&0xff
     484:  00:1215                    >             endif
     484:  00:1215                    >             else
     484:  00:1215                    ~             if      onlyflags
     484:  00:1215                    ~             ddbe    allflags
     484:  00:1215                    ~             else
     484:  00:1215                    ~             ddbe    all
     484:  00:1215                    ~             endif
     484:  00:1215                    ~             endif
     484:  00:1215                    >             endif
     485:  00:1215                                  name    "ALO A,(HL)"
     485:  00:1215                    >             dz      n
     485:  00:1215  41 4C 4F 20 41 2C 28 48 4C 29 00 
     486:  00:1220                      
     487:  00:1220                      .alo_a_x    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     487:  00:1220                    >             if      maskflags
     487:  00:1220                    >             db8     s,z,f5,hc,f3,pv,n,c
     487:  00:1220  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     487:  00:1221                    >             else
     487:  00:1221                    ~             db      0xff
     487:  00:1221                    ~             endif
     488:  00:1221                                  vec     0xdd,0x84,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0x0000,iy,0xfd77,sp,0xc000
     488:  00:1221                    > 
     488:  00:1221                    >             if      postccf
     488:  00:1221                    ~ 
     488:  00:1221                    ~             if      ( .@veccount % 3 ) == 0
     488:  00:1221                    ~             inst    op1,op2,op3,op4,tail
     488:  00:1221                    ~ .@areg      :=      0
     488:  00:1221                    ~             else
     488:  00:1221                    ~             db      op1,op2,op3,op4,0
     488:  00:1221                    ~ .@areg      :=      .@areg | a
     488:  00:1221                    ~             endif
     488:  00:1221                    ~ 
     488:  00:1221                    ~             else
     488:  00:1221  DD 84 00 00       >             db      op1,op2,op3,op4
     488:  00:1225                    >             endif
     488:  00:1225                    > 
     488:  00:1225  FF                >             db      f
     488:  00:1226                    > 
     488:  00:1226                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     488:  00:1226                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     488:  00:1226                    ~             else
     488:  00:1226  00                >             db      a
     488:  00:1227                    >             endif
     488:  00:1227                    > 
     488:  00:1227                    >             dw      bc,de,hl,ix,iy
     488:  00:1227  CC BB EE DD 11 44 00 00 77 FD 
     488:  00:1231  34 12             >             dw      mem
     488:  00:1233  00 C0             >             dw      sp
     488:  00:1235                    > 
     488:  00:1235  (00:004F)         > .@veccount := .@veccount+1
     488:  00:1235                    > 
     489:  00:1235                                  vec     0x00,0x39,0x00,0x00,mem,0x0000,a,0xc8,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     489:  00:1235                    > 
     489:  00:1235                    >             if      postccf
     489:  00:1235                    ~ 
     489:  00:1235                    ~             if      ( .@veccount % 3 ) == 0
     489:  00:1235                    ~             inst    op1,op2,op3,op4,tail
     489:  00:1235                    ~ .@areg      :=      0
     489:  00:1235                    ~             else
     489:  00:1235                    ~             db      op1,op2,op3,op4,0
     489:  00:1235                    ~ .@areg      :=      .@areg | a
     489:  00:1235                    ~             endif
     489:  00:1235                    ~ 
     489:  00:1235                    ~             else
     489:  00:1235  00 39 00 00       >             db      op1,op2,op3,op4
     489:  00:1239                    >             endif
     489:  00:1239                    > 
     489:  00:1239  00                >             db      f
     489:  00:123A                    > 
     489:  00:123A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     489:  00:123A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     489:  00:123A                    ~             else
     489:  00:123A  C8                >             db      a
     489:  00:123B                    >             endif
     489:  00:123B                    > 
     489:  00:123B                    >             dw      bc,de,hl,ix,iy
     489:  00:123B  00 00 00 00 00 00 00 00 00 00 
     489:  00:1245  00 00             >             dw      mem
     489:  00:1247  00 00             >             dw      sp
     489:  00:1249                    > 
     489:  00:1249  (00:0050)         > .@veccount := .@veccount+1
     489:  00:1249                    > 
     490:  00:1249                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x37,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0xffff,iy,0x0000,sp,0x0000
     490:  00:1249                    > 
     490:  00:1249                    >             if      postccf
     490:  00:1249                    ~ 
     490:  00:1249                    ~             if      ( .@veccount % 3 ) == 0
     490:  00:1249                    ~             inst    op1,op2,op3,op4,tail
     490:  00:1249                    ~ .@areg      :=      0
     490:  00:1249                    ~             else
     490:  00:1249                    ~             db      op1,op2,op3,op4,0
     490:  00:1249                    ~ .@areg      :=      .@areg | a
     490:  00:1249                    ~             endif
     490:  00:1249                    ~ 
     490:  00:1249                    ~             else
     490:  00:1249  00 00 00 00       >             db      op1,op2,op3,op4
     490:  00:124D                    >             endif
     490:  00:124D                    > 
     490:  00:124D  FF                >             db      f
     490:  00:124E                    > 
     490:  00:124E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     490:  00:124E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     490:  00:124E                    ~             else
     490:  00:124E  37                >             db      a
     490:  00:124F                    >             endif
     490:  00:124F                    > 
     490:  00:124F                    >             dw      bc,de,hl,ix,iy
     490:  00:124F  00 00 00 00 00 00 FF FF 00 00 
     490:  00:1259  00 00             >             dw      mem
     490:  00:125B  00 00             >             dw      sp
     490:  00:125D                    > 
     490:  00:125D  (00:0051)         > .@veccount := .@veccount+1
     490:  00:125D                    > 
     491:  00:125D                                  crcs    allflags,0xaf8b1bce,all,0x0fe83ffa,docflags,0xc18f696f,doc,0xd689ccdd,ccf,0x9499283b,mptr,0x88db2720
     491:  00:125D                    >             if      postccf
     491:  00:125D                    ~             ddbe    ccf
     491:  00:125D                    ~             elseif  memptr
     491:  00:125D                    ~             ddbe    mptr
     491:  00:125D                    ~             else
     491:  00:125D                    >             if      maskflags
     491:  00:125D                    >             if      onlyflags
     491:  00:125D                    ~             ddbe    docflags
     491:  00:125D                    ~             else
     491:  00:125D                    >             ddbe    doc
     491:  00:125D  D6                >             db      (n>>24)&0xff
     491:  00:125E  89                >             db      (n>>16)&0xff
     491:  00:125F  CC                >             db      (n>>8)&0xff
     491:  00:1260  DD                >             db      n&0xff
     491:  00:1261                    >             endif
     491:  00:1261                    >             else
     491:  00:1261                    ~             if      onlyflags
     491:  00:1261                    ~             ddbe    allflags
     491:  00:1261                    ~             else
     491:  00:1261                    ~             ddbe    all
     491:  00:1261                    ~             endif
     491:  00:1261                    ~             endif
     491:  00:1261                    >             endif
     492:  00:1261                                  name    "ALO A,[HX,LX]"
     492:  00:1261                    >             dz      n
     492:  00:1261  41 4C 4F 20 41 2C 5B 48 58 2C 4C 58 5D 00 
     493:  00:126F                      
     494:  00:126F                      .alo_a_y    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     494:  00:126F                    >             if      maskflags
     494:  00:126F                    >             db8     s,z,f5,hc,f3,pv,n,c
     494:  00:126F  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     494:  00:1270                    >             else
     494:  00:1270                    ~             db      0xff
     494:  00:1270                    ~             endif
     495:  00:1270                                  vec     0xfd,0x84,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0x0000,sp,0xc000
     495:  00:1270                    > 
     495:  00:1270                    >             if      postccf
     495:  00:1270                    ~ 
     495:  00:1270                    ~             if      ( .@veccount % 3 ) == 0
     495:  00:1270                    ~             inst    op1,op2,op3,op4,tail
     495:  00:1270                    ~ .@areg      :=      0
     495:  00:1270                    ~             else
     495:  00:1270                    ~             db      op1,op2,op3,op4,0
     495:  00:1270                    ~ .@areg      :=      .@areg | a
     495:  00:1270                    ~             endif
     495:  00:1270                    ~ 
     495:  00:1270                    ~             else
     495:  00:1270  FD 84 00 00       >             db      op1,op2,op3,op4
     495:  00:1274                    >             endif
     495:  00:1274                    > 
     495:  00:1274  FF                >             db      f
     495:  00:1275                    > 
     495:  00:1275                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     495:  00:1275                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     495:  00:1275                    ~             else
     495:  00:1275  00                >             db      a
     495:  00:1276                    >             endif
     495:  00:1276                    > 
     495:  00:1276                    >             dw      bc,de,hl,ix,iy
     495:  00:1276  CC BB EE DD 11 44 88 DD 00 00 
     495:  00:1280  34 12             >             dw      mem
     495:  00:1282  00 C0             >             dw      sp
     495:  00:1284                    > 
     495:  00:1284  (00:0052)         > .@veccount := .@veccount+1
     495:  00:1284                    > 
     496:  00:1284                                  vec     0x00,0x39,0x00,0x00,mem,0x0000,a,0xc8,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     496:  00:1284                    > 
     496:  00:1284                    >             if      postccf
     496:  00:1284                    ~ 
     496:  00:1284                    ~             if      ( .@veccount % 3 ) == 0
     496:  00:1284                    ~             inst    op1,op2,op3,op4,tail
     496:  00:1284                    ~ .@areg      :=      0
     496:  00:1284                    ~             else
     496:  00:1284                    ~             db      op1,op2,op3,op4,0
     496:  00:1284                    ~ .@areg      :=      .@areg | a
     496:  00:1284                    ~             endif
     496:  00:1284                    ~ 
     496:  00:1284                    ~             else
     496:  00:1284  00 39 00 00       >             db      op1,op2,op3,op4
     496:  00:1288                    >             endif
     496:  00:1288                    > 
     496:  00:1288  00                >             db      f
     496:  00:1289                    > 
     496:  00:1289                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     496:  00:1289                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     496:  00:1289                    ~             else
     496:  00:1289  C8                >             db      a
     496:  00:128A                    >             endif
     496:  00:128A                    > 
     496:  00:128A                    >             dw      bc,de,hl,ix,iy
     496:  00:128A  00 00 00 00 00 00 00 00 00 00 
     496:  00:1294  00 00             >             dw      mem
     496:  00:1296  00 00             >             dw      sp
     496:  00:1298                    > 
     496:  00:1298  (00:0053)         > .@veccount := .@veccount+1
     496:  00:1298                    > 
     497:  00:1298                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x37,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0xffff,sp,0x0000
     497:  00:1298                    > 
     497:  00:1298                    >             if      postccf
     497:  00:1298                    ~ 
     497:  00:1298                    ~             if      ( .@veccount % 3 ) == 0
     497:  00:1298                    ~             inst    op1,op2,op3,op4,tail
     497:  00:1298                    ~ .@areg      :=      0
     497:  00:1298                    ~             else
     497:  00:1298                    ~             db      op1,op2,op3,op4,0
     497:  00:1298                    ~ .@areg      :=      .@areg | a
     497:  00:1298                    ~             endif
     497:  00:1298                    ~ 
     497:  00:1298                    ~             else
     497:  00:1298  00 00 00 00       >             db      op1,op2,op3,op4
     497:  00:129C                    >             endif
     497:  00:129C                    > 
     497:  00:129C  FF                >             db      f
     497:  00:129D                    > 
     497:  00:129D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     497:  00:129D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     497:  00:129D                    ~             else
     497:  00:129D  37                >             db      a
     497:  00:129E                    >             endif
     497:  00:129E                    > 
     497:  00:129E                    >             dw      bc,de,hl,ix,iy
     497:  00:129E  00 00 00 00 00 00 00 00 FF FF 
     497:  00:12A8  00 00             >             dw      mem
     497:  00:12AA  00 00             >             dw      sp
     497:  00:12AC                    > 
     497:  00:12AC  (00:0054)         > .@veccount := .@veccount+1
     497:  00:12AC                    > 
     498:  00:12AC                                  crcs    allflags,0xaf8b1bce,all,0x57fe309a,docflags,0xc18f696f,doc,0x8e9fc3bd,ccf,0x9499283b,mptr,0x88db2720
     498:  00:12AC                    >             if      postccf
     498:  00:12AC                    ~             ddbe    ccf
     498:  00:12AC                    ~             elseif  memptr
     498:  00:12AC                    ~             ddbe    mptr
     498:  00:12AC                    ~             else
     498:  00:12AC                    >             if      maskflags
     498:  00:12AC                    >             if      onlyflags
     498:  00:12AC                    ~             ddbe    docflags
     498:  00:12AC                    ~             else
     498:  00:12AC                    >             ddbe    doc
     498:  00:12AC  8E                >             db      (n>>24)&0xff
     498:  00:12AD  9F                >             db      (n>>16)&0xff
     498:  00:12AE  C3                >             db      (n>>8)&0xff
     498:  00:12AF  BD                >             db      n&0xff
     498:  00:12B0                    >             endif
     498:  00:12B0                    >             else
     498:  00:12B0                    ~             if      onlyflags
     498:  00:12B0                    ~             ddbe    allflags
     498:  00:12B0                    ~             else
     498:  00:12B0                    ~             ddbe    all
     498:  00:12B0                    ~             endif
     498:  00:12B0                    ~             endif
     498:  00:12B0                    >             endif
     499:  00:12B0                                  name    "ALO A,[HY,LY]"
     499:  00:12B0                    >             dz      n
     499:  00:12B0  41 4C 4F 20 41 2C 5B 48 59 2C 4C 59 5D 00 
     500:  00:12BE                      
     501:  00:12BE                      .alo_a_xyd  flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     501:  00:12BE                    >             if      maskflags
     501:  00:12BE                    >             db8     s,z,f5,hc,f3,pv,n,c
     501:  00:12BE  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     501:  00:12BF                    >             else
     501:  00:12BF                    ~             db      0xff
     501:  00:12BF                    ~             endif
     502:  00:12BF                                  vec     0xdd,0x86,0x00,stop,mem,0x1200,a,0x00,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     502:  00:12BF                    > 
     502:  00:12BF                    >             if      postccf
     502:  00:12BF                    ~ 
     502:  00:12BF                    ~             if      ( .@veccount % 3 ) == 0
     502:  00:12BF                    ~             inst    op1,op2,op3,op4,tail
     502:  00:12BF                    ~ .@areg      :=      0
     502:  00:12BF                    ~             else
     502:  00:12BF                    ~             db      op1,op2,op3,op4,0
     502:  00:12BF                    ~ .@areg      :=      .@areg | a
     502:  00:12BF                    ~             endif
     502:  00:12BF                    ~ 
     502:  00:12BF                    ~             else
     502:  00:12BF  DD 86 00 00       >             db      op1,op2,op3,op4
     502:  00:12C3                    >             endif
     502:  00:12C3                    > 
     502:  00:12C3  FF                >             db      f
     502:  00:12C4                    > 
     502:  00:12C4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     502:  00:12C4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     502:  00:12C4                    ~             else
     502:  00:12C4  00                >             db      a
     502:  00:12C5                    >             endif
     502:  00:12C5                    > 
     502:  00:12C5                    >             dw      bc,de,hl,ix,iy
     502:  00:12C5  CC BB EE DD 11 44 0C 09 0C 09 
     502:  00:12CF  00 12             >             dw      mem
     502:  00:12D1  00 C0             >             dw      sp
     502:  00:12D3                    > 
     502:  00:12D3  (00:0055)         > .@veccount := .@veccount+1
     502:  00:12D3                    > 
     503:  00:12D3                                  vec     0x20,0x38,0x00,0x00,mem,0x0000,a,0xc8,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     503:  00:12D3                    > 
     503:  00:12D3                    >             if      postccf
     503:  00:12D3                    ~ 
     503:  00:12D3                    ~             if      ( .@veccount % 3 ) == 0
     503:  00:12D3                    ~             inst    op1,op2,op3,op4,tail
     503:  00:12D3                    ~ .@areg      :=      0
     503:  00:12D3                    ~             else
     503:  00:12D3                    ~             db      op1,op2,op3,op4,0
     503:  00:12D3                    ~ .@areg      :=      .@areg | a
     503:  00:12D3                    ~             endif
     503:  00:12D3                    ~ 
     503:  00:12D3                    ~             else
     503:  00:12D3  20 38 00 00       >             db      op1,op2,op3,op4
     503:  00:12D7                    >             endif
     503:  00:12D7                    > 
     503:  00:12D7  00                >             db      f
     503:  00:12D8                    > 
     503:  00:12D8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     503:  00:12D8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     503:  00:12D8                    ~             else
     503:  00:12D8  C8                >             db      a
     503:  00:12D9                    >             endif
     503:  00:12D9                    > 
     503:  00:12D9                    >             dw      bc,de,hl,ix,iy
     503:  00:12D9  00 00 00 00 00 00 00 00 00 00 
     503:  00:12E3  00 00             >             dw      mem
     503:  00:12E5  00 00             >             dw      sp
     503:  00:12E7                    > 
     503:  00:12E7  (00:0056)         > .@veccount := .@veccount+1
     503:  00:12E7                    > 
     504:  00:12E7                                  vec     0x00,0x00,0x01,0x00,mem,0x00ff,a,0x37,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     504:  00:12E7                    > 
     504:  00:12E7                    >             if      postccf
     504:  00:12E7                    ~ 
     504:  00:12E7                    ~             if      ( .@veccount % 3 ) == 0
     504:  00:12E7                    ~             inst    op1,op2,op3,op4,tail
     504:  00:12E7                    ~ .@areg      :=      0
     504:  00:12E7                    ~             else
     504:  00:12E7                    ~             db      op1,op2,op3,op4,0
     504:  00:12E7                    ~ .@areg      :=      .@areg | a
     504:  00:12E7                    ~             endif
     504:  00:12E7                    ~ 
     504:  00:12E7                    ~             else
     504:  00:12E7  00 00 01 00       >             db      op1,op2,op3,op4
     504:  00:12EB                    >             endif
     504:  00:12EB                    > 
     504:  00:12EB  FF                >             db      f
     504:  00:12EC                    > 
     504:  00:12EC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     504:  00:12EC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     504:  00:12EC                    ~             else
     504:  00:12EC  37                >             db      a
     504:  00:12ED                    >             endif
     504:  00:12ED                    > 
     504:  00:12ED                    >             dw      bc,de,hl,ix,iy
     504:  00:12ED  00 00 00 00 00 00 01 00 01 00 
     504:  00:12F7  FF 00             >             dw      mem
     504:  00:12F9  00 00             >             dw      sp
     504:  00:12FB                    > 
     504:  00:12FB  (00:0057)         > .@veccount := .@veccount+1
     504:  00:12FB                    > 
     505:  00:12FB                                  crcs    allflags,0x0688d4d0,all,0x0e199fc6,docflags,0x1cff9540,doc,0xacb41617,ccf,0x12a5f62d,mptr,0x8ea78576
     505:  00:12FB                    >             if      postccf
     505:  00:12FB                    ~             ddbe    ccf
     505:  00:12FB                    ~             elseif  memptr
     505:  00:12FB                    ~             ddbe    mptr
     505:  00:12FB                    ~             else
     505:  00:12FB                    >             if      maskflags
     505:  00:12FB                    >             if      onlyflags
     505:  00:12FB                    ~             ddbe    docflags
     505:  00:12FB                    ~             else
     505:  00:12FB                    >             ddbe    doc
     505:  00:12FB  AC                >             db      (n>>24)&0xff
     505:  00:12FC  B4                >             db      (n>>16)&0xff
     505:  00:12FD  16                >             db      (n>>8)&0xff
     505:  00:12FE  17                >             db      n&0xff
     505:  00:12FF                    >             endif
     505:  00:12FF                    >             else
     505:  00:12FF                    ~             if      onlyflags
     505:  00:12FF                    ~             ddbe    allflags
     505:  00:12FF                    ~             else
     505:  00:12FF                    ~             ddbe    all
     505:  00:12FF                    ~             endif
     505:  00:12FF                    ~             endif
     505:  00:12FF                    >             endif
     506:  00:12FF                                  name    "ALO A,(XY)"
     506:  00:12FF                    >             dz      n
     506:  00:12FF  41 4C 4F 20 41 2C 28 58 59 29 00 
     507:  00:130A                                  
     508:  00:130A                                  ; Shift/Rotation operations.
     509:  00:130A                      
     510:  00:130A                      .rlca       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     510:  00:130A                    >             if      maskflags
     510:  00:130A                    >             db8     s,z,f5,hc,f3,pv,n,c
     510:  00:130A  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     510:  00:130B                    >             else
     510:  00:130B                    ~             db      0xff
     510:  00:130B                    ~             endif
     511:  00:130B                                  vec     0x07,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     511:  00:130B                    > 
     511:  00:130B                    >             if      postccf
     511:  00:130B                    ~ 
     511:  00:130B                    ~             if      ( .@veccount % 3 ) == 0
     511:  00:130B                    ~             inst    op1,op2,op3,op4,tail
     511:  00:130B                    ~ .@areg      :=      0
     511:  00:130B                    ~             else
     511:  00:130B                    ~             db      op1,op2,op3,op4,0
     511:  00:130B                    ~ .@areg      :=      .@areg | a
     511:  00:130B                    ~             endif
     511:  00:130B                    ~ 
     511:  00:130B                    ~             else
     511:  00:130B  07 00 00 00       >             db      op1,op2,op3,op4
     511:  00:130F                    >             endif
     511:  00:130F                    > 
     511:  00:130F  FF                >             db      f
     511:  00:1310                    > 
     511:  00:1310                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     511:  00:1310                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     511:  00:1310                    ~             else
     511:  00:1310  AA                >             db      a
     511:  00:1311                    >             endif
     511:  00:1311                    > 
     511:  00:1311                    >             dw      bc,de,hl,ix,iy
     511:  00:1311  CC BB EE DD 11 44 88 DD 77 FD 
     511:  00:131B  34 12             >             dw      mem
     511:  00:131D  00 C0             >             dw      sp
     511:  00:131F                    > 
     511:  00:131F  (00:0058)         > .@veccount := .@veccount+1
     511:  00:131F                    > 
     512:  00:131F                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     512:  00:131F                    > 
     512:  00:131F                    >             if      postccf
     512:  00:131F                    ~ 
     512:  00:131F                    ~             if      ( .@veccount % 3 ) == 0
     512:  00:131F                    ~             inst    op1,op2,op3,op4,tail
     512:  00:131F                    ~ .@areg      :=      0
     512:  00:131F                    ~             else
     512:  00:131F                    ~             db      op1,op2,op3,op4,0
     512:  00:131F                    ~ .@areg      :=      .@areg | a
     512:  00:131F                    ~             endif
     512:  00:131F                    ~ 
     512:  00:131F                    ~             else
     512:  00:131F  00 00 00 00       >             db      op1,op2,op3,op4
     512:  00:1323                    >             endif
     512:  00:1323                    > 
     512:  00:1323  01                >             db      f
     512:  00:1324                    > 
     512:  00:1324                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     512:  00:1324                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     512:  00:1324                    ~             else
     512:  00:1324  FF                >             db      a
     512:  00:1325                    >             endif
     512:  00:1325                    > 
     512:  00:1325                    >             dw      bc,de,hl,ix,iy
     512:  00:1325  00 00 00 00 00 00 00 00 00 00 
     512:  00:132F  00 00             >             dw      mem
     512:  00:1331  00 00             >             dw      sp
     512:  00:1333                    > 
     512:  00:1333  (00:0059)         > .@veccount := .@veccount+1
     512:  00:1333                    > 
     513:  00:1333                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     513:  00:1333                    > 
     513:  00:1333                    >             if      postccf
     513:  00:1333                    ~ 
     513:  00:1333                    ~             if      ( .@veccount % 3 ) == 0
     513:  00:1333                    ~             inst    op1,op2,op3,op4,tail
     513:  00:1333                    ~ .@areg      :=      0
     513:  00:1333                    ~             else
     513:  00:1333                    ~             db      op1,op2,op3,op4,0
     513:  00:1333                    ~ .@areg      :=      .@areg | a
     513:  00:1333                    ~             endif
     513:  00:1333                    ~ 
     513:  00:1333                    ~             else
     513:  00:1333  00 00 00 00       >             db      op1,op2,op3,op4
     513:  00:1337                    >             endif
     513:  00:1337                    > 
     513:  00:1337  FE                >             db      f
     513:  00:1338                    > 
     513:  00:1338                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     513:  00:1338                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     513:  00:1338                    ~             else
     513:  00:1338  00                >             db      a
     513:  00:1339                    >             endif
     513:  00:1339                    > 
     513:  00:1339                    >             dw      bc,de,hl,ix,iy
     513:  00:1339  00 00 00 00 00 00 00 00 00 00 
     513:  00:1343  00 00             >             dw      mem
     513:  00:1345  00 00             >             dw      sp
     513:  00:1347                    > 
     513:  00:1347  (00:005A)         > .@veccount := .@veccount+1
     513:  00:1347                    > 
     514:  00:1347                                  crcs    allflags,0xf572e9a6,all,0x2cf14e06,docflags,0x83400114,doc,0x9f1dfe40,ccf,0xd5a70c6a,mptr,0x46c57ece
     514:  00:1347                    >             if      postccf
     514:  00:1347                    ~             ddbe    ccf
     514:  00:1347                    ~             elseif  memptr
     514:  00:1347                    ~             ddbe    mptr
     514:  00:1347                    ~             else
     514:  00:1347                    >             if      maskflags
     514:  00:1347                    >             if      onlyflags
     514:  00:1347                    ~             ddbe    docflags
     514:  00:1347                    ~             else
     514:  00:1347                    >             ddbe    doc
     514:  00:1347  9F                >             db      (n>>24)&0xff
     514:  00:1348  1D                >             db      (n>>16)&0xff
     514:  00:1349  FE                >             db      (n>>8)&0xff
     514:  00:134A  40                >             db      n&0xff
     514:  00:134B                    >             endif
     514:  00:134B                    >             else
     514:  00:134B                    ~             if      onlyflags
     514:  00:134B                    ~             ddbe    allflags
     514:  00:134B                    ~             else
     514:  00:134B                    ~             ddbe    all
     514:  00:134B                    ~             endif
     514:  00:134B                    ~             endif
     514:  00:134B                    >             endif
     515:  00:134B                                  name    "RLCA"
     515:  00:134B  52 4C 43 41 00    >             dz      n
     516:  00:1350                      
     517:  00:1350                      .rrca       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     517:  00:1350                    >             if      maskflags
     517:  00:1350                    >             db8     s,z,f5,hc,f3,pv,n,c
     517:  00:1350  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     517:  00:1351                    >             else
     517:  00:1351                    ~             db      0xff
     517:  00:1351                    ~             endif
     518:  00:1351                                  vec     0x0f,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     518:  00:1351                    > 
     518:  00:1351                    >             if      postccf
     518:  00:1351                    ~ 
     518:  00:1351                    ~             if      ( .@veccount % 3 ) == 0
     518:  00:1351                    ~             inst    op1,op2,op3,op4,tail
     518:  00:1351                    ~ .@areg      :=      0
     518:  00:1351                    ~             else
     518:  00:1351                    ~             db      op1,op2,op3,op4,0
     518:  00:1351                    ~ .@areg      :=      .@areg | a
     518:  00:1351                    ~             endif
     518:  00:1351                    ~ 
     518:  00:1351                    ~             else
     518:  00:1351  0F 00 00 00       >             db      op1,op2,op3,op4
     518:  00:1355                    >             endif
     518:  00:1355                    > 
     518:  00:1355  FF                >             db      f
     518:  00:1356                    > 
     518:  00:1356                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     518:  00:1356                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     518:  00:1356                    ~             else
     518:  00:1356  AA                >             db      a
     518:  00:1357                    >             endif
     518:  00:1357                    > 
     518:  00:1357                    >             dw      bc,de,hl,ix,iy
     518:  00:1357  CC BB EE DD 11 44 88 DD 77 FD 
     518:  00:1361  34 12             >             dw      mem
     518:  00:1363  00 C0             >             dw      sp
     518:  00:1365                    > 
     518:  00:1365  (00:005B)         > .@veccount := .@veccount+1
     518:  00:1365                    > 
     519:  00:1365                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     519:  00:1365                    > 
     519:  00:1365                    >             if      postccf
     519:  00:1365                    ~ 
     519:  00:1365                    ~             if      ( .@veccount % 3 ) == 0
     519:  00:1365                    ~             inst    op1,op2,op3,op4,tail
     519:  00:1365                    ~ .@areg      :=      0
     519:  00:1365                    ~             else
     519:  00:1365                    ~             db      op1,op2,op3,op4,0
     519:  00:1365                    ~ .@areg      :=      .@areg | a
     519:  00:1365                    ~             endif
     519:  00:1365                    ~ 
     519:  00:1365                    ~             else
     519:  00:1365  00 00 00 00       >             db      op1,op2,op3,op4
     519:  00:1369                    >             endif
     519:  00:1369                    > 
     519:  00:1369  01                >             db      f
     519:  00:136A                    > 
     519:  00:136A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     519:  00:136A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     519:  00:136A                    ~             else
     519:  00:136A  FF                >             db      a
     519:  00:136B                    >             endif
     519:  00:136B                    > 
     519:  00:136B                    >             dw      bc,de,hl,ix,iy
     519:  00:136B  00 00 00 00 00 00 00 00 00 00 
     519:  00:1375  00 00             >             dw      mem
     519:  00:1377  00 00             >             dw      sp
     519:  00:1379                    > 
     519:  00:1379  (00:005C)         > .@veccount := .@veccount+1
     519:  00:1379                    > 
     520:  00:1379                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     520:  00:1379                    > 
     520:  00:1379                    >             if      postccf
     520:  00:1379                    ~ 
     520:  00:1379                    ~             if      ( .@veccount % 3 ) == 0
     520:  00:1379                    ~             inst    op1,op2,op3,op4,tail
     520:  00:1379                    ~ .@areg      :=      0
     520:  00:1379                    ~             else
     520:  00:1379                    ~             db      op1,op2,op3,op4,0
     520:  00:1379                    ~ .@areg      :=      .@areg | a
     520:  00:1379                    ~             endif
     520:  00:1379                    ~ 
     520:  00:1379                    ~             else
     520:  00:1379  00 00 00 00       >             db      op1,op2,op3,op4
     520:  00:137D                    >             endif
     520:  00:137D                    > 
     520:  00:137D  FE                >             db      f
     520:  00:137E                    > 
     520:  00:137E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     520:  00:137E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     520:  00:137E                    ~             else
     520:  00:137E  00                >             db      a
     520:  00:137F                    >             endif
     520:  00:137F                    > 
     520:  00:137F                    >             dw      bc,de,hl,ix,iy
     520:  00:137F  00 00 00 00 00 00 00 00 00 00 
     520:  00:1389  00 00             >             dw      mem
     520:  00:138B  00 00             >             dw      sp
     520:  00:138D                    > 
     520:  00:138D  (00:005D)         > .@veccount := .@veccount+1
     520:  00:138D                    > 
     521:  00:138D                                  crcs    allflags,0x02507a39,all,0x022ae290,docflags,0xda065d56,doc,0x01ffafbf,ccf,0xb6b74812,mptr,0x1f83228c
     521:  00:138D                    >             if      postccf
     521:  00:138D                    ~             ddbe    ccf
     521:  00:138D                    ~             elseif  memptr
     521:  00:138D                    ~             ddbe    mptr
     521:  00:138D                    ~             else
     521:  00:138D                    >             if      maskflags
     521:  00:138D                    >             if      onlyflags
     521:  00:138D                    ~             ddbe    docflags
     521:  00:138D                    ~             else
     521:  00:138D                    >             ddbe    doc
     521:  00:138D  01                >             db      (n>>24)&0xff
     521:  00:138E  FF                >             db      (n>>16)&0xff
     521:  00:138F  AF                >             db      (n>>8)&0xff
     521:  00:1390  BF                >             db      n&0xff
     521:  00:1391                    >             endif
     521:  00:1391                    >             else
     521:  00:1391                    ~             if      onlyflags
     521:  00:1391                    ~             ddbe    allflags
     521:  00:1391                    ~             else
     521:  00:1391                    ~             ddbe    all
     521:  00:1391                    ~             endif
     521:  00:1391                    ~             endif
     521:  00:1391                    >             endif
     522:  00:1391                                  name    "RRCA"
     522:  00:1391  52 52 43 41 00    >             dz      n
     523:  00:1396                      
     524:  00:1396                      .rla        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     524:  00:1396                    >             if      maskflags
     524:  00:1396                    >             db8     s,z,f5,hc,f3,pv,n,c
     524:  00:1396  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     524:  00:1397                    >             else
     524:  00:1397                    ~             db      0xff
     524:  00:1397                    ~             endif
     525:  00:1397                                  vec     0x17,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     525:  00:1397                    > 
     525:  00:1397                    >             if      postccf
     525:  00:1397                    ~ 
     525:  00:1397                    ~             if      ( .@veccount % 3 ) == 0
     525:  00:1397                    ~             inst    op1,op2,op3,op4,tail
     525:  00:1397                    ~ .@areg      :=      0
     525:  00:1397                    ~             else
     525:  00:1397                    ~             db      op1,op2,op3,op4,0
     525:  00:1397                    ~ .@areg      :=      .@areg | a
     525:  00:1397                    ~             endif
     525:  00:1397                    ~ 
     525:  00:1397                    ~             else
     525:  00:1397  17 00 00 00       >             db      op1,op2,op3,op4
     525:  00:139B                    >             endif
     525:  00:139B                    > 
     525:  00:139B  FF                >             db      f
     525:  00:139C                    > 
     525:  00:139C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     525:  00:139C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     525:  00:139C                    ~             else
     525:  00:139C  AA                >             db      a
     525:  00:139D                    >             endif
     525:  00:139D                    > 
     525:  00:139D                    >             dw      bc,de,hl,ix,iy
     525:  00:139D  CC BB EE DD 11 44 88 DD 77 FD 
     525:  00:13A7  34 12             >             dw      mem
     525:  00:13A9  00 C0             >             dw      sp
     525:  00:13AB                    > 
     525:  00:13AB  (00:005E)         > .@veccount := .@veccount+1
     525:  00:13AB                    > 
     526:  00:13AB                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     526:  00:13AB                    > 
     526:  00:13AB                    >             if      postccf
     526:  00:13AB                    ~ 
     526:  00:13AB                    ~             if      ( .@veccount % 3 ) == 0
     526:  00:13AB                    ~             inst    op1,op2,op3,op4,tail
     526:  00:13AB                    ~ .@areg      :=      0
     526:  00:13AB                    ~             else
     526:  00:13AB                    ~             db      op1,op2,op3,op4,0
     526:  00:13AB                    ~ .@areg      :=      .@areg | a
     526:  00:13AB                    ~             endif
     526:  00:13AB                    ~ 
     526:  00:13AB                    ~             else
     526:  00:13AB  00 00 00 00       >             db      op1,op2,op3,op4
     526:  00:13AF                    >             endif
     526:  00:13AF                    > 
     526:  00:13AF  01                >             db      f
     526:  00:13B0                    > 
     526:  00:13B0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     526:  00:13B0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     526:  00:13B0                    ~             else
     526:  00:13B0  FF                >             db      a
     526:  00:13B1                    >             endif
     526:  00:13B1                    > 
     526:  00:13B1                    >             dw      bc,de,hl,ix,iy
     526:  00:13B1  00 00 00 00 00 00 00 00 00 00 
     526:  00:13BB  00 00             >             dw      mem
     526:  00:13BD  00 00             >             dw      sp
     526:  00:13BF                    > 
     526:  00:13BF  (00:005F)         > .@veccount := .@veccount+1
     526:  00:13BF                    > 
     527:  00:13BF                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     527:  00:13BF                    > 
     527:  00:13BF                    >             if      postccf
     527:  00:13BF                    ~ 
     527:  00:13BF                    ~             if      ( .@veccount % 3 ) == 0
     527:  00:13BF                    ~             inst    op1,op2,op3,op4,tail
     527:  00:13BF                    ~ .@areg      :=      0
     527:  00:13BF                    ~             else
     527:  00:13BF                    ~             db      op1,op2,op3,op4,0
     527:  00:13BF                    ~ .@areg      :=      .@areg | a
     527:  00:13BF                    ~             endif
     527:  00:13BF                    ~ 
     527:  00:13BF                    ~             else
     527:  00:13BF  00 00 00 00       >             db      op1,op2,op3,op4
     527:  00:13C3                    >             endif
     527:  00:13C3                    > 
     527:  00:13C3  FE                >             db      f
     527:  00:13C4                    > 
     527:  00:13C4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     527:  00:13C4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     527:  00:13C4                    ~             else
     527:  00:13C4  00                >             db      a
     527:  00:13C5                    >             endif
     527:  00:13C5                    > 
     527:  00:13C5                    >             dw      bc,de,hl,ix,iy
     527:  00:13C5  00 00 00 00 00 00 00 00 00 00 
     527:  00:13CF  00 00             >             dw      mem
     527:  00:13D1  00 00             >             dw      sp
     527:  00:13D3                    > 
     527:  00:13D3  (00:0060)         > .@veccount := .@veccount+1
     527:  00:13D3                    > 
     528:  00:13D3                                  crcs    allflags,0xf572e9a6,all,0xae39cb75,docflags,0x83400114,doc,0x1dd57b33,ccf,0xd5a70c6a,mptr,0x46c57ece
     528:  00:13D3                    >             if      postccf
     528:  00:13D3                    ~             ddbe    ccf
     528:  00:13D3                    ~             elseif  memptr
     528:  00:13D3                    ~             ddbe    mptr
     528:  00:13D3                    ~             else
     528:  00:13D3                    >             if      maskflags
     528:  00:13D3                    >             if      onlyflags
     528:  00:13D3                    ~             ddbe    docflags
     528:  00:13D3                    ~             else
     528:  00:13D3                    >             ddbe    doc
     528:  00:13D3  1D                >             db      (n>>24)&0xff
     528:  00:13D4  D5                >             db      (n>>16)&0xff
     528:  00:13D5  7B                >             db      (n>>8)&0xff
     528:  00:13D6  33                >             db      n&0xff
     528:  00:13D7                    >             endif
     528:  00:13D7                    >             else
     528:  00:13D7                    ~             if      onlyflags
     528:  00:13D7                    ~             ddbe    allflags
     528:  00:13D7                    ~             else
     528:  00:13D7                    ~             ddbe    all
     528:  00:13D7                    ~             endif
     528:  00:13D7                    ~             endif
     528:  00:13D7                    >             endif
     529:  00:13D7                                  name    "RLA"
     529:  00:13D7  52 4C 41 00       >             dz      n
     530:  00:13DB                      
     531:  00:13DB                      .rra        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     531:  00:13DB                    >             if      maskflags
     531:  00:13DB                    >             db8     s,z,f5,hc,f3,pv,n,c
     531:  00:13DB  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     531:  00:13DC                    >             else
     531:  00:13DC                    ~             db      0xff
     531:  00:13DC                    ~             endif
     532:  00:13DC                                  vec     0x1f,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     532:  00:13DC                    > 
     532:  00:13DC                    >             if      postccf
     532:  00:13DC                    ~ 
     532:  00:13DC                    ~             if      ( .@veccount % 3 ) == 0
     532:  00:13DC                    ~             inst    op1,op2,op3,op4,tail
     532:  00:13DC                    ~ .@areg      :=      0
     532:  00:13DC                    ~             else
     532:  00:13DC                    ~             db      op1,op2,op3,op4,0
     532:  00:13DC                    ~ .@areg      :=      .@areg | a
     532:  00:13DC                    ~             endif
     532:  00:13DC                    ~ 
     532:  00:13DC                    ~             else
     532:  00:13DC  1F 00 00 00       >             db      op1,op2,op3,op4
     532:  00:13E0                    >             endif
     532:  00:13E0                    > 
     532:  00:13E0  FF                >             db      f
     532:  00:13E1                    > 
     532:  00:13E1                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     532:  00:13E1                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     532:  00:13E1                    ~             else
     532:  00:13E1  AA                >             db      a
     532:  00:13E2                    >             endif
     532:  00:13E2                    > 
     532:  00:13E2                    >             dw      bc,de,hl,ix,iy
     532:  00:13E2  CC BB EE DD 11 44 88 DD 77 FD 
     532:  00:13EC  34 12             >             dw      mem
     532:  00:13EE  00 C0             >             dw      sp
     532:  00:13F0                    > 
     532:  00:13F0  (00:0061)         > .@veccount := .@veccount+1
     532:  00:13F0                    > 
     533:  00:13F0                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     533:  00:13F0                    > 
     533:  00:13F0                    >             if      postccf
     533:  00:13F0                    ~ 
     533:  00:13F0                    ~             if      ( .@veccount % 3 ) == 0
     533:  00:13F0                    ~             inst    op1,op2,op3,op4,tail
     533:  00:13F0                    ~ .@areg      :=      0
     533:  00:13F0                    ~             else
     533:  00:13F0                    ~             db      op1,op2,op3,op4,0
     533:  00:13F0                    ~ .@areg      :=      .@areg | a
     533:  00:13F0                    ~             endif
     533:  00:13F0                    ~ 
     533:  00:13F0                    ~             else
     533:  00:13F0  00 00 00 00       >             db      op1,op2,op3,op4
     533:  00:13F4                    >             endif
     533:  00:13F4                    > 
     533:  00:13F4  01                >             db      f
     533:  00:13F5                    > 
     533:  00:13F5                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     533:  00:13F5                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     533:  00:13F5                    ~             else
     533:  00:13F5  FF                >             db      a
     533:  00:13F6                    >             endif
     533:  00:13F6                    > 
     533:  00:13F6                    >             dw      bc,de,hl,ix,iy
     533:  00:13F6  00 00 00 00 00 00 00 00 00 00 
     533:  00:1400  00 00             >             dw      mem
     533:  00:1402  00 00             >             dw      sp
     533:  00:1404                    > 
     533:  00:1404  (00:0062)         > .@veccount := .@veccount+1
     533:  00:1404                    > 
     534:  00:1404                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     534:  00:1404                    > 
     534:  00:1404                    >             if      postccf
     534:  00:1404                    ~ 
     534:  00:1404                    ~             if      ( .@veccount % 3 ) == 0
     534:  00:1404                    ~             inst    op1,op2,op3,op4,tail
     534:  00:1404                    ~ .@areg      :=      0
     534:  00:1404                    ~             else
     534:  00:1404                    ~             db      op1,op2,op3,op4,0
     534:  00:1404                    ~ .@areg      :=      .@areg | a
     534:  00:1404                    ~             endif
     534:  00:1404                    ~ 
     534:  00:1404                    ~             else
     534:  00:1404  00 00 00 00       >             db      op1,op2,op3,op4
     534:  00:1408                    >             endif
     534:  00:1408                    > 
     534:  00:1408  FE                >             db      f
     534:  00:1409                    > 
     534:  00:1409                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     534:  00:1409                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     534:  00:1409                    ~             else
     534:  00:1409  00                >             db      a
     534:  00:140A                    >             endif
     534:  00:140A                    > 
     534:  00:140A                    >             dw      bc,de,hl,ix,iy
     534:  00:140A  00 00 00 00 00 00 00 00 00 00 
     534:  00:1414  00 00             >             dw      mem
     534:  00:1416  00 00             >             dw      sp
     534:  00:1418                    > 
     534:  00:1418  (00:0063)         > .@veccount := .@veccount+1
     534:  00:1418                    > 
     535:  00:1418                                  crcs    allflags,0x02507a39,all,0x9c6094b6,docflags,0xda065d56,doc,0x9fb5d999,ccf,0xb6b74812,mptr,0x1f83228c
     535:  00:1418                    >             if      postccf
     535:  00:1418                    ~             ddbe    ccf
     535:  00:1418                    ~             elseif  memptr
     535:  00:1418                    ~             ddbe    mptr
     535:  00:1418                    ~             else
     535:  00:1418                    >             if      maskflags
     535:  00:1418                    >             if      onlyflags
     535:  00:1418                    ~             ddbe    docflags
     535:  00:1418                    ~             else
     535:  00:1418                    >             ddbe    doc
     535:  00:1418  9F                >             db      (n>>24)&0xff
     535:  00:1419  B5                >             db      (n>>16)&0xff
     535:  00:141A  D9                >             db      (n>>8)&0xff
     535:  00:141B  99                >             db      n&0xff
     535:  00:141C                    >             endif
     535:  00:141C                    >             else
     535:  00:141C                    ~             if      onlyflags
     535:  00:141C                    ~             ddbe    allflags
     535:  00:141C                    ~             else
     535:  00:141C                    ~             ddbe    all
     535:  00:141C                    ~             endif
     535:  00:141C                    ~             endif
     535:  00:141C                    >             endif
     536:  00:141C                                  name    "RRA"
     536:  00:141C  52 52 41 00       >             dz      n
     537:  00:1420                      
     538:  00:1420                      .rld        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     538:  00:1420                    >             if      maskflags
     538:  00:1420                    >             db8     s,z,f5,hc,f3,pv,n,c
     538:  00:1420  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     538:  00:1421                    >             else
     538:  00:1421                    ~             db      0xff
     538:  00:1421                    ~             endif
     539:  00:1421                                  vec     0xed,0x6f,stop,0x00,mem,0x1200,a,0x00,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     539:  00:1421                    > 
     539:  00:1421                    >             if      postccf
     539:  00:1421                    ~ 
     539:  00:1421                    ~             if      ( .@veccount % 3 ) == 0
     539:  00:1421                    ~             inst    op1,op2,op3,op4,tail
     539:  00:1421                    ~ .@areg      :=      0
     539:  00:1421                    ~             else
     539:  00:1421                    ~             db      op1,op2,op3,op4,0
     539:  00:1421                    ~ .@areg      :=      .@areg | a
     539:  00:1421                    ~             endif
     539:  00:1421                    ~ 
     539:  00:1421                    ~             else
     539:  00:1421  ED 6F 00 00       >             db      op1,op2,op3,op4
     539:  00:1425                    >             endif
     539:  00:1425                    > 
     539:  00:1425  FF                >             db      f
     539:  00:1426                    > 
     539:  00:1426                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     539:  00:1426                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     539:  00:1426                    ~             else
     539:  00:1426  00                >             db      a
     539:  00:1427                    >             endif
     539:  00:1427                    > 
     539:  00:1427                    >             dw      bc,de,hl,ix,iy
     539:  00:1427  CC BB EE DD 0C 09 88 DD 77 FD 
     539:  00:1431  00 12             >             dw      mem
     539:  00:1433  00 C0             >             dw      sp
     539:  00:1435                    > 
     539:  00:1435  (00:0064)         > .@veccount := .@veccount+1
     539:  00:1435                    > 
     540:  00:1435                                  vec     0x00,0x00,0x00,0x00,mem,0x0088,a,0x88,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     540:  00:1435                    > 
     540:  00:1435                    >             if      postccf
     540:  00:1435                    ~ 
     540:  00:1435                    ~             if      ( .@veccount % 3 ) == 0
     540:  00:1435                    ~             inst    op1,op2,op3,op4,tail
     540:  00:1435                    ~ .@areg      :=      0
     540:  00:1435                    ~             else
     540:  00:1435                    ~             db      op1,op2,op3,op4,0
     540:  00:1435                    ~ .@areg      :=      .@areg | a
     540:  00:1435                    ~             endif
     540:  00:1435                    ~ 
     540:  00:1435                    ~             else
     540:  00:1435  00 00 00 00       >             db      op1,op2,op3,op4
     540:  00:1439                    >             endif
     540:  00:1439                    > 
     540:  00:1439  00                >             db      f
     540:  00:143A                    > 
     540:  00:143A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     540:  00:143A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     540:  00:143A                    ~             else
     540:  00:143A  88                >             db      a
     540:  00:143B                    >             endif
     540:  00:143B                    > 
     540:  00:143B                    >             dw      bc,de,hl,ix,iy
     540:  00:143B  00 00 00 00 00 00 00 00 00 00 
     540:  00:1445  88 00             >             dw      mem
     540:  00:1447  00 00             >             dw      sp
     540:  00:1449                    > 
     540:  00:1449  (00:0065)         > .@veccount := .@veccount+1
     540:  00:1449                    > 
     541:  00:1449                                  vec     0x00,0x00,0x00,0x00,mem,0x0077,a,0x77,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     541:  00:1449                    > 
     541:  00:1449                    >             if      postccf
     541:  00:1449                    ~ 
     541:  00:1449                    ~             if      ( .@veccount % 3 ) == 0
     541:  00:1449                    ~             inst    op1,op2,op3,op4,tail
     541:  00:1449                    ~ .@areg      :=      0
     541:  00:1449                    ~             else
     541:  00:1449                    ~             db      op1,op2,op3,op4,0
     541:  00:1449                    ~ .@areg      :=      .@areg | a
     541:  00:1449                    ~             endif
     541:  00:1449                    ~ 
     541:  00:1449                    ~             else
     541:  00:1449  00 00 00 00       >             db      op1,op2,op3,op4
     541:  00:144D                    >             endif
     541:  00:144D                    > 
     541:  00:144D  FF                >             db      f
     541:  00:144E                    > 
     541:  00:144E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     541:  00:144E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     541:  00:144E                    ~             else
     541:  00:144E  77                >             db      a
     541:  00:144F                    >             endif
     541:  00:144F                    > 
     541:  00:144F                    >             dw      bc,de,hl,ix,iy
     541:  00:144F  00 00 00 00 00 00 00 00 00 00 
     541:  00:1459  77 00             >             dw      mem
     541:  00:145B  00 00             >             dw      sp
     541:  00:145D                    > 
     541:  00:145D  (00:0066)         > .@veccount := .@veccount+1
     541:  00:145D                    > 
     542:  00:145D                                  crcs    allflags,0x31033721,all,0xbfa13284,docflags,0x1289827e,doc,0x9e08d2ce,ccf,0xffa1b2a6,mptr,0x670a95ea
     542:  00:145D                    >             if      postccf
     542:  00:145D                    ~             ddbe    ccf
     542:  00:145D                    ~             elseif  memptr
     542:  00:145D                    ~             ddbe    mptr
     542:  00:145D                    ~             else
     542:  00:145D                    >             if      maskflags
     542:  00:145D                    >             if      onlyflags
     542:  00:145D                    ~             ddbe    docflags
     542:  00:145D                    ~             else
     542:  00:145D                    >             ddbe    doc
     542:  00:145D  9E                >             db      (n>>24)&0xff
     542:  00:145E  08                >             db      (n>>16)&0xff
     542:  00:145F  D2                >             db      (n>>8)&0xff
     542:  00:1460  CE                >             db      n&0xff
     542:  00:1461                    >             endif
     542:  00:1461                    >             else
     542:  00:1461                    ~             if      onlyflags
     542:  00:1461                    ~             ddbe    allflags
     542:  00:1461                    ~             else
     542:  00:1461                    ~             ddbe    all
     542:  00:1461                    ~             endif
     542:  00:1461                    ~             endif
     542:  00:1461                    >             endif
     543:  00:1461                                  name    "RLD"
     543:  00:1461  52 4C 44 00       >             dz      n
     544:  00:1465                      
     545:  00:1465                      .rrd        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     545:  00:1465                    >             if      maskflags
     545:  00:1465                    >             db8     s,z,f5,hc,f3,pv,n,c
     545:  00:1465  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     545:  00:1466                    >             else
     545:  00:1466                    ~             db      0xff
     545:  00:1466                    ~             endif
     546:  00:1466                                  vec     0xed,0x67,stop,0x00,mem,0x1200,a,0x00,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     546:  00:1466                    > 
     546:  00:1466                    >             if      postccf
     546:  00:1466                    ~ 
     546:  00:1466                    ~             if      ( .@veccount % 3 ) == 0
     546:  00:1466                    ~             inst    op1,op2,op3,op4,tail
     546:  00:1466                    ~ .@areg      :=      0
     546:  00:1466                    ~             else
     546:  00:1466                    ~             db      op1,op2,op3,op4,0
     546:  00:1466                    ~ .@areg      :=      .@areg | a
     546:  00:1466                    ~             endif
     546:  00:1466                    ~ 
     546:  00:1466                    ~             else
     546:  00:1466  ED 67 00 00       >             db      op1,op2,op3,op4
     546:  00:146A                    >             endif
     546:  00:146A                    > 
     546:  00:146A  FF                >             db      f
     546:  00:146B                    > 
     546:  00:146B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     546:  00:146B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     546:  00:146B                    ~             else
     546:  00:146B  00                >             db      a
     546:  00:146C                    >             endif
     546:  00:146C                    > 
     546:  00:146C                    >             dw      bc,de,hl,ix,iy
     546:  00:146C  CC BB EE DD 0C 09 88 DD 77 FD 
     546:  00:1476  00 12             >             dw      mem
     546:  00:1478  00 C0             >             dw      sp
     546:  00:147A                    > 
     546:  00:147A  (00:0067)         > .@veccount := .@veccount+1
     546:  00:147A                    > 
     547:  00:147A                                  vec     0x00,0x00,0x00,0x00,mem,0x0088,a,0x88,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     547:  00:147A                    > 
     547:  00:147A                    >             if      postccf
     547:  00:147A                    ~ 
     547:  00:147A                    ~             if      ( .@veccount % 3 ) == 0
     547:  00:147A                    ~             inst    op1,op2,op3,op4,tail
     547:  00:147A                    ~ .@areg      :=      0
     547:  00:147A                    ~             else
     547:  00:147A                    ~             db      op1,op2,op3,op4,0
     547:  00:147A                    ~ .@areg      :=      .@areg | a
     547:  00:147A                    ~             endif
     547:  00:147A                    ~ 
     547:  00:147A                    ~             else
     547:  00:147A  00 00 00 00       >             db      op1,op2,op3,op4
     547:  00:147E                    >             endif
     547:  00:147E                    > 
     547:  00:147E  00                >             db      f
     547:  00:147F                    > 
     547:  00:147F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     547:  00:147F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     547:  00:147F                    ~             else
     547:  00:147F  88                >             db      a
     547:  00:1480                    >             endif
     547:  00:1480                    > 
     547:  00:1480                    >             dw      bc,de,hl,ix,iy
     547:  00:1480  00 00 00 00 00 00 00 00 00 00 
     547:  00:148A  88 00             >             dw      mem
     547:  00:148C  00 00             >             dw      sp
     547:  00:148E                    > 
     547:  00:148E  (00:0068)         > .@veccount := .@veccount+1
     547:  00:148E                    > 
     548:  00:148E                                  vec     0x00,0x00,0x00,0x00,mem,0x0077,a,0x77,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     548:  00:148E                    > 
     548:  00:148E                    >             if      postccf
     548:  00:148E                    ~ 
     548:  00:148E                    ~             if      ( .@veccount % 3 ) == 0
     548:  00:148E                    ~             inst    op1,op2,op3,op4,tail
     548:  00:148E                    ~ .@areg      :=      0
     548:  00:148E                    ~             else
     548:  00:148E                    ~             db      op1,op2,op3,op4,0
     548:  00:148E                    ~ .@areg      :=      .@areg | a
     548:  00:148E                    ~             endif
     548:  00:148E                    ~ 
     548:  00:148E                    ~             else
     548:  00:148E  00 00 00 00       >             db      op1,op2,op3,op4
     548:  00:1492                    >             endif
     548:  00:1492                    > 
     548:  00:1492  FF                >             db      f
     548:  00:1493                    > 
     548:  00:1493                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     548:  00:1493                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     548:  00:1493                    ~             else
     548:  00:1493  77                >             db      a
     548:  00:1494                    >             endif
     548:  00:1494                    > 
     548:  00:1494                    >             dw      bc,de,hl,ix,iy
     548:  00:1494  00 00 00 00 00 00 00 00 00 00 
     548:  00:149E  77 00             >             dw      mem
     548:  00:14A0  00 00             >             dw      sp
     548:  00:14A2                    > 
     548:  00:14A2  (00:0069)         > .@veccount := .@veccount+1
     548:  00:14A2                    > 
     549:  00:14A2                                  crcs    allflags,0x144cbc1e,all,0x7db4c060,docflags,0x25caf56c,doc,0x6029a6d6,ccf,0xdaee3999,mptr,0x670a95ea
     549:  00:14A2                    >             if      postccf
     549:  00:14A2                    ~             ddbe    ccf
     549:  00:14A2                    ~             elseif  memptr
     549:  00:14A2                    ~             ddbe    mptr
     549:  00:14A2                    ~             else
     549:  00:14A2                    >             if      maskflags
     549:  00:14A2                    >             if      onlyflags
     549:  00:14A2                    ~             ddbe    docflags
     549:  00:14A2                    ~             else
     549:  00:14A2                    >             ddbe    doc
     549:  00:14A2  60                >             db      (n>>24)&0xff
     549:  00:14A3  29                >             db      (n>>16)&0xff
     549:  00:14A4  A6                >             db      (n>>8)&0xff
     549:  00:14A5  D6                >             db      n&0xff
     549:  00:14A6                    >             endif
     549:  00:14A6                    >             else
     549:  00:14A6                    ~             if      onlyflags
     549:  00:14A6                    ~             ddbe    allflags
     549:  00:14A6                    ~             else
     549:  00:14A6                    ~             ddbe    all
     549:  00:14A6                    ~             endif
     549:  00:14A6                    ~             endif
     549:  00:14A6                    >             endif
     550:  00:14A6                                  name    "RRD"
     550:  00:14A6  52 52 44 00       >             dz      n
     551:  00:14AA                      
     552:  00:14AA                      .rlc_a      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     552:  00:14AA                    >             if      maskflags
     552:  00:14AA                    >             db8     s,z,f5,hc,f3,pv,n,c
     552:  00:14AA  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     552:  00:14AB                    >             else
     552:  00:14AB                    ~             db      0xff
     552:  00:14AB                    ~             endif
     553:  00:14AB                                  vec     0xcb,0x07,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     553:  00:14AB                    > 
     553:  00:14AB                    >             if      postccf
     553:  00:14AB                    ~ 
     553:  00:14AB                    ~             if      ( .@veccount % 3 ) == 0
     553:  00:14AB                    ~             inst    op1,op2,op3,op4,tail
     553:  00:14AB                    ~ .@areg      :=      0
     553:  00:14AB                    ~             else
     553:  00:14AB                    ~             db      op1,op2,op3,op4,0
     553:  00:14AB                    ~ .@areg      :=      .@areg | a
     553:  00:14AB                    ~             endif
     553:  00:14AB                    ~ 
     553:  00:14AB                    ~             else
     553:  00:14AB  CB 07 00 00       >             db      op1,op2,op3,op4
     553:  00:14AF                    >             endif
     553:  00:14AF                    > 
     553:  00:14AF  FF                >             db      f
     553:  00:14B0                    > 
     553:  00:14B0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     553:  00:14B0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     553:  00:14B0                    ~             else
     553:  00:14B0  AA                >             db      a
     553:  00:14B1                    >             endif
     553:  00:14B1                    > 
     553:  00:14B1                    >             dw      bc,de,hl,ix,iy
     553:  00:14B1  CC BB EE DD 11 44 88 DD 77 FD 
     553:  00:14BB  34 12             >             dw      mem
     553:  00:14BD  00 C0             >             dw      sp
     553:  00:14BF                    > 
     553:  00:14BF  (00:006A)         > .@veccount := .@veccount+1
     553:  00:14BF                    > 
     554:  00:14BF                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     554:  00:14BF                    > 
     554:  00:14BF                    >             if      postccf
     554:  00:14BF                    ~ 
     554:  00:14BF                    ~             if      ( .@veccount % 3 ) == 0
     554:  00:14BF                    ~             inst    op1,op2,op3,op4,tail
     554:  00:14BF                    ~ .@areg      :=      0
     554:  00:14BF                    ~             else
     554:  00:14BF                    ~             db      op1,op2,op3,op4,0
     554:  00:14BF                    ~ .@areg      :=      .@areg | a
     554:  00:14BF                    ~             endif
     554:  00:14BF                    ~ 
     554:  00:14BF                    ~             else
     554:  00:14BF  00 00 00 00       >             db      op1,op2,op3,op4
     554:  00:14C3                    >             endif
     554:  00:14C3                    > 
     554:  00:14C3  01                >             db      f
     554:  00:14C4                    > 
     554:  00:14C4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     554:  00:14C4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     554:  00:14C4                    ~             else
     554:  00:14C4  FF                >             db      a
     554:  00:14C5                    >             endif
     554:  00:14C5                    > 
     554:  00:14C5                    >             dw      bc,de,hl,ix,iy
     554:  00:14C5  00 00 00 00 00 00 00 00 00 00 
     554:  00:14CF  00 00             >             dw      mem
     554:  00:14D1  00 00             >             dw      sp
     554:  00:14D3                    > 
     554:  00:14D3  (00:006B)         > .@veccount := .@veccount+1
     554:  00:14D3                    > 
     555:  00:14D3                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     555:  00:14D3                    > 
     555:  00:14D3                    >             if      postccf
     555:  00:14D3                    ~ 
     555:  00:14D3                    ~             if      ( .@veccount % 3 ) == 0
     555:  00:14D3                    ~             inst    op1,op2,op3,op4,tail
     555:  00:14D3                    ~ .@areg      :=      0
     555:  00:14D3                    ~             else
     555:  00:14D3                    ~             db      op1,op2,op3,op4,0
     555:  00:14D3                    ~ .@areg      :=      .@areg | a
     555:  00:14D3                    ~             endif
     555:  00:14D3                    ~ 
     555:  00:14D3                    ~             else
     555:  00:14D3  00 00 00 00       >             db      op1,op2,op3,op4
     555:  00:14D7                    >             endif
     555:  00:14D7                    > 
     555:  00:14D7  FE                >             db      f
     555:  00:14D8                    > 
     555:  00:14D8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     555:  00:14D8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     555:  00:14D8                    ~             else
     555:  00:14D8  00                >             db      a
     555:  00:14D9                    >             endif
     555:  00:14D9                    > 
     555:  00:14D9                    >             dw      bc,de,hl,ix,iy
     555:  00:14D9  00 00 00 00 00 00 00 00 00 00 
     555:  00:14E3  00 00             >             dw      mem
     555:  00:14E5  00 00             >             dw      sp
     555:  00:14E7                    > 
     555:  00:14E7  (00:006C)         > .@veccount := .@veccount+1
     555:  00:14E7                    > 
     556:  00:14E7                                  crcs    allflags,0xfd4e5ef3,all,0x283e77e2,docflags,0x8b7cb641,doc,0x9bd2c7a4,ccf,0xdd9bbb3f,mptr,0x46c57ece
     556:  00:14E7                    >             if      postccf
     556:  00:14E7                    ~             ddbe    ccf
     556:  00:14E7                    ~             elseif  memptr
     556:  00:14E7                    ~             ddbe    mptr
     556:  00:14E7                    ~             else
     556:  00:14E7                    >             if      maskflags
     556:  00:14E7                    >             if      onlyflags
     556:  00:14E7                    ~             ddbe    docflags
     556:  00:14E7                    ~             else
     556:  00:14E7                    >             ddbe    doc
     556:  00:14E7  9B                >             db      (n>>24)&0xff
     556:  00:14E8  D2                >             db      (n>>16)&0xff
     556:  00:14E9  C7                >             db      (n>>8)&0xff
     556:  00:14EA  A4                >             db      n&0xff
     556:  00:14EB                    >             endif
     556:  00:14EB                    >             else
     556:  00:14EB                    ~             if      onlyflags
     556:  00:14EB                    ~             ddbe    allflags
     556:  00:14EB                    ~             else
     556:  00:14EB                    ~             ddbe    all
     556:  00:14EB                    ~             endif
     556:  00:14EB                    ~             endif
     556:  00:14EB                    >             endif
     557:  00:14EB                                  name    "RLC A"
     557:  00:14EB  52 4C 43 20 41 00 >             dz      n
     558:  00:14F1                      
     559:  00:14F1                      .rrc_a      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     559:  00:14F1                    >             if      maskflags
     559:  00:14F1                    >             db8     s,z,f5,hc,f3,pv,n,c
     559:  00:14F1  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     559:  00:14F2                    >             else
     559:  00:14F2                    ~             db      0xff
     559:  00:14F2                    ~             endif
     560:  00:14F2                                  vec     0xcb,0x0f,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     560:  00:14F2                    > 
     560:  00:14F2                    >             if      postccf
     560:  00:14F2                    ~ 
     560:  00:14F2                    ~             if      ( .@veccount % 3 ) == 0
     560:  00:14F2                    ~             inst    op1,op2,op3,op4,tail
     560:  00:14F2                    ~ .@areg      :=      0
     560:  00:14F2                    ~             else
     560:  00:14F2                    ~             db      op1,op2,op3,op4,0
     560:  00:14F2                    ~ .@areg      :=      .@areg | a
     560:  00:14F2                    ~             endif
     560:  00:14F2                    ~ 
     560:  00:14F2                    ~             else
     560:  00:14F2  CB 0F 00 00       >             db      op1,op2,op3,op4
     560:  00:14F6                    >             endif
     560:  00:14F6                    > 
     560:  00:14F6  FF                >             db      f
     560:  00:14F7                    > 
     560:  00:14F7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     560:  00:14F7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     560:  00:14F7                    ~             else
     560:  00:14F7  AA                >             db      a
     560:  00:14F8                    >             endif
     560:  00:14F8                    > 
     560:  00:14F8                    >             dw      bc,de,hl,ix,iy
     560:  00:14F8  CC BB EE DD 11 44 88 DD 77 FD 
     560:  00:1502  34 12             >             dw      mem
     560:  00:1504  00 C0             >             dw      sp
     560:  00:1506                    > 
     560:  00:1506  (00:006D)         > .@veccount := .@veccount+1
     560:  00:1506                    > 
     561:  00:1506                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     561:  00:1506                    > 
     561:  00:1506                    >             if      postccf
     561:  00:1506                    ~ 
     561:  00:1506                    ~             if      ( .@veccount % 3 ) == 0
     561:  00:1506                    ~             inst    op1,op2,op3,op4,tail
     561:  00:1506                    ~ .@areg      :=      0
     561:  00:1506                    ~             else
     561:  00:1506                    ~             db      op1,op2,op3,op4,0
     561:  00:1506                    ~ .@areg      :=      .@areg | a
     561:  00:1506                    ~             endif
     561:  00:1506                    ~ 
     561:  00:1506                    ~             else
     561:  00:1506  00 00 00 00       >             db      op1,op2,op3,op4
     561:  00:150A                    >             endif
     561:  00:150A                    > 
     561:  00:150A  01                >             db      f
     561:  00:150B                    > 
     561:  00:150B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     561:  00:150B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     561:  00:150B                    ~             else
     561:  00:150B  FF                >             db      a
     561:  00:150C                    >             endif
     561:  00:150C                    > 
     561:  00:150C                    >             dw      bc,de,hl,ix,iy
     561:  00:150C  00 00 00 00 00 00 00 00 00 00 
     561:  00:1516  00 00             >             dw      mem
     561:  00:1518  00 00             >             dw      sp
     561:  00:151A                    > 
     561:  00:151A  (00:006E)         > .@veccount := .@veccount+1
     561:  00:151A                    > 
     562:  00:151A                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     562:  00:151A                    > 
     562:  00:151A                    >             if      postccf
     562:  00:151A                    ~ 
     562:  00:151A                    ~             if      ( .@veccount % 3 ) == 0
     562:  00:151A                    ~             inst    op1,op2,op3,op4,tail
     562:  00:151A                    ~ .@areg      :=      0
     562:  00:151A                    ~             else
     562:  00:151A                    ~             db      op1,op2,op3,op4,0
     562:  00:151A                    ~ .@areg      :=      .@areg | a
     562:  00:151A                    ~             endif
     562:  00:151A                    ~ 
     562:  00:151A                    ~             else
     562:  00:151A  00 00 00 00       >             db      op1,op2,op3,op4
     562:  00:151E                    >             endif
     562:  00:151E                    > 
     562:  00:151E  FE                >             db      f
     562:  00:151F                    > 
     562:  00:151F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     562:  00:151F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     562:  00:151F                    ~             else
     562:  00:151F  00                >             db      a
     562:  00:1520                    >             endif
     562:  00:1520                    > 
     562:  00:1520                    >             dw      bc,de,hl,ix,iy
     562:  00:1520  00 00 00 00 00 00 00 00 00 00 
     562:  00:152A  00 00             >             dw      mem
     562:  00:152C  00 00             >             dw      sp
     562:  00:152E                    > 
     562:  00:152E  (00:006F)         > .@veccount := .@veccount+1
     562:  00:152E                    > 
     563:  00:152E                                  crcs    allflags,0xd42a65e9,all,0x8ec5c37a,docflags,0x0c7c4286,doc,0x8d108e55,ccf,0x60cd57c2,mptr,0x1f83228c
     563:  00:152E                    >             if      postccf
     563:  00:152E                    ~             ddbe    ccf
     563:  00:152E                    ~             elseif  memptr
     563:  00:152E                    ~             ddbe    mptr
     563:  00:152E                    ~             else
     563:  00:152E                    >             if      maskflags
     563:  00:152E                    >             if      onlyflags
     563:  00:152E                    ~             ddbe    docflags
     563:  00:152E                    ~             else
     563:  00:152E                    >             ddbe    doc
     563:  00:152E  8D                >             db      (n>>24)&0xff
     563:  00:152F  10                >             db      (n>>16)&0xff
     563:  00:1530  8E                >             db      (n>>8)&0xff
     563:  00:1531  55                >             db      n&0xff
     563:  00:1532                    >             endif
     563:  00:1532                    >             else
     563:  00:1532                    ~             if      onlyflags
     563:  00:1532                    ~             ddbe    allflags
     563:  00:1532                    ~             else
     563:  00:1532                    ~             ddbe    all
     563:  00:1532                    ~             endif
     563:  00:1532                    ~             endif
     563:  00:1532                    >             endif
     564:  00:1532                                  name    "RRC A"
     564:  00:1532  52 52 43 20 41 00 >             dz      n
     565:  00:1538                      
     566:  00:1538                      .rl_a       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     566:  00:1538                    >             if      maskflags
     566:  00:1538                    >             db8     s,z,f5,hc,f3,pv,n,c
     566:  00:1538  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     566:  00:1539                    >             else
     566:  00:1539                    ~             db      0xff
     566:  00:1539                    ~             endif
     567:  00:1539                                  vec     0xcb,0x17,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     567:  00:1539                    > 
     567:  00:1539                    >             if      postccf
     567:  00:1539                    ~ 
     567:  00:1539                    ~             if      ( .@veccount % 3 ) == 0
     567:  00:1539                    ~             inst    op1,op2,op3,op4,tail
     567:  00:1539                    ~ .@areg      :=      0
     567:  00:1539                    ~             else
     567:  00:1539                    ~             db      op1,op2,op3,op4,0
     567:  00:1539                    ~ .@areg      :=      .@areg | a
     567:  00:1539                    ~             endif
     567:  00:1539                    ~ 
     567:  00:1539                    ~             else
     567:  00:1539  CB 17 00 00       >             db      op1,op2,op3,op4
     567:  00:153D                    >             endif
     567:  00:153D                    > 
     567:  00:153D  FF                >             db      f
     567:  00:153E                    > 
     567:  00:153E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     567:  00:153E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     567:  00:153E                    ~             else
     567:  00:153E  AA                >             db      a
     567:  00:153F                    >             endif
     567:  00:153F                    > 
     567:  00:153F                    >             dw      bc,de,hl,ix,iy
     567:  00:153F  CC BB EE DD 11 44 88 DD 77 FD 
     567:  00:1549  34 12             >             dw      mem
     567:  00:154B  00 C0             >             dw      sp
     567:  00:154D                    > 
     567:  00:154D  (00:0070)         > .@veccount := .@veccount+1
     567:  00:154D                    > 
     568:  00:154D                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     568:  00:154D                    > 
     568:  00:154D                    >             if      postccf
     568:  00:154D                    ~ 
     568:  00:154D                    ~             if      ( .@veccount % 3 ) == 0
     568:  00:154D                    ~             inst    op1,op2,op3,op4,tail
     568:  00:154D                    ~ .@areg      :=      0
     568:  00:154D                    ~             else
     568:  00:154D                    ~             db      op1,op2,op3,op4,0
     568:  00:154D                    ~ .@areg      :=      .@areg | a
     568:  00:154D                    ~             endif
     568:  00:154D                    ~ 
     568:  00:154D                    ~             else
     568:  00:154D  00 00 00 00       >             db      op1,op2,op3,op4
     568:  00:1551                    >             endif
     568:  00:1551                    > 
     568:  00:1551  01                >             db      f
     568:  00:1552                    > 
     568:  00:1552                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     568:  00:1552                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     568:  00:1552                    ~             else
     568:  00:1552  FF                >             db      a
     568:  00:1553                    >             endif
     568:  00:1553                    > 
     568:  00:1553                    >             dw      bc,de,hl,ix,iy
     568:  00:1553  00 00 00 00 00 00 00 00 00 00 
     568:  00:155D  00 00             >             dw      mem
     568:  00:155F  00 00             >             dw      sp
     568:  00:1561                    > 
     568:  00:1561  (00:0071)         > .@veccount := .@veccount+1
     568:  00:1561                    > 
     569:  00:1561                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     569:  00:1561                    > 
     569:  00:1561                    >             if      postccf
     569:  00:1561                    ~ 
     569:  00:1561                    ~             if      ( .@veccount % 3 ) == 0
     569:  00:1561                    ~             inst    op1,op2,op3,op4,tail
     569:  00:1561                    ~ .@areg      :=      0
     569:  00:1561                    ~             else
     569:  00:1561                    ~             db      op1,op2,op3,op4,0
     569:  00:1561                    ~ .@areg      :=      .@areg | a
     569:  00:1561                    ~             endif
     569:  00:1561                    ~ 
     569:  00:1561                    ~             else
     569:  00:1561  00 00 00 00       >             db      op1,op2,op3,op4
     569:  00:1565                    >             endif
     569:  00:1565                    > 
     569:  00:1565  FE                >             db      f
     569:  00:1566                    > 
     569:  00:1566                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     569:  00:1566                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     569:  00:1566                    ~             else
     569:  00:1566  00                >             db      a
     569:  00:1567                    >             endif
     569:  00:1567                    > 
     569:  00:1567                    >             dw      bc,de,hl,ix,iy
     569:  00:1567  00 00 00 00 00 00 00 00 00 00 
     569:  00:1571  00 00             >             dw      mem
     569:  00:1573  00 00             >             dw      sp
     569:  00:1575                    > 
     569:  00:1575  (00:0072)         > .@veccount := .@veccount+1
     569:  00:1575                    > 
     570:  00:1575                                  crcs    allflags,0x9fcd23ea,all,0xf4284a2f,docflags,0xe9ffcb58,doc,0x47c4fa69,ccf,0xbf18c626,mptr,0x46c57ece
     570:  00:1575                    >             if      postccf
     570:  00:1575                    ~             ddbe    ccf
     570:  00:1575                    ~             elseif  memptr
     570:  00:1575                    ~             ddbe    mptr
     570:  00:1575                    ~             else
     570:  00:1575                    >             if      maskflags
     570:  00:1575                    >             if      onlyflags
     570:  00:1575                    ~             ddbe    docflags
     570:  00:1575                    ~             else
     570:  00:1575                    >             ddbe    doc
     570:  00:1575  47                >             db      (n>>24)&0xff
     570:  00:1576  C4                >             db      (n>>16)&0xff
     570:  00:1577  FA                >             db      (n>>8)&0xff
     570:  00:1578  69                >             db      n&0xff
     570:  00:1579                    >             endif
     570:  00:1579                    >             else
     570:  00:1579                    ~             if      onlyflags
     570:  00:1579                    ~             ddbe    allflags
     570:  00:1579                    ~             else
     570:  00:1579                    ~             ddbe    all
     570:  00:1579                    ~             endif
     570:  00:1579                    ~             endif
     570:  00:1579                    >             endif
     571:  00:1579                                  name    "RL A"
     571:  00:1579  52 4C 20 41 00    >             dz      n
     572:  00:157E                      
     573:  00:157E                      .rr_a       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     573:  00:157E                    >             if      maskflags
     573:  00:157E                    >             db8     s,z,f5,hc,f3,pv,n,c
     573:  00:157E  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     573:  00:157F                    >             else
     573:  00:157F                    ~             db      0xff
     573:  00:157F                    ~             endif
     574:  00:157F                                  vec     0xcb,0x1f,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     574:  00:157F                    > 
     574:  00:157F                    >             if      postccf
     574:  00:157F                    ~ 
     574:  00:157F                    ~             if      ( .@veccount % 3 ) == 0
     574:  00:157F                    ~             inst    op1,op2,op3,op4,tail
     574:  00:157F                    ~ .@areg      :=      0
     574:  00:157F                    ~             else
     574:  00:157F                    ~             db      op1,op2,op3,op4,0
     574:  00:157F                    ~ .@areg      :=      .@areg | a
     574:  00:157F                    ~             endif
     574:  00:157F                    ~ 
     574:  00:157F                    ~             else
     574:  00:157F  CB 1F 00 00       >             db      op1,op2,op3,op4
     574:  00:1583                    >             endif
     574:  00:1583                    > 
     574:  00:1583  FF                >             db      f
     574:  00:1584                    > 
     574:  00:1584                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     574:  00:1584                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     574:  00:1584                    ~             else
     574:  00:1584  AA                >             db      a
     574:  00:1585                    >             endif
     574:  00:1585                    > 
     574:  00:1585                    >             dw      bc,de,hl,ix,iy
     574:  00:1585  CC BB EE DD 11 44 88 DD 77 FD 
     574:  00:158F  34 12             >             dw      mem
     574:  00:1591  00 C0             >             dw      sp
     574:  00:1593                    > 
     574:  00:1593  (00:0073)         > .@veccount := .@veccount+1
     574:  00:1593                    > 
     575:  00:1593                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     575:  00:1593                    > 
     575:  00:1593                    >             if      postccf
     575:  00:1593                    ~ 
     575:  00:1593                    ~             if      ( .@veccount % 3 ) == 0
     575:  00:1593                    ~             inst    op1,op2,op3,op4,tail
     575:  00:1593                    ~ .@areg      :=      0
     575:  00:1593                    ~             else
     575:  00:1593                    ~             db      op1,op2,op3,op4,0
     575:  00:1593                    ~ .@areg      :=      .@areg | a
     575:  00:1593                    ~             endif
     575:  00:1593                    ~ 
     575:  00:1593                    ~             else
     575:  00:1593  00 00 00 00       >             db      op1,op2,op3,op4
     575:  00:1597                    >             endif
     575:  00:1597                    > 
     575:  00:1597  01                >             db      f
     575:  00:1598                    > 
     575:  00:1598                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     575:  00:1598                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     575:  00:1598                    ~             else
     575:  00:1598  FF                >             db      a
     575:  00:1599                    >             endif
     575:  00:1599                    > 
     575:  00:1599                    >             dw      bc,de,hl,ix,iy
     575:  00:1599  00 00 00 00 00 00 00 00 00 00 
     575:  00:15A3  00 00             >             dw      mem
     575:  00:15A5  00 00             >             dw      sp
     575:  00:15A7                    > 
     575:  00:15A7  (00:0074)         > .@veccount := .@veccount+1
     575:  00:15A7                    > 
     576:  00:15A7                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     576:  00:15A7                    > 
     576:  00:15A7                    >             if      postccf
     576:  00:15A7                    ~ 
     576:  00:15A7                    ~             if      ( .@veccount % 3 ) == 0
     576:  00:15A7                    ~             inst    op1,op2,op3,op4,tail
     576:  00:15A7                    ~ .@areg      :=      0
     576:  00:15A7                    ~             else
     576:  00:15A7                    ~             db      op1,op2,op3,op4,0
     576:  00:15A7                    ~ .@areg      :=      .@areg | a
     576:  00:15A7                    ~             endif
     576:  00:15A7                    ~ 
     576:  00:15A7                    ~             else
     576:  00:15A7  00 00 00 00       >             db      op1,op2,op3,op4
     576:  00:15AB                    >             endif
     576:  00:15AB                    > 
     576:  00:15AB  FE                >             db      f
     576:  00:15AC                    > 
     576:  00:15AC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     576:  00:15AC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     576:  00:15AC                    ~             else
     576:  00:15AC  00                >             db      a
     576:  00:15AD                    >             endif
     576:  00:15AD                    > 
     576:  00:15AD                    >             dw      bc,de,hl,ix,iy
     576:  00:15AD  00 00 00 00 00 00 00 00 00 00 
     576:  00:15B7  00 00             >             dw      mem
     576:  00:15B9  00 00             >             dw      sp
     576:  00:15BB                    > 
     576:  00:15BB  (00:0075)         > .@veccount := .@veccount+1
     576:  00:15BB                    > 
     577:  00:15BB                                  crcs    allflags,0x2c01ccfe,all,0x8ff2a587,docflags,0xf457eb91,doc,0x8c27e8a8,ccf,0x98e6fed5,mptr,0x1f83228c
     577:  00:15BB                    >             if      postccf
     577:  00:15BB                    ~             ddbe    ccf
     577:  00:15BB                    ~             elseif  memptr
     577:  00:15BB                    ~             ddbe    mptr
     577:  00:15BB                    ~             else
     577:  00:15BB                    >             if      maskflags
     577:  00:15BB                    >             if      onlyflags
     577:  00:15BB                    ~             ddbe    docflags
     577:  00:15BB                    ~             else
     577:  00:15BB                    >             ddbe    doc
     577:  00:15BB  8C                >             db      (n>>24)&0xff
     577:  00:15BC  27                >             db      (n>>16)&0xff
     577:  00:15BD  E8                >             db      (n>>8)&0xff
     577:  00:15BE  A8                >             db      n&0xff
     577:  00:15BF                    >             endif
     577:  00:15BF                    >             else
     577:  00:15BF                    ~             if      onlyflags
     577:  00:15BF                    ~             ddbe    allflags
     577:  00:15BF                    ~             else
     577:  00:15BF                    ~             ddbe    all
     577:  00:15BF                    ~             endif
     577:  00:15BF                    ~             endif
     577:  00:15BF                    >             endif
     578:  00:15BF                                  name    "RR A"
     578:  00:15BF  52 52 20 41 00    >             dz      n
     579:  00:15C4                      
     580:  00:15C4                      .sla_a      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     580:  00:15C4                    >             if      maskflags
     580:  00:15C4                    >             db8     s,z,f5,hc,f3,pv,n,c
     580:  00:15C4  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     580:  00:15C5                    >             else
     580:  00:15C5                    ~             db      0xff
     580:  00:15C5                    ~             endif
     581:  00:15C5                                  vec     0xcb,0x27,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     581:  00:15C5                    > 
     581:  00:15C5                    >             if      postccf
     581:  00:15C5                    ~ 
     581:  00:15C5                    ~             if      ( .@veccount % 3 ) == 0
     581:  00:15C5                    ~             inst    op1,op2,op3,op4,tail
     581:  00:15C5                    ~ .@areg      :=      0
     581:  00:15C5                    ~             else
     581:  00:15C5                    ~             db      op1,op2,op3,op4,0
     581:  00:15C5                    ~ .@areg      :=      .@areg | a
     581:  00:15C5                    ~             endif
     581:  00:15C5                    ~ 
     581:  00:15C5                    ~             else
     581:  00:15C5  CB 27 00 00       >             db      op1,op2,op3,op4
     581:  00:15C9                    >             endif
     581:  00:15C9                    > 
     581:  00:15C9  FF                >             db      f
     581:  00:15CA                    > 
     581:  00:15CA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     581:  00:15CA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     581:  00:15CA                    ~             else
     581:  00:15CA  AA                >             db      a
     581:  00:15CB                    >             endif
     581:  00:15CB                    > 
     581:  00:15CB                    >             dw      bc,de,hl,ix,iy
     581:  00:15CB  CC BB EE DD 11 44 88 DD 77 FD 
     581:  00:15D5  34 12             >             dw      mem
     581:  00:15D7  00 C0             >             dw      sp
     581:  00:15D9                    > 
     581:  00:15D9  (00:0076)         > .@veccount := .@veccount+1
     581:  00:15D9                    > 
     582:  00:15D9                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     582:  00:15D9                    > 
     582:  00:15D9                    >             if      postccf
     582:  00:15D9                    ~ 
     582:  00:15D9                    ~             if      ( .@veccount % 3 ) == 0
     582:  00:15D9                    ~             inst    op1,op2,op3,op4,tail
     582:  00:15D9                    ~ .@areg      :=      0
     582:  00:15D9                    ~             else
     582:  00:15D9                    ~             db      op1,op2,op3,op4,0
     582:  00:15D9                    ~ .@areg      :=      .@areg | a
     582:  00:15D9                    ~             endif
     582:  00:15D9                    ~ 
     582:  00:15D9                    ~             else
     582:  00:15D9  00 00 00 00       >             db      op1,op2,op3,op4
     582:  00:15DD                    >             endif
     582:  00:15DD                    > 
     582:  00:15DD  01                >             db      f
     582:  00:15DE                    > 
     582:  00:15DE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     582:  00:15DE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     582:  00:15DE                    ~             else
     582:  00:15DE  FF                >             db      a
     582:  00:15DF                    >             endif
     582:  00:15DF                    > 
     582:  00:15DF                    >             dw      bc,de,hl,ix,iy
     582:  00:15DF  00 00 00 00 00 00 00 00 00 00 
     582:  00:15E9  00 00             >             dw      mem
     582:  00:15EB  00 00             >             dw      sp
     582:  00:15ED                    > 
     582:  00:15ED  (00:0077)         > .@veccount := .@veccount+1
     582:  00:15ED                    > 
     583:  00:15ED                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     583:  00:15ED                    > 
     583:  00:15ED                    >             if      postccf
     583:  00:15ED                    ~ 
     583:  00:15ED                    ~             if      ( .@veccount % 3 ) == 0
     583:  00:15ED                    ~             inst    op1,op2,op3,op4,tail
     583:  00:15ED                    ~ .@areg      :=      0
     583:  00:15ED                    ~             else
     583:  00:15ED                    ~             db      op1,op2,op3,op4,0
     583:  00:15ED                    ~ .@areg      :=      .@areg | a
     583:  00:15ED                    ~             endif
     583:  00:15ED                    ~ 
     583:  00:15ED                    ~             else
     583:  00:15ED  00 00 00 00       >             db      op1,op2,op3,op4
     583:  00:15F1                    >             endif
     583:  00:15F1                    > 
     583:  00:15F1  FE                >             db      f
     583:  00:15F2                    > 
     583:  00:15F2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     583:  00:15F2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     583:  00:15F2                    ~             else
     583:  00:15F2  00                >             db      a
     583:  00:15F3                    >             endif
     583:  00:15F3                    > 
     583:  00:15F3                    >             dw      bc,de,hl,ix,iy
     583:  00:15F3  00 00 00 00 00 00 00 00 00 00 
     583:  00:15FD  00 00             >             dw      mem
     583:  00:15FF  00 00             >             dw      sp
     583:  00:1601                    > 
     583:  00:1601  (00:0078)         > .@veccount := .@veccount+1
     583:  00:1601                    > 
     584:  00:1601                                  crcs    allflags,0x14e83f4b,all,0x23575776,docflags,0x62dad7f9,doc,0x90bbe730,ccf,0x343dda87,mptr,0x46c57ece
     584:  00:1601                    >             if      postccf
     584:  00:1601                    ~             ddbe    ccf
     584:  00:1601                    ~             elseif  memptr
     584:  00:1601                    ~             ddbe    mptr
     584:  00:1601                    ~             else
     584:  00:1601                    >             if      maskflags
     584:  00:1601                    >             if      onlyflags
     584:  00:1601                    ~             ddbe    docflags
     584:  00:1601                    ~             else
     584:  00:1601                    >             ddbe    doc
     584:  00:1601  90                >             db      (n>>24)&0xff
     584:  00:1602  BB                >             db      (n>>16)&0xff
     584:  00:1603  E7                >             db      (n>>8)&0xff
     584:  00:1604  30                >             db      n&0xff
     584:  00:1605                    >             endif
     584:  00:1605                    >             else
     584:  00:1605                    ~             if      onlyflags
     584:  00:1605                    ~             ddbe    allflags
     584:  00:1605                    ~             else
     584:  00:1605                    ~             ddbe    all
     584:  00:1605                    ~             endif
     584:  00:1605                    ~             endif
     584:  00:1605                    >             endif
     585:  00:1605                                  name    "SLA A"
     585:  00:1605  53 4C 41 20 41 00 >             dz      n
     586:  00:160B                      
     587:  00:160B                      .sra_a      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     587:  00:160B                    >             if      maskflags
     587:  00:160B                    >             db8     s,z,f5,hc,f3,pv,n,c
     587:  00:160B  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     587:  00:160C                    >             else
     587:  00:160C                    ~             db      0xff
     587:  00:160C                    ~             endif
     588:  00:160C                                  vec     0xcb,0x2f,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     588:  00:160C                    > 
     588:  00:160C                    >             if      postccf
     588:  00:160C                    ~ 
     588:  00:160C                    ~             if      ( .@veccount % 3 ) == 0
     588:  00:160C                    ~             inst    op1,op2,op3,op4,tail
     588:  00:160C                    ~ .@areg      :=      0
     588:  00:160C                    ~             else
     588:  00:160C                    ~             db      op1,op2,op3,op4,0
     588:  00:160C                    ~ .@areg      :=      .@areg | a
     588:  00:160C                    ~             endif
     588:  00:160C                    ~ 
     588:  00:160C                    ~             else
     588:  00:160C  CB 2F 00 00       >             db      op1,op2,op3,op4
     588:  00:1610                    >             endif
     588:  00:1610                    > 
     588:  00:1610  FF                >             db      f
     588:  00:1611                    > 
     588:  00:1611                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     588:  00:1611                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     588:  00:1611                    ~             else
     588:  00:1611  AA                >             db      a
     588:  00:1612                    >             endif
     588:  00:1612                    > 
     588:  00:1612                    >             dw      bc,de,hl,ix,iy
     588:  00:1612  CC BB EE DD 11 44 88 DD 77 FD 
     588:  00:161C  34 12             >             dw      mem
     588:  00:161E  00 C0             >             dw      sp
     588:  00:1620                    > 
     588:  00:1620  (00:0079)         > .@veccount := .@veccount+1
     588:  00:1620                    > 
     589:  00:1620                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     589:  00:1620                    > 
     589:  00:1620                    >             if      postccf
     589:  00:1620                    ~ 
     589:  00:1620                    ~             if      ( .@veccount % 3 ) == 0
     589:  00:1620                    ~             inst    op1,op2,op3,op4,tail
     589:  00:1620                    ~ .@areg      :=      0
     589:  00:1620                    ~             else
     589:  00:1620                    ~             db      op1,op2,op3,op4,0
     589:  00:1620                    ~ .@areg      :=      .@areg | a
     589:  00:1620                    ~             endif
     589:  00:1620                    ~ 
     589:  00:1620                    ~             else
     589:  00:1620  00 00 00 00       >             db      op1,op2,op3,op4
     589:  00:1624                    >             endif
     589:  00:1624                    > 
     589:  00:1624  01                >             db      f
     589:  00:1625                    > 
     589:  00:1625                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     589:  00:1625                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     589:  00:1625                    ~             else
     589:  00:1625  FF                >             db      a
     589:  00:1626                    >             endif
     589:  00:1626                    > 
     589:  00:1626                    >             dw      bc,de,hl,ix,iy
     589:  00:1626  00 00 00 00 00 00 00 00 00 00 
     589:  00:1630  00 00             >             dw      mem
     589:  00:1632  00 00             >             dw      sp
     589:  00:1634                    > 
     589:  00:1634  (00:007A)         > .@veccount := .@veccount+1
     589:  00:1634                    > 
     590:  00:1634                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     590:  00:1634                    > 
     590:  00:1634                    >             if      postccf
     590:  00:1634                    ~ 
     590:  00:1634                    ~             if      ( .@veccount % 3 ) == 0
     590:  00:1634                    ~             inst    op1,op2,op3,op4,tail
     590:  00:1634                    ~ .@areg      :=      0
     590:  00:1634                    ~             else
     590:  00:1634                    ~             db      op1,op2,op3,op4,0
     590:  00:1634                    ~ .@areg      :=      .@areg | a
     590:  00:1634                    ~             endif
     590:  00:1634                    ~ 
     590:  00:1634                    ~             else
     590:  00:1634  00 00 00 00       >             db      op1,op2,op3,op4
     590:  00:1638                    >             endif
     590:  00:1638                    > 
     590:  00:1638  FE                >             db      f
     590:  00:1639                    > 
     590:  00:1639                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     590:  00:1639                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     590:  00:1639                    ~             else
     590:  00:1639  00                >             db      a
     590:  00:163A                    >             endif
     590:  00:163A                    > 
     590:  00:163A                    >             dw      bc,de,hl,ix,iy
     590:  00:163A  00 00 00 00 00 00 00 00 00 00 
     590:  00:1644  00 00             >             dw      mem
     590:  00:1646  00 00             >             dw      sp
     590:  00:1648                    > 
     590:  00:1648  (00:007B)         > .@veccount := .@veccount+1
     590:  00:1648                    > 
     591:  00:1648                                  crcs    allflags,0x2d1ddbfe,all,0x43fd2a03,docflags,0xf54bfc91,doc,0x4028672c,ccf,0x99fae9d5,mptr,0x1f83228c
     591:  00:1648                    >             if      postccf
     591:  00:1648                    ~             ddbe    ccf
     591:  00:1648                    ~             elseif  memptr
     591:  00:1648                    ~             ddbe    mptr
     591:  00:1648                    ~             else
     591:  00:1648                    >             if      maskflags
     591:  00:1648                    >             if      onlyflags
     591:  00:1648                    ~             ddbe    docflags
     591:  00:1648                    ~             else
     591:  00:1648                    >             ddbe    doc
     591:  00:1648  40                >             db      (n>>24)&0xff
     591:  00:1649  28                >             db      (n>>16)&0xff
     591:  00:164A  67                >             db      (n>>8)&0xff
     591:  00:164B  2C                >             db      n&0xff
     591:  00:164C                    >             endif
     591:  00:164C                    >             else
     591:  00:164C                    ~             if      onlyflags
     591:  00:164C                    ~             ddbe    allflags
     591:  00:164C                    ~             else
     591:  00:164C                    ~             ddbe    all
     591:  00:164C                    ~             endif
     591:  00:164C                    ~             endif
     591:  00:164C                    >             endif
     592:  00:164C                                  name    "SRA A"
     592:  00:164C  53 52 41 20 41 00 >             dz      n
     593:  00:1652                      
     594:  00:1652                      .slia_a     flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     594:  00:1652                    >             if      maskflags
     594:  00:1652                    >             db8     s,z,f5,hc,f3,pv,n,c
     594:  00:1652  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     594:  00:1653                    >             else
     594:  00:1653                    ~             db      0xff
     594:  00:1653                    ~             endif
     595:  00:1653                                  vec     0xcb,0x37,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     595:  00:1653                    > 
     595:  00:1653                    >             if      postccf
     595:  00:1653                    ~ 
     595:  00:1653                    ~             if      ( .@veccount % 3 ) == 0
     595:  00:1653                    ~             inst    op1,op2,op3,op4,tail
     595:  00:1653                    ~ .@areg      :=      0
     595:  00:1653                    ~             else
     595:  00:1653                    ~             db      op1,op2,op3,op4,0
     595:  00:1653                    ~ .@areg      :=      .@areg | a
     595:  00:1653                    ~             endif
     595:  00:1653                    ~ 
     595:  00:1653                    ~             else
     595:  00:1653  CB 37 00 00       >             db      op1,op2,op3,op4
     595:  00:1657                    >             endif
     595:  00:1657                    > 
     595:  00:1657  FF                >             db      f
     595:  00:1658                    > 
     595:  00:1658                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     595:  00:1658                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     595:  00:1658                    ~             else
     595:  00:1658  AA                >             db      a
     595:  00:1659                    >             endif
     595:  00:1659                    > 
     595:  00:1659                    >             dw      bc,de,hl,ix,iy
     595:  00:1659  CC BB EE DD 11 44 88 DD 77 FD 
     595:  00:1663  34 12             >             dw      mem
     595:  00:1665  00 C0             >             dw      sp
     595:  00:1667                    > 
     595:  00:1667  (00:007C)         > .@veccount := .@veccount+1
     595:  00:1667                    > 
     596:  00:1667                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     596:  00:1667                    > 
     596:  00:1667                    >             if      postccf
     596:  00:1667                    ~ 
     596:  00:1667                    ~             if      ( .@veccount % 3 ) == 0
     596:  00:1667                    ~             inst    op1,op2,op3,op4,tail
     596:  00:1667                    ~ .@areg      :=      0
     596:  00:1667                    ~             else
     596:  00:1667                    ~             db      op1,op2,op3,op4,0
     596:  00:1667                    ~ .@areg      :=      .@areg | a
     596:  00:1667                    ~             endif
     596:  00:1667                    ~ 
     596:  00:1667                    ~             else
     596:  00:1667  00 00 00 00       >             db      op1,op2,op3,op4
     596:  00:166B                    >             endif
     596:  00:166B                    > 
     596:  00:166B  01                >             db      f
     596:  00:166C                    > 
     596:  00:166C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     596:  00:166C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     596:  00:166C                    ~             else
     596:  00:166C  FF                >             db      a
     596:  00:166D                    >             endif
     596:  00:166D                    > 
     596:  00:166D                    >             dw      bc,de,hl,ix,iy
     596:  00:166D  00 00 00 00 00 00 00 00 00 00 
     596:  00:1677  00 00             >             dw      mem
     596:  00:1679  00 00             >             dw      sp
     596:  00:167B                    > 
     596:  00:167B  (00:007D)         > .@veccount := .@veccount+1
     596:  00:167B                    > 
     597:  00:167B                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     597:  00:167B                    > 
     597:  00:167B                    >             if      postccf
     597:  00:167B                    ~ 
     597:  00:167B                    ~             if      ( .@veccount % 3 ) == 0
     597:  00:167B                    ~             inst    op1,op2,op3,op4,tail
     597:  00:167B                    ~ .@areg      :=      0
     597:  00:167B                    ~             else
     597:  00:167B                    ~             db      op1,op2,op3,op4,0
     597:  00:167B                    ~ .@areg      :=      .@areg | a
     597:  00:167B                    ~             endif
     597:  00:167B                    ~ 
     597:  00:167B                    ~             else
     597:  00:167B  00 00 00 00       >             db      op1,op2,op3,op4
     597:  00:167F                    >             endif
     597:  00:167F                    > 
     597:  00:167F  FE                >             db      f
     597:  00:1680                    > 
     597:  00:1680                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     597:  00:1680                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     597:  00:1680                    ~             else
     597:  00:1680  00                >             db      a
     597:  00:1681                    >             endif
     597:  00:1681                    > 
     597:  00:1681                    >             dw      bc,de,hl,ix,iy
     597:  00:1681  00 00 00 00 00 00 00 00 00 00 
     597:  00:168B  00 00             >             dw      mem
     597:  00:168D  00 00             >             dw      sp
     597:  00:168F                    > 
     597:  00:168F  (00:007E)         > .@veccount := .@veccount+1
     597:  00:168F                    > 
     598:  00:168F                                  crcs    allflags,0x3e979588,all,0x310e725b,docflags,0x48a57d3a,doc,0x82e2c21d,ccf,0x1e427044,mptr,0x46c57ece
     598:  00:168F                    >             if      postccf
     598:  00:168F                    ~             ddbe    ccf
     598:  00:168F                    ~             elseif  memptr
     598:  00:168F                    ~             ddbe    mptr
     598:  00:168F                    ~             else
     598:  00:168F                    >             if      maskflags
     598:  00:168F                    >             if      onlyflags
     598:  00:168F                    ~             ddbe    docflags
     598:  00:168F                    ~             else
     598:  00:168F                    >             ddbe    doc
     598:  00:168F  82                >             db      (n>>24)&0xff
     598:  00:1690  E2                >             db      (n>>16)&0xff
     598:  00:1691  C2                >             db      (n>>8)&0xff
     598:  00:1692  1D                >             db      n&0xff
     598:  00:1693                    >             endif
     598:  00:1693                    >             else
     598:  00:1693                    ~             if      onlyflags
     598:  00:1693                    ~             ddbe    allflags
     598:  00:1693                    ~             else
     598:  00:1693                    ~             ddbe    all
     598:  00:1693                    ~             endif
     598:  00:1693                    ~             endif
     598:  00:1693                    >             endif
     599:  00:1693                                  name    "SLIA A"
     599:  00:1693                    >             dz      n
     599:  00:1693  53 4C 49 41 20 41 00 
     600:  00:169A                      
     601:  00:169A                      .srl_a      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     601:  00:169A                    >             if      maskflags
     601:  00:169A                    >             db8     s,z,f5,hc,f3,pv,n,c
     601:  00:169A  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     601:  00:169B                    >             else
     601:  00:169B                    ~             db      0xff
     601:  00:169B                    ~             endif
     602:  00:169B                                  vec     0xcb,0x3f,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     602:  00:169B                    > 
     602:  00:169B                    >             if      postccf
     602:  00:169B                    ~ 
     602:  00:169B                    ~             if      ( .@veccount % 3 ) == 0
     602:  00:169B                    ~             inst    op1,op2,op3,op4,tail
     602:  00:169B                    ~ .@areg      :=      0
     602:  00:169B                    ~             else
     602:  00:169B                    ~             db      op1,op2,op3,op4,0
     602:  00:169B                    ~ .@areg      :=      .@areg | a
     602:  00:169B                    ~             endif
     602:  00:169B                    ~ 
     602:  00:169B                    ~             else
     602:  00:169B  CB 3F 00 00       >             db      op1,op2,op3,op4
     602:  00:169F                    >             endif
     602:  00:169F                    > 
     602:  00:169F  FF                >             db      f
     602:  00:16A0                    > 
     602:  00:16A0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     602:  00:16A0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     602:  00:16A0                    ~             else
     602:  00:16A0  AA                >             db      a
     602:  00:16A1                    >             endif
     602:  00:16A1                    > 
     602:  00:16A1                    >             dw      bc,de,hl,ix,iy
     602:  00:16A1  CC BB EE DD 11 44 88 DD 77 FD 
     602:  00:16AB  34 12             >             dw      mem
     602:  00:16AD  00 C0             >             dw      sp
     602:  00:16AF                    > 
     602:  00:16AF  (00:007F)         > .@veccount := .@veccount+1
     602:  00:16AF                    > 
     603:  00:16AF                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     603:  00:16AF                    > 
     603:  00:16AF                    >             if      postccf
     603:  00:16AF                    ~ 
     603:  00:16AF                    ~             if      ( .@veccount % 3 ) == 0
     603:  00:16AF                    ~             inst    op1,op2,op3,op4,tail
     603:  00:16AF                    ~ .@areg      :=      0
     603:  00:16AF                    ~             else
     603:  00:16AF                    ~             db      op1,op2,op3,op4,0
     603:  00:16AF                    ~ .@areg      :=      .@areg | a
     603:  00:16AF                    ~             endif
     603:  00:16AF                    ~ 
     603:  00:16AF                    ~             else
     603:  00:16AF  00 00 00 00       >             db      op1,op2,op3,op4
     603:  00:16B3                    >             endif
     603:  00:16B3                    > 
     603:  00:16B3  01                >             db      f
     603:  00:16B4                    > 
     603:  00:16B4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     603:  00:16B4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     603:  00:16B4                    ~             else
     603:  00:16B4  FF                >             db      a
     603:  00:16B5                    >             endif
     603:  00:16B5                    > 
     603:  00:16B5                    >             dw      bc,de,hl,ix,iy
     603:  00:16B5  00 00 00 00 00 00 00 00 00 00 
     603:  00:16BF  00 00             >             dw      mem
     603:  00:16C1  00 00             >             dw      sp
     603:  00:16C3                    > 
     603:  00:16C3  (00:0080)         > .@veccount := .@veccount+1
     603:  00:16C3                    > 
     604:  00:16C3                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     604:  00:16C3                    > 
     604:  00:16C3                    >             if      postccf
     604:  00:16C3                    ~ 
     604:  00:16C3                    ~             if      ( .@veccount % 3 ) == 0
     604:  00:16C3                    ~             inst    op1,op2,op3,op4,tail
     604:  00:16C3                    ~ .@areg      :=      0
     604:  00:16C3                    ~             else
     604:  00:16C3                    ~             db      op1,op2,op3,op4,0
     604:  00:16C3                    ~ .@areg      :=      .@areg | a
     604:  00:16C3                    ~             endif
     604:  00:16C3                    ~ 
     604:  00:16C3                    ~             else
     604:  00:16C3  00 00 00 00       >             db      op1,op2,op3,op4
     604:  00:16C7                    >             endif
     604:  00:16C7                    > 
     604:  00:16C7  FE                >             db      f
     604:  00:16C8                    > 
     604:  00:16C8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     604:  00:16C8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     604:  00:16C8                    ~             else
     604:  00:16C8  00                >             db      a
     604:  00:16C9                    >             endif
     604:  00:16C9                    > 
     604:  00:16C9                    >             dw      bc,de,hl,ix,iy
     604:  00:16C9  00 00 00 00 00 00 00 00 00 00 
     604:  00:16D3  00 00             >             dw      mem
     604:  00:16D5  00 00             >             dw      sp
     604:  00:16D7                    > 
     604:  00:16D7  (00:0081)         > .@veccount := .@veccount+1
     604:  00:16D7                    > 
     605:  00:16D7                                  crcs    allflags,0xdf0809ad,all,0x0dd8dbb3,docflags,0x075e2ec2,doc,0x0e0d969c,ccf,0x6bef3b86,mptr,0x1f83228c
     605:  00:16D7                    >             if      postccf
     605:  00:16D7                    ~             ddbe    ccf
     605:  00:16D7                    ~             elseif  memptr
     605:  00:16D7                    ~             ddbe    mptr
     605:  00:16D7                    ~             else
     605:  00:16D7                    >             if      maskflags
     605:  00:16D7                    >             if      onlyflags
     605:  00:16D7                    ~             ddbe    docflags
     605:  00:16D7                    ~             else
     605:  00:16D7                    >             ddbe    doc
     605:  00:16D7  0E                >             db      (n>>24)&0xff
     605:  00:16D8  0D                >             db      (n>>16)&0xff
     605:  00:16D9  96                >             db      (n>>8)&0xff
     605:  00:16DA  9C                >             db      n&0xff
     605:  00:16DB                    >             endif
     605:  00:16DB                    >             else
     605:  00:16DB                    ~             if      onlyflags
     605:  00:16DB                    ~             ddbe    allflags
     605:  00:16DB                    ~             else
     605:  00:16DB                    ~             ddbe    all
     605:  00:16DB                    ~             endif
     605:  00:16DB                    ~             endif
     605:  00:16DB                    >             endif
     606:  00:16DB                                  name    "SRL A"
     606:  00:16DB  53 52 4C 20 41 00 >             dz      n
     607:  00:16E1                      
     608:  00:16E1                      .rlc_r      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     608:  00:16E1                    >             if      maskflags
     608:  00:16E1                    >             db8     s,z,f5,hc,f3,pv,n,c
     608:  00:16E1  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     608:  00:16E2                    >             else
     608:  00:16E2                    ~             db      0xff
     608:  00:16E2                    ~             endif
     609:  00:16E2                                  vec     0xcb,0x00,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     609:  00:16E2                    > 
     609:  00:16E2                    >             if      postccf
     609:  00:16E2                    ~ 
     609:  00:16E2                    ~             if      ( .@veccount % 3 ) == 0
     609:  00:16E2                    ~             inst    op1,op2,op3,op4,tail
     609:  00:16E2                    ~ .@areg      :=      0
     609:  00:16E2                    ~             else
     609:  00:16E2                    ~             db      op1,op2,op3,op4,0
     609:  00:16E2                    ~ .@areg      :=      .@areg | a
     609:  00:16E2                    ~             endif
     609:  00:16E2                    ~ 
     609:  00:16E2                    ~             else
     609:  00:16E2  CB 00 00 00       >             db      op1,op2,op3,op4
     609:  00:16E6                    >             endif
     609:  00:16E6                    > 
     609:  00:16E6  FF                >             db      f
     609:  00:16E7                    > 
     609:  00:16E7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     609:  00:16E7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     609:  00:16E7                    ~             else
     609:  00:16E7  00                >             db      a
     609:  00:16E8                    >             endif
     609:  00:16E8                    > 
     609:  00:16E8                    >             dw      bc,de,hl,ix,iy
     609:  00:16E8  00 00 00 00 0C 09 88 DD 77 FD 
     609:  00:16F2  34 12             >             dw      mem
     609:  00:16F4  00 C0             >             dw      sp
     609:  00:16F6                    > 
     609:  00:16F6  (00:0082)         > .@veccount := .@veccount+1
     609:  00:16F6                    > 
     610:  00:16F6                                  vec     0x00,0x07,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     610:  00:16F6                    > 
     610:  00:16F6                    >             if      postccf
     610:  00:16F6                    ~ 
     610:  00:16F6                    ~             if      ( .@veccount % 3 ) == 0
     610:  00:16F6                    ~             inst    op1,op2,op3,op4,tail
     610:  00:16F6                    ~ .@areg      :=      0
     610:  00:16F6                    ~             else
     610:  00:16F6                    ~             db      op1,op2,op3,op4,0
     610:  00:16F6                    ~ .@areg      :=      .@areg | a
     610:  00:16F6                    ~             endif
     610:  00:16F6                    ~ 
     610:  00:16F6                    ~             else
     610:  00:16F6  00 07 00 00       >             db      op1,op2,op3,op4
     610:  00:16FA                    >             endif
     610:  00:16FA                    > 
     610:  00:16FA  01                >             db      f
     610:  00:16FB                    > 
     610:  00:16FB                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     610:  00:16FB                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     610:  00:16FB                    ~             else
     610:  00:16FB  00                >             db      a
     610:  00:16FC                    >             endif
     610:  00:16FC                    > 
     610:  00:16FC                    >             dw      bc,de,hl,ix,iy
     610:  00:16FC  00 00 00 00 00 00 00 00 00 00 
     610:  00:1706  00 00             >             dw      mem
     610:  00:1708  00 00             >             dw      sp
     610:  00:170A                    > 
     610:  00:170A  (00:0083)         > .@veccount := .@veccount+1
     610:  00:170A                    > 
     611:  00:170A                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xfe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     611:  00:170A                    > 
     611:  00:170A                    >             if      postccf
     611:  00:170A                    ~ 
     611:  00:170A                    ~             if      ( .@veccount % 3 ) == 0
     611:  00:170A                    ~             inst    op1,op2,op3,op4,tail
     611:  00:170A                    ~ .@areg      :=      0
     611:  00:170A                    ~             else
     611:  00:170A                    ~             db      op1,op2,op3,op4,0
     611:  00:170A                    ~ .@areg      :=      .@areg | a
     611:  00:170A                    ~             endif
     611:  00:170A                    ~ 
     611:  00:170A                    ~             else
     611:  00:170A  00 00 00 00       >             db      op1,op2,op3,op4
     611:  00:170E                    >             endif
     611:  00:170E                    > 
     611:  00:170E  FE                >             db      f
     611:  00:170F                    > 
     611:  00:170F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     611:  00:170F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     611:  00:170F                    ~             else
     611:  00:170F  FF                >             db      a
     611:  00:1710                    >             endif
     611:  00:1710                    > 
     611:  00:1710                    >             dw      bc,de,hl,ix,iy
     611:  00:1710  FF FF FF FF 01 00 00 00 00 00 
     611:  00:171A  FF 00             >             dw      mem
     611:  00:171C  00 00             >             dw      sp
     611:  00:171E                    > 
     611:  00:171E  (00:0084)         > .@veccount := .@veccount+1
     611:  00:171E                    > 
     612:  00:171E                                  crcs    allflags,0xa9cf462b,all,0xd0dbb5c9,docflags,0xd846f0af,doc,0x1d40c543,ccf,0x0de3b8d0,mptr,0x583613cd
     612:  00:171E                    >             if      postccf
     612:  00:171E                    ~             ddbe    ccf
     612:  00:171E                    ~             elseif  memptr
     612:  00:171E                    ~             ddbe    mptr
     612:  00:171E                    ~             else
     612:  00:171E                    >             if      maskflags
     612:  00:171E                    >             if      onlyflags
     612:  00:171E                    ~             ddbe    docflags
     612:  00:171E                    ~             else
     612:  00:171E                    >             ddbe    doc
     612:  00:171E  1D                >             db      (n>>24)&0xff
     612:  00:171F  40                >             db      (n>>16)&0xff
     612:  00:1720  C5                >             db      (n>>8)&0xff
     612:  00:1721  43                >             db      n&0xff
     612:  00:1722                    >             endif
     612:  00:1722                    >             else
     612:  00:1722                    ~             if      onlyflags
     612:  00:1722                    ~             ddbe    allflags
     612:  00:1722                    ~             else
     612:  00:1722                    ~             ddbe    all
     612:  00:1722                    ~             endif
     612:  00:1722                    ~             endif
     612:  00:1722                    >             endif
     613:  00:1722                                  name    "RLC [R,(HL)]"
     613:  00:1722                    >             dz      n
     613:  00:1722  52 4C 43 20 5B 52 2C 28 48 4C 29 5D 00 
     614:  00:172F                      
     615:  00:172F                      .rrc_r      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     615:  00:172F                    >             if      maskflags
     615:  00:172F                    >             db8     s,z,f5,hc,f3,pv,n,c
     615:  00:172F  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     615:  00:1730                    >             else
     615:  00:1730                    ~             db      0xff
     615:  00:1730                    ~             endif
     616:  00:1730                                  vec     0xcb,0x08,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     616:  00:1730                    > 
     616:  00:1730                    >             if      postccf
     616:  00:1730                    ~ 
     616:  00:1730                    ~             if      ( .@veccount % 3 ) == 0
     616:  00:1730                    ~             inst    op1,op2,op3,op4,tail
     616:  00:1730                    ~ .@areg      :=      0
     616:  00:1730                    ~             else
     616:  00:1730                    ~             db      op1,op2,op3,op4,0
     616:  00:1730                    ~ .@areg      :=      .@areg | a
     616:  00:1730                    ~             endif
     616:  00:1730                    ~ 
     616:  00:1730                    ~             else
     616:  00:1730  CB 08 00 00       >             db      op1,op2,op3,op4
     616:  00:1734                    >             endif
     616:  00:1734                    > 
     616:  00:1734  FF                >             db      f
     616:  00:1735                    > 
     616:  00:1735                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     616:  00:1735                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     616:  00:1735                    ~             else
     616:  00:1735  00                >             db      a
     616:  00:1736                    >             endif
     616:  00:1736                    > 
     616:  00:1736                    >             dw      bc,de,hl,ix,iy
     616:  00:1736  00 00 00 00 0C 09 88 DD 77 FD 
     616:  00:1740  34 12             >             dw      mem
     616:  00:1742  00 C0             >             dw      sp
     616:  00:1744                    > 
     616:  00:1744  (00:0085)         > .@veccount := .@veccount+1
     616:  00:1744                    > 
     617:  00:1744                                  vec     0x00,0x07,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     617:  00:1744                    > 
     617:  00:1744                    >             if      postccf
     617:  00:1744                    ~ 
     617:  00:1744                    ~             if      ( .@veccount % 3 ) == 0
     617:  00:1744                    ~             inst    op1,op2,op3,op4,tail
     617:  00:1744                    ~ .@areg      :=      0
     617:  00:1744                    ~             else
     617:  00:1744                    ~             db      op1,op2,op3,op4,0
     617:  00:1744                    ~ .@areg      :=      .@areg | a
     617:  00:1744                    ~             endif
     617:  00:1744                    ~ 
     617:  00:1744                    ~             else
     617:  00:1744  00 07 00 00       >             db      op1,op2,op3,op4
     617:  00:1748                    >             endif
     617:  00:1748                    > 
     617:  00:1748  01                >             db      f
     617:  00:1749                    > 
     617:  00:1749                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     617:  00:1749                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     617:  00:1749                    ~             else
     617:  00:1749  00                >             db      a
     617:  00:174A                    >             endif
     617:  00:174A                    > 
     617:  00:174A                    >             dw      bc,de,hl,ix,iy
     617:  00:174A  00 00 00 00 00 00 00 00 00 00 
     617:  00:1754  00 00             >             dw      mem
     617:  00:1756  00 00             >             dw      sp
     617:  00:1758                    > 
     617:  00:1758  (00:0086)         > .@veccount := .@veccount+1
     617:  00:1758                    > 
     618:  00:1758                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xfe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     618:  00:1758                    > 
     618:  00:1758                    >             if      postccf
     618:  00:1758                    ~ 
     618:  00:1758                    ~             if      ( .@veccount % 3 ) == 0
     618:  00:1758                    ~             inst    op1,op2,op3,op4,tail
     618:  00:1758                    ~ .@areg      :=      0
     618:  00:1758                    ~             else
     618:  00:1758                    ~             db      op1,op2,op3,op4,0
     618:  00:1758                    ~ .@areg      :=      .@areg | a
     618:  00:1758                    ~             endif
     618:  00:1758                    ~ 
     618:  00:1758                    ~             else
     618:  00:1758  00 00 00 00       >             db      op1,op2,op3,op4
     618:  00:175C                    >             endif
     618:  00:175C                    > 
     618:  00:175C  FE                >             db      f
     618:  00:175D                    > 
     618:  00:175D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     618:  00:175D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     618:  00:175D                    ~             else
     618:  00:175D  FF                >             db      a
     618:  00:175E                    >             endif
     618:  00:175E                    > 
     618:  00:175E                    >             dw      bc,de,hl,ix,iy
     618:  00:175E  FF FF FF FF 01 00 00 00 00 00 
     618:  00:1768  FF 00             >             dw      mem
     618:  00:176A  00 00             >             dw      sp
     618:  00:176C                    > 
     618:  00:176C  (00:0087)         > .@veccount := .@veccount+1
     618:  00:176C                    > 
     619:  00:176C                                  crcs    allflags,0x46951078,all,0x580c3699,docflags,0xa89fed01,doc,0x6e47194f,ccf,0xb3205743,mptr,0x0ef99a43
     619:  00:176C                    >             if      postccf
     619:  00:176C                    ~             ddbe    ccf
     619:  00:176C                    ~             elseif  memptr
     619:  00:176C                    ~             ddbe    mptr
     619:  00:176C                    ~             else
     619:  00:176C                    >             if      maskflags
     619:  00:176C                    >             if      onlyflags
     619:  00:176C                    ~             ddbe    docflags
     619:  00:176C                    ~             else
     619:  00:176C                    >             ddbe    doc
     619:  00:176C  6E                >             db      (n>>24)&0xff
     619:  00:176D  47                >             db      (n>>16)&0xff
     619:  00:176E  19                >             db      (n>>8)&0xff
     619:  00:176F  4F                >             db      n&0xff
     619:  00:1770                    >             endif
     619:  00:1770                    >             else
     619:  00:1770                    ~             if      onlyflags
     619:  00:1770                    ~             ddbe    allflags
     619:  00:1770                    ~             else
     619:  00:1770                    ~             ddbe    all
     619:  00:1770                    ~             endif
     619:  00:1770                    ~             endif
     619:  00:1770                    >             endif
     620:  00:1770                                  name    "RRC [R,(HL)]"
     620:  00:1770                    >             dz      n
     620:  00:1770  52 52 43 20 5B 52 2C 28 48 4C 29 5D 00 
     621:  00:177D                      
     622:  00:177D                      .rl_r       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     622:  00:177D                    >             if      maskflags
     622:  00:177D                    >             db8     s,z,f5,hc,f3,pv,n,c
     622:  00:177D  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     622:  00:177E                    >             else
     622:  00:177E                    ~             db      0xff
     622:  00:177E                    ~             endif
     623:  00:177E                                  vec     0xcb,0x10,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     623:  00:177E                    > 
     623:  00:177E                    >             if      postccf
     623:  00:177E                    ~ 
     623:  00:177E                    ~             if      ( .@veccount % 3 ) == 0
     623:  00:177E                    ~             inst    op1,op2,op3,op4,tail
     623:  00:177E                    ~ .@areg      :=      0
     623:  00:177E                    ~             else
     623:  00:177E                    ~             db      op1,op2,op3,op4,0
     623:  00:177E                    ~ .@areg      :=      .@areg | a
     623:  00:177E                    ~             endif
     623:  00:177E                    ~ 
     623:  00:177E                    ~             else
     623:  00:177E  CB 10 00 00       >             db      op1,op2,op3,op4
     623:  00:1782                    >             endif
     623:  00:1782                    > 
     623:  00:1782  FF                >             db      f
     623:  00:1783                    > 
     623:  00:1783                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     623:  00:1783                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     623:  00:1783                    ~             else
     623:  00:1783  00                >             db      a
     623:  00:1784                    >             endif
     623:  00:1784                    > 
     623:  00:1784                    >             dw      bc,de,hl,ix,iy
     623:  00:1784  00 00 00 00 0C 09 88 DD 77 FD 
     623:  00:178E  34 12             >             dw      mem
     623:  00:1790  00 C0             >             dw      sp
     623:  00:1792                    > 
     623:  00:1792  (00:0088)         > .@veccount := .@veccount+1
     623:  00:1792                    > 
     624:  00:1792                                  vec     0x00,0x07,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     624:  00:1792                    > 
     624:  00:1792                    >             if      postccf
     624:  00:1792                    ~ 
     624:  00:1792                    ~             if      ( .@veccount % 3 ) == 0
     624:  00:1792                    ~             inst    op1,op2,op3,op4,tail
     624:  00:1792                    ~ .@areg      :=      0
     624:  00:1792                    ~             else
     624:  00:1792                    ~             db      op1,op2,op3,op4,0
     624:  00:1792                    ~ .@areg      :=      .@areg | a
     624:  00:1792                    ~             endif
     624:  00:1792                    ~ 
     624:  00:1792                    ~             else
     624:  00:1792  00 07 00 00       >             db      op1,op2,op3,op4
     624:  00:1796                    >             endif
     624:  00:1796                    > 
     624:  00:1796  01                >             db      f
     624:  00:1797                    > 
     624:  00:1797                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     624:  00:1797                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     624:  00:1797                    ~             else
     624:  00:1797  00                >             db      a
     624:  00:1798                    >             endif
     624:  00:1798                    > 
     624:  00:1798                    >             dw      bc,de,hl,ix,iy
     624:  00:1798  00 00 00 00 00 00 00 00 00 00 
     624:  00:17A2  00 00             >             dw      mem
     624:  00:17A4  00 00             >             dw      sp
     624:  00:17A6                    > 
     624:  00:17A6  (00:0089)         > .@veccount := .@veccount+1
     624:  00:17A6                    > 
     625:  00:17A6                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xfe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     625:  00:17A6                    > 
     625:  00:17A6                    >             if      postccf
     625:  00:17A6                    ~ 
     625:  00:17A6                    ~             if      ( .@veccount % 3 ) == 0
     625:  00:17A6                    ~             inst    op1,op2,op3,op4,tail
     625:  00:17A6                    ~ .@areg      :=      0
     625:  00:17A6                    ~             else
     625:  00:17A6                    ~             db      op1,op2,op3,op4,0
     625:  00:17A6                    ~ .@areg      :=      .@areg | a
     625:  00:17A6                    ~             endif
     625:  00:17A6                    ~ 
     625:  00:17A6                    ~             else
     625:  00:17A6  00 00 00 00       >             db      op1,op2,op3,op4
     625:  00:17AA                    >             endif
     625:  00:17AA                    > 
     625:  00:17AA  FE                >             db      f
     625:  00:17AB                    > 
     625:  00:17AB                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     625:  00:17AB                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     625:  00:17AB                    ~             else
     625:  00:17AB  FF                >             db      a
     625:  00:17AC                    >             endif
     625:  00:17AC                    > 
     625:  00:17AC                    >             dw      bc,de,hl,ix,iy
     625:  00:17AC  FF FF FF FF 01 00 00 00 00 00 
     625:  00:17B6  FF 00             >             dw      mem
     625:  00:17B8  00 00             >             dw      sp
     625:  00:17BA                    > 
     625:  00:17BA  (00:008A)         > .@veccount := .@veccount+1
     625:  00:17BA                    > 
     626:  00:17BA                                  crcs    allflags,0x39619ccf,all,0x6ce63685,docflags,0x48e82a4b,doc,0xa17d460f,ccf,0x9d4d6234,mptr,0x583613cd
     626:  00:17BA                    >             if      postccf
     626:  00:17BA                    ~             ddbe    ccf
     626:  00:17BA                    ~             elseif  memptr
     626:  00:17BA                    ~             ddbe    mptr
     626:  00:17BA                    ~             else
     626:  00:17BA                    >             if      maskflags
     626:  00:17BA                    >             if      onlyflags
     626:  00:17BA                    ~             ddbe    docflags
     626:  00:17BA                    ~             else
     626:  00:17BA                    >             ddbe    doc
     626:  00:17BA  A1                >             db      (n>>24)&0xff
     626:  00:17BB  7D                >             db      (n>>16)&0xff
     626:  00:17BC  46                >             db      (n>>8)&0xff
     626:  00:17BD  0F                >             db      n&0xff
     626:  00:17BE                    >             endif
     626:  00:17BE                    >             else
     626:  00:17BE                    ~             if      onlyflags
     626:  00:17BE                    ~             ddbe    allflags
     626:  00:17BE                    ~             else
     626:  00:17BE                    ~             ddbe    all
     626:  00:17BE                    ~             endif
     626:  00:17BE                    ~             endif
     626:  00:17BE                    >             endif
     627:  00:17BE                                  name    "RL [R,(HL)]"
     627:  00:17BE                    >             dz      n
     627:  00:17BE  52 4C 20 5B 52 2C 28 48 4C 29 5D 00 
     628:  00:17CA                      
     629:  00:17CA                      .rr_r       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     629:  00:17CA                    >             if      maskflags
     629:  00:17CA                    >             db8     s,z,f5,hc,f3,pv,n,c
     629:  00:17CA  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     629:  00:17CB                    >             else
     629:  00:17CB                    ~             db      0xff
     629:  00:17CB                    ~             endif
     630:  00:17CB                                  vec     0xcb,0x18,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     630:  00:17CB                    > 
     630:  00:17CB                    >             if      postccf
     630:  00:17CB                    ~ 
     630:  00:17CB                    ~             if      ( .@veccount % 3 ) == 0
     630:  00:17CB                    ~             inst    op1,op2,op3,op4,tail
     630:  00:17CB                    ~ .@areg      :=      0
     630:  00:17CB                    ~             else
     630:  00:17CB                    ~             db      op1,op2,op3,op4,0
     630:  00:17CB                    ~ .@areg      :=      .@areg | a
     630:  00:17CB                    ~             endif
     630:  00:17CB                    ~ 
     630:  00:17CB                    ~             else
     630:  00:17CB  CB 18 00 00       >             db      op1,op2,op3,op4
     630:  00:17CF                    >             endif
     630:  00:17CF                    > 
     630:  00:17CF  FF                >             db      f
     630:  00:17D0                    > 
     630:  00:17D0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     630:  00:17D0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     630:  00:17D0                    ~             else
     630:  00:17D0  00                >             db      a
     630:  00:17D1                    >             endif
     630:  00:17D1                    > 
     630:  00:17D1                    >             dw      bc,de,hl,ix,iy
     630:  00:17D1  00 00 00 00 0C 09 88 DD 77 FD 
     630:  00:17DB  34 12             >             dw      mem
     630:  00:17DD  00 C0             >             dw      sp
     630:  00:17DF                    > 
     630:  00:17DF  (00:008B)         > .@veccount := .@veccount+1
     630:  00:17DF                    > 
     631:  00:17DF                                  vec     0x00,0x07,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     631:  00:17DF                    > 
     631:  00:17DF                    >             if      postccf
     631:  00:17DF                    ~ 
     631:  00:17DF                    ~             if      ( .@veccount % 3 ) == 0
     631:  00:17DF                    ~             inst    op1,op2,op3,op4,tail
     631:  00:17DF                    ~ .@areg      :=      0
     631:  00:17DF                    ~             else
     631:  00:17DF                    ~             db      op1,op2,op3,op4,0
     631:  00:17DF                    ~ .@areg      :=      .@areg | a
     631:  00:17DF                    ~             endif
     631:  00:17DF                    ~ 
     631:  00:17DF                    ~             else
     631:  00:17DF  00 07 00 00       >             db      op1,op2,op3,op4
     631:  00:17E3                    >             endif
     631:  00:17E3                    > 
     631:  00:17E3  01                >             db      f
     631:  00:17E4                    > 
     631:  00:17E4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     631:  00:17E4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     631:  00:17E4                    ~             else
     631:  00:17E4  00                >             db      a
     631:  00:17E5                    >             endif
     631:  00:17E5                    > 
     631:  00:17E5                    >             dw      bc,de,hl,ix,iy
     631:  00:17E5  00 00 00 00 00 00 00 00 00 00 
     631:  00:17EF  00 00             >             dw      mem
     631:  00:17F1  00 00             >             dw      sp
     631:  00:17F3                    > 
     631:  00:17F3  (00:008C)         > .@veccount := .@veccount+1
     631:  00:17F3                    > 
     632:  00:17F3                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xfe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     632:  00:17F3                    > 
     632:  00:17F3                    >             if      postccf
     632:  00:17F3                    ~ 
     632:  00:17F3                    ~             if      ( .@veccount % 3 ) == 0
     632:  00:17F3                    ~             inst    op1,op2,op3,op4,tail
     632:  00:17F3                    ~ .@areg      :=      0
     632:  00:17F3                    ~             else
     632:  00:17F3                    ~             db      op1,op2,op3,op4,0
     632:  00:17F3                    ~ .@areg      :=      .@areg | a
     632:  00:17F3                    ~             endif
     632:  00:17F3                    ~ 
     632:  00:17F3                    ~             else
     632:  00:17F3  00 00 00 00       >             db      op1,op2,op3,op4
     632:  00:17F7                    >             endif
     632:  00:17F7                    > 
     632:  00:17F7  FE                >             db      f
     632:  00:17F8                    > 
     632:  00:17F8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     632:  00:17F8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     632:  00:17F8                    ~             else
     632:  00:17F8  FF                >             db      a
     632:  00:17F9                    >             endif
     632:  00:17F9                    > 
     632:  00:17F9                    >             dw      bc,de,hl,ix,iy
     632:  00:17F9  FF FF FF FF 01 00 00 00 00 00 
     632:  00:1803  FF 00             >             dw      mem
     632:  00:1805  00 00             >             dw      sp
     632:  00:1807                    > 
     632:  00:1807  (00:008D)         > .@veccount := .@veccount+1
     632:  00:1807                    > 
     633:  00:1807                                  crcs    allflags,0x92fb276b,all,0xaaef8e65,docflags,0x7cf1da12,doc,0x9ca4a1b3,ccf,0x674e6050,mptr,0x0ef99a43
     633:  00:1807                    >             if      postccf
     633:  00:1807                    ~             ddbe    ccf
     633:  00:1807                    ~             elseif  memptr
     633:  00:1807                    ~             ddbe    mptr
     633:  00:1807                    ~             else
     633:  00:1807                    >             if      maskflags
     633:  00:1807                    >             if      onlyflags
     633:  00:1807                    ~             ddbe    docflags
     633:  00:1807                    ~             else
     633:  00:1807                    >             ddbe    doc
     633:  00:1807  9C                >             db      (n>>24)&0xff
     633:  00:1808  A4                >             db      (n>>16)&0xff
     633:  00:1809  A1                >             db      (n>>8)&0xff
     633:  00:180A  B3                >             db      n&0xff
     633:  00:180B                    >             endif
     633:  00:180B                    >             else
     633:  00:180B                    ~             if      onlyflags
     633:  00:180B                    ~             ddbe    allflags
     633:  00:180B                    ~             else
     633:  00:180B                    ~             ddbe    all
     633:  00:180B                    ~             endif
     633:  00:180B                    ~             endif
     633:  00:180B                    >             endif
     634:  00:180B                                  name    "RR [R,(HL)]"
     634:  00:180B                    >             dz      n
     634:  00:180B  52 52 20 5B 52 2C 28 48 4C 29 5D 00 
     635:  00:1817                      
     636:  00:1817                      .sla_r      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     636:  00:1817                    >             if      maskflags
     636:  00:1817                    >             db8     s,z,f5,hc,f3,pv,n,c
     636:  00:1817  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     636:  00:1818                    >             else
     636:  00:1818                    ~             db      0xff
     636:  00:1818                    ~             endif
     637:  00:1818                                  vec     0xcb,0x20,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     637:  00:1818                    > 
     637:  00:1818                    >             if      postccf
     637:  00:1818                    ~ 
     637:  00:1818                    ~             if      ( .@veccount % 3 ) == 0
     637:  00:1818                    ~             inst    op1,op2,op3,op4,tail
     637:  00:1818                    ~ .@areg      :=      0
     637:  00:1818                    ~             else
     637:  00:1818                    ~             db      op1,op2,op3,op4,0
     637:  00:1818                    ~ .@areg      :=      .@areg | a
     637:  00:1818                    ~             endif
     637:  00:1818                    ~ 
     637:  00:1818                    ~             else
     637:  00:1818  CB 20 00 00       >             db      op1,op2,op3,op4
     637:  00:181C                    >             endif
     637:  00:181C                    > 
     637:  00:181C  FF                >             db      f
     637:  00:181D                    > 
     637:  00:181D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     637:  00:181D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     637:  00:181D                    ~             else
     637:  00:181D  00                >             db      a
     637:  00:181E                    >             endif
     637:  00:181E                    > 
     637:  00:181E                    >             dw      bc,de,hl,ix,iy
     637:  00:181E  00 00 00 00 0C 09 88 DD 77 FD 
     637:  00:1828  34 12             >             dw      mem
     637:  00:182A  00 C0             >             dw      sp
     637:  00:182C                    > 
     637:  00:182C  (00:008E)         > .@veccount := .@veccount+1
     637:  00:182C                    > 
     638:  00:182C                                  vec     0x00,0x07,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     638:  00:182C                    > 
     638:  00:182C                    >             if      postccf
     638:  00:182C                    ~ 
     638:  00:182C                    ~             if      ( .@veccount % 3 ) == 0
     638:  00:182C                    ~             inst    op1,op2,op3,op4,tail
     638:  00:182C                    ~ .@areg      :=      0
     638:  00:182C                    ~             else
     638:  00:182C                    ~             db      op1,op2,op3,op4,0
     638:  00:182C                    ~ .@areg      :=      .@areg | a
     638:  00:182C                    ~             endif
     638:  00:182C                    ~ 
     638:  00:182C                    ~             else
     638:  00:182C  00 07 00 00       >             db      op1,op2,op3,op4
     638:  00:1830                    >             endif
     638:  00:1830                    > 
     638:  00:1830  01                >             db      f
     638:  00:1831                    > 
     638:  00:1831                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     638:  00:1831                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     638:  00:1831                    ~             else
     638:  00:1831  00                >             db      a
     638:  00:1832                    >             endif
     638:  00:1832                    > 
     638:  00:1832                    >             dw      bc,de,hl,ix,iy
     638:  00:1832  00 00 00 00 00 00 00 00 00 00 
     638:  00:183C  00 00             >             dw      mem
     638:  00:183E  00 00             >             dw      sp
     638:  00:1840                    > 
     638:  00:1840  (00:008F)         > .@veccount := .@veccount+1
     638:  00:1840                    > 
     639:  00:1840                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xfe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     639:  00:1840                    > 
     639:  00:1840                    >             if      postccf
     639:  00:1840                    ~ 
     639:  00:1840                    ~             if      ( .@veccount % 3 ) == 0
     639:  00:1840                    ~             inst    op1,op2,op3,op4,tail
     639:  00:1840                    ~ .@areg      :=      0
     639:  00:1840                    ~             else
     639:  00:1840                    ~             db      op1,op2,op3,op4,0
     639:  00:1840                    ~ .@areg      :=      .@areg | a
     639:  00:1840                    ~             endif
     639:  00:1840                    ~ 
     639:  00:1840                    ~             else
     639:  00:1840  00 00 00 00       >             db      op1,op2,op3,op4
     639:  00:1844                    >             endif
     639:  00:1844                    > 
     639:  00:1844  FE                >             db      f
     639:  00:1845                    > 
     639:  00:1845                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     639:  00:1845                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     639:  00:1845                    ~             else
     639:  00:1845  FF                >             db      a
     639:  00:1846                    >             endif
     639:  00:1846                    > 
     639:  00:1846                    >             dw      bc,de,hl,ix,iy
     639:  00:1846  FF FF FF FF 01 00 00 00 00 00 
     639:  00:1850  FF 00             >             dw      mem
     639:  00:1852  00 00             >             dw      sp
     639:  00:1854                    > 
     639:  00:1854  (00:0090)         > .@veccount := .@veccount+1
     639:  00:1854                    > 
     640:  00:1854                                  crcs    allflags,0xf40a2fa5,all,0x964172f2,docflags,0x85839921,doc,0x5bda0278,ccf,0x5026d15e,mptr,0x583613cd
     640:  00:1854                    >             if      postccf
     640:  00:1854                    ~             ddbe    ccf
     640:  00:1854                    ~             elseif  memptr
     640:  00:1854                    ~             ddbe    mptr
     640:  00:1854                    ~             else
     640:  00:1854                    >             if      maskflags
     640:  00:1854                    >             if      onlyflags
     640:  00:1854                    ~             ddbe    docflags
     640:  00:1854                    ~             else
     640:  00:1854                    >             ddbe    doc
     640:  00:1854  5B                >             db      (n>>24)&0xff
     640:  00:1855  DA                >             db      (n>>16)&0xff
     640:  00:1856  02                >             db      (n>>8)&0xff
     640:  00:1857  78                >             db      n&0xff
     640:  00:1858                    >             endif
     640:  00:1858                    >             else
     640:  00:1858                    ~             if      onlyflags
     640:  00:1858                    ~             ddbe    allflags
     640:  00:1858                    ~             else
     640:  00:1858                    ~             ddbe    all
     640:  00:1858                    ~             endif
     640:  00:1858                    ~             endif
     640:  00:1858                    >             endif
     641:  00:1858                                  name    "SLA [R,(HL)]"
     641:  00:1858                    >             dz      n
     641:  00:1858  53 4C 41 20 5B 52 2C 28 48 4C 29 5D 00 
     642:  00:1865                      
     643:  00:1865                      .sra_r      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     643:  00:1865                    >             if      maskflags
     643:  00:1865                    >             db8     s,z,f5,hc,f3,pv,n,c
     643:  00:1865  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     643:  00:1866                    >             else
     643:  00:1866                    ~             db      0xff
     643:  00:1866                    ~             endif
     644:  00:1866                                  vec     0xcb,0x28,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     644:  00:1866                    > 
     644:  00:1866                    >             if      postccf
     644:  00:1866                    ~ 
     644:  00:1866                    ~             if      ( .@veccount % 3 ) == 0
     644:  00:1866                    ~             inst    op1,op2,op3,op4,tail
     644:  00:1866                    ~ .@areg      :=      0
     644:  00:1866                    ~             else
     644:  00:1866                    ~             db      op1,op2,op3,op4,0
     644:  00:1866                    ~ .@areg      :=      .@areg | a
     644:  00:1866                    ~             endif
     644:  00:1866                    ~ 
     644:  00:1866                    ~             else
     644:  00:1866  CB 28 00 00       >             db      op1,op2,op3,op4
     644:  00:186A                    >             endif
     644:  00:186A                    > 
     644:  00:186A  FF                >             db      f
     644:  00:186B                    > 
     644:  00:186B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     644:  00:186B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     644:  00:186B                    ~             else
     644:  00:186B  00                >             db      a
     644:  00:186C                    >             endif
     644:  00:186C                    > 
     644:  00:186C                    >             dw      bc,de,hl,ix,iy
     644:  00:186C  00 00 00 00 0C 09 88 DD 77 FD 
     644:  00:1876  34 12             >             dw      mem
     644:  00:1878  00 C0             >             dw      sp
     644:  00:187A                    > 
     644:  00:187A  (00:0091)         > .@veccount := .@veccount+1
     644:  00:187A                    > 
     645:  00:187A                                  vec     0x00,0x07,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     645:  00:187A                    > 
     645:  00:187A                    >             if      postccf
     645:  00:187A                    ~ 
     645:  00:187A                    ~             if      ( .@veccount % 3 ) == 0
     645:  00:187A                    ~             inst    op1,op2,op3,op4,tail
     645:  00:187A                    ~ .@areg      :=      0
     645:  00:187A                    ~             else
     645:  00:187A                    ~             db      op1,op2,op3,op4,0
     645:  00:187A                    ~ .@areg      :=      .@areg | a
     645:  00:187A                    ~             endif
     645:  00:187A                    ~ 
     645:  00:187A                    ~             else
     645:  00:187A  00 07 00 00       >             db      op1,op2,op3,op4
     645:  00:187E                    >             endif
     645:  00:187E                    > 
     645:  00:187E  01                >             db      f
     645:  00:187F                    > 
     645:  00:187F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     645:  00:187F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     645:  00:187F                    ~             else
     645:  00:187F  00                >             db      a
     645:  00:1880                    >             endif
     645:  00:1880                    > 
     645:  00:1880                    >             dw      bc,de,hl,ix,iy
     645:  00:1880  00 00 00 00 00 00 00 00 00 00 
     645:  00:188A  00 00             >             dw      mem
     645:  00:188C  00 00             >             dw      sp
     645:  00:188E                    > 
     645:  00:188E  (00:0092)         > .@veccount := .@veccount+1
     645:  00:188E                    > 
     646:  00:188E                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xfe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     646:  00:188E                    > 
     646:  00:188E                    >             if      postccf
     646:  00:188E                    ~ 
     646:  00:188E                    ~             if      ( .@veccount % 3 ) == 0
     646:  00:188E                    ~             inst    op1,op2,op3,op4,tail
     646:  00:188E                    ~ .@areg      :=      0
     646:  00:188E                    ~             else
     646:  00:188E                    ~             db      op1,op2,op3,op4,0
     646:  00:188E                    ~ .@areg      :=      .@areg | a
     646:  00:188E                    ~             endif
     646:  00:188E                    ~ 
     646:  00:188E                    ~             else
     646:  00:188E  00 00 00 00       >             db      op1,op2,op3,op4
     646:  00:1892                    >             endif
     646:  00:1892                    > 
     646:  00:1892  FE                >             db      f
     646:  00:1893                    > 
     646:  00:1893                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     646:  00:1893                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     646:  00:1893                    ~             else
     646:  00:1893  FF                >             db      a
     646:  00:1894                    >             endif
     646:  00:1894                    > 
     646:  00:1894                    >             dw      bc,de,hl,ix,iy
     646:  00:1894  FF FF FF FF 01 00 00 00 00 00 
     646:  00:189E  FF 00             >             dw      mem
     646:  00:18A0  00 00             >             dw      sp
     646:  00:18A2                    > 
     646:  00:18A2  (00:0093)         > .@veccount := .@veccount+1
     646:  00:18A2                    > 
     647:  00:18A2                                  crcs    allflags,0x8f46e5af,all,0x1fbb780d,docflags,0x614c18d6,doc,0x29f057db,ccf,0x7af3a294,mptr,0x0ef99a43
     647:  00:18A2                    >             if      postccf
     647:  00:18A2                    ~             ddbe    ccf
     647:  00:18A2                    ~             elseif  memptr
     647:  00:18A2                    ~             ddbe    mptr
     647:  00:18A2                    ~             else
     647:  00:18A2                    >             if      maskflags
     647:  00:18A2                    >             if      onlyflags
     647:  00:18A2                    ~             ddbe    docflags
     647:  00:18A2                    ~             else
     647:  00:18A2                    >             ddbe    doc
     647:  00:18A2  29                >             db      (n>>24)&0xff
     647:  00:18A3  F0                >             db      (n>>16)&0xff
     647:  00:18A4  57                >             db      (n>>8)&0xff
     647:  00:18A5  DB                >             db      n&0xff
     647:  00:18A6                    >             endif
     647:  00:18A6                    >             else
     647:  00:18A6                    ~             if      onlyflags
     647:  00:18A6                    ~             ddbe    allflags
     647:  00:18A6                    ~             else
     647:  00:18A6                    ~             ddbe    all
     647:  00:18A6                    ~             endif
     647:  00:18A6                    ~             endif
     647:  00:18A6                    >             endif
     648:  00:18A6                                  name    "SRA [R,(HL)]"
     648:  00:18A6                    >             dz      n
     648:  00:18A6  53 52 41 20 5B 52 2C 28 48 4C 29 5D 00 
     649:  00:18B3                      
     650:  00:18B3                      .slia_r     flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     650:  00:18B3                    >             if      maskflags
     650:  00:18B3                    >             db8     s,z,f5,hc,f3,pv,n,c
     650:  00:18B3  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     650:  00:18B4                    >             else
     650:  00:18B4                    ~             db      0xff
     650:  00:18B4                    ~             endif
     651:  00:18B4                                  vec     0xcb,0x30,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     651:  00:18B4                    > 
     651:  00:18B4                    >             if      postccf
     651:  00:18B4                    ~ 
     651:  00:18B4                    ~             if      ( .@veccount % 3 ) == 0
     651:  00:18B4                    ~             inst    op1,op2,op3,op4,tail
     651:  00:18B4                    ~ .@areg      :=      0
     651:  00:18B4                    ~             else
     651:  00:18B4                    ~             db      op1,op2,op3,op4,0
     651:  00:18B4                    ~ .@areg      :=      .@areg | a
     651:  00:18B4                    ~             endif
     651:  00:18B4                    ~ 
     651:  00:18B4                    ~             else
     651:  00:18B4  CB 30 00 00       >             db      op1,op2,op3,op4
     651:  00:18B8                    >             endif
     651:  00:18B8                    > 
     651:  00:18B8  FF                >             db      f
     651:  00:18B9                    > 
     651:  00:18B9                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     651:  00:18B9                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     651:  00:18B9                    ~             else
     651:  00:18B9  00                >             db      a
     651:  00:18BA                    >             endif
     651:  00:18BA                    > 
     651:  00:18BA                    >             dw      bc,de,hl,ix,iy
     651:  00:18BA  00 00 00 00 0C 09 88 DD 77 FD 
     651:  00:18C4  34 12             >             dw      mem
     651:  00:18C6  00 C0             >             dw      sp
     651:  00:18C8                    > 
     651:  00:18C8  (00:0094)         > .@veccount := .@veccount+1
     651:  00:18C8                    > 
     652:  00:18C8                                  vec     0x00,0x07,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     652:  00:18C8                    > 
     652:  00:18C8                    >             if      postccf
     652:  00:18C8                    ~ 
     652:  00:18C8                    ~             if      ( .@veccount % 3 ) == 0
     652:  00:18C8                    ~             inst    op1,op2,op3,op4,tail
     652:  00:18C8                    ~ .@areg      :=      0
     652:  00:18C8                    ~             else
     652:  00:18C8                    ~             db      op1,op2,op3,op4,0
     652:  00:18C8                    ~ .@areg      :=      .@areg | a
     652:  00:18C8                    ~             endif
     652:  00:18C8                    ~ 
     652:  00:18C8                    ~             else
     652:  00:18C8  00 07 00 00       >             db      op1,op2,op3,op4
     652:  00:18CC                    >             endif
     652:  00:18CC                    > 
     652:  00:18CC  01                >             db      f
     652:  00:18CD                    > 
     652:  00:18CD                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     652:  00:18CD                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     652:  00:18CD                    ~             else
     652:  00:18CD  00                >             db      a
     652:  00:18CE                    >             endif
     652:  00:18CE                    > 
     652:  00:18CE                    >             dw      bc,de,hl,ix,iy
     652:  00:18CE  00 00 00 00 00 00 00 00 00 00 
     652:  00:18D8  00 00             >             dw      mem
     652:  00:18DA  00 00             >             dw      sp
     652:  00:18DC                    > 
     652:  00:18DC  (00:0095)         > .@veccount := .@veccount+1
     652:  00:18DC                    > 
     653:  00:18DC                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xfe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     653:  00:18DC                    > 
     653:  00:18DC                    >             if      postccf
     653:  00:18DC                    ~ 
     653:  00:18DC                    ~             if      ( .@veccount % 3 ) == 0
     653:  00:18DC                    ~             inst    op1,op2,op3,op4,tail
     653:  00:18DC                    ~ .@areg      :=      0
     653:  00:18DC                    ~             else
     653:  00:18DC                    ~             db      op1,op2,op3,op4,0
     653:  00:18DC                    ~ .@areg      :=      .@areg | a
     653:  00:18DC                    ~             endif
     653:  00:18DC                    ~ 
     653:  00:18DC                    ~             else
     653:  00:18DC  00 00 00 00       >             db      op1,op2,op3,op4
     653:  00:18E0                    >             endif
     653:  00:18E0                    > 
     653:  00:18E0  FE                >             db      f
     653:  00:18E1                    > 
     653:  00:18E1                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     653:  00:18E1                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     653:  00:18E1                    ~             else
     653:  00:18E1  FF                >             db      a
     653:  00:18E2                    >             endif
     653:  00:18E2                    > 
     653:  00:18E2                    >             dw      bc,de,hl,ix,iy
     653:  00:18E2  FF FF FF FF 01 00 00 00 00 00 
     653:  00:18EC  FF 00             >             dw      mem
     653:  00:18EE  00 00             >             dw      sp
     653:  00:18F0                    > 
     653:  00:18F0  (00:0096)         > .@veccount := .@veccount+1
     653:  00:18F0                    > 
     654:  00:18F0                                  crcs    allflags,0x1a61a672,all,0xd709a853,docflags,0x6be810f6,doc,0x1a92d8d9,ccf,0xbe4d5889,mptr,0x583613cd
     654:  00:18F0                    >             if      postccf
     654:  00:18F0                    ~             ddbe    ccf
     654:  00:18F0                    ~             elseif  memptr
     654:  00:18F0                    ~             ddbe    mptr
     654:  00:18F0                    ~             else
     654:  00:18F0                    >             if      maskflags
     654:  00:18F0                    >             if      onlyflags
     654:  00:18F0                    ~             ddbe    docflags
     654:  00:18F0                    ~             else
     654:  00:18F0                    >             ddbe    doc
     654:  00:18F0  1A                >             db      (n>>24)&0xff
     654:  00:18F1  92                >             db      (n>>16)&0xff
     654:  00:18F2  D8                >             db      (n>>8)&0xff
     654:  00:18F3  D9                >             db      n&0xff
     654:  00:18F4                    >             endif
     654:  00:18F4                    >             else
     654:  00:18F4                    ~             if      onlyflags
     654:  00:18F4                    ~             ddbe    allflags
     654:  00:18F4                    ~             else
     654:  00:18F4                    ~             ddbe    all
     654:  00:18F4                    ~             endif
     654:  00:18F4                    ~             endif
     654:  00:18F4                    >             endif
     655:  00:18F4                                  name    "SLIA [R,(HL)]"
     655:  00:18F4                    >             dz      n
     655:  00:18F4  53 4C 49 41 20 5B 52 2C 28 48 4C 29 5D 00 
     656:  00:1902                      
     657:  00:1902                      .srl_r      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     657:  00:1902                    >             if      maskflags
     657:  00:1902                    >             db8     s,z,f5,hc,f3,pv,n,c
     657:  00:1902  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     657:  00:1903                    >             else
     657:  00:1903                    ~             db      0xff
     657:  00:1903                    ~             endif
     658:  00:1903                                  vec     0xcb,0x38,stop,0x00,mem,0x1234,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     658:  00:1903                    > 
     658:  00:1903                    >             if      postccf
     658:  00:1903                    ~ 
     658:  00:1903                    ~             if      ( .@veccount % 3 ) == 0
     658:  00:1903                    ~             inst    op1,op2,op3,op4,tail
     658:  00:1903                    ~ .@areg      :=      0
     658:  00:1903                    ~             else
     658:  00:1903                    ~             db      op1,op2,op3,op4,0
     658:  00:1903                    ~ .@areg      :=      .@areg | a
     658:  00:1903                    ~             endif
     658:  00:1903                    ~ 
     658:  00:1903                    ~             else
     658:  00:1903  CB 38 00 00       >             db      op1,op2,op3,op4
     658:  00:1907                    >             endif
     658:  00:1907                    > 
     658:  00:1907  FF                >             db      f
     658:  00:1908                    > 
     658:  00:1908                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     658:  00:1908                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     658:  00:1908                    ~             else
     658:  00:1908  00                >             db      a
     658:  00:1909                    >             endif
     658:  00:1909                    > 
     658:  00:1909                    >             dw      bc,de,hl,ix,iy
     658:  00:1909  00 00 00 00 0C 09 88 DD 77 FD 
     658:  00:1913  34 12             >             dw      mem
     658:  00:1915  00 C0             >             dw      sp
     658:  00:1917                    > 
     658:  00:1917  (00:0097)         > .@veccount := .@veccount+1
     658:  00:1917                    > 
     659:  00:1917                                  vec     0x00,0x07,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     659:  00:1917                    > 
     659:  00:1917                    >             if      postccf
     659:  00:1917                    ~ 
     659:  00:1917                    ~             if      ( .@veccount % 3 ) == 0
     659:  00:1917                    ~             inst    op1,op2,op3,op4,tail
     659:  00:1917                    ~ .@areg      :=      0
     659:  00:1917                    ~             else
     659:  00:1917                    ~             db      op1,op2,op3,op4,0
     659:  00:1917                    ~ .@areg      :=      .@areg | a
     659:  00:1917                    ~             endif
     659:  00:1917                    ~ 
     659:  00:1917                    ~             else
     659:  00:1917  00 07 00 00       >             db      op1,op2,op3,op4
     659:  00:191B                    >             endif
     659:  00:191B                    > 
     659:  00:191B  01                >             db      f
     659:  00:191C                    > 
     659:  00:191C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     659:  00:191C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     659:  00:191C                    ~             else
     659:  00:191C  00                >             db      a
     659:  00:191D                    >             endif
     659:  00:191D                    > 
     659:  00:191D                    >             dw      bc,de,hl,ix,iy
     659:  00:191D  00 00 00 00 00 00 00 00 00 00 
     659:  00:1927  00 00             >             dw      mem
     659:  00:1929  00 00             >             dw      sp
     659:  00:192B                    > 
     659:  00:192B  (00:0098)         > .@veccount := .@veccount+1
     659:  00:192B                    > 
     660:  00:192B                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xfe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     660:  00:192B                    > 
     660:  00:192B                    >             if      postccf
     660:  00:192B                    ~ 
     660:  00:192B                    ~             if      ( .@veccount % 3 ) == 0
     660:  00:192B                    ~             inst    op1,op2,op3,op4,tail
     660:  00:192B                    ~ .@areg      :=      0
     660:  00:192B                    ~             else
     660:  00:192B                    ~             db      op1,op2,op3,op4,0
     660:  00:192B                    ~ .@areg      :=      .@areg | a
     660:  00:192B                    ~             endif
     660:  00:192B                    ~ 
     660:  00:192B                    ~             else
     660:  00:192B  00 00 00 00       >             db      op1,op2,op3,op4
     660:  00:192F                    >             endif
     660:  00:192F                    > 
     660:  00:192F  FE                >             db      f
     660:  00:1930                    > 
     660:  00:1930                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     660:  00:1930                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     660:  00:1930                    ~             else
     660:  00:1930  FF                >             db      a
     660:  00:1931                    >             endif
     660:  00:1931                    > 
     660:  00:1931                    >             dw      bc,de,hl,ix,iy
     660:  00:1931  FF FF FF FF 01 00 00 00 00 00 
     660:  00:193B  FF 00             >             dw      mem
     660:  00:193D  00 00             >             dw      sp
     660:  00:193F                    > 
     660:  00:193F  (00:0099)         > .@veccount := .@veccount+1
     660:  00:193F                    > 
     661:  00:193F                                  crcs    allflags,0xe3e1480c,all,0xa1ea5b8c,docflags,0x0debb575,doc,0x97a1745a,ccf,0x16540f37,mptr,0x0ef99a43
     661:  00:193F                    >             if      postccf
     661:  00:193F                    ~             ddbe    ccf
     661:  00:193F                    ~             elseif  memptr
     661:  00:193F                    ~             ddbe    mptr
     661:  00:193F                    ~             else
     661:  00:193F                    >             if      maskflags
     661:  00:193F                    >             if      onlyflags
     661:  00:193F                    ~             ddbe    docflags
     661:  00:193F                    ~             else
     661:  00:193F                    >             ddbe    doc
     661:  00:193F  97                >             db      (n>>24)&0xff
     661:  00:1940  A1                >             db      (n>>16)&0xff
     661:  00:1941  74                >             db      (n>>8)&0xff
     661:  00:1942  5A                >             db      n&0xff
     661:  00:1943                    >             endif
     661:  00:1943                    >             else
     661:  00:1943                    ~             if      onlyflags
     661:  00:1943                    ~             ddbe    allflags
     661:  00:1943                    ~             else
     661:  00:1943                    ~             ddbe    all
     661:  00:1943                    ~             endif
     661:  00:1943                    ~             endif
     661:  00:1943                    >             endif
     662:  00:1943                                  name    "SRL [R,(HL)]"
     662:  00:1943                    >             dz      n
     662:  00:1943  53 52 4C 20 5B 52 2C 28 48 4C 29 5D 00 
     663:  00:1950                      
     664:  00:1950                      .sro_xyd    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     664:  00:1950                    >             if      maskflags
     664:  00:1950                    >             db8     s,z,f5,hc,f3,pv,n,c
     664:  00:1950  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     664:  00:1951                    >             else
     664:  00:1951                    ~             db      0xff
     664:  00:1951                    ~             endif
     665:  00:1951                                  vec     0xdd,0xcb,0x00,0x06,mem,0x1200,a,0xa0,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     665:  00:1951                    > 
     665:  00:1951                    >             if      postccf
     665:  00:1951                    ~ 
     665:  00:1951                    ~             if      ( .@veccount % 3 ) == 0
     665:  00:1951                    ~             inst    op1,op2,op3,op4,tail
     665:  00:1951                    ~ .@areg      :=      0
     665:  00:1951                    ~             else
     665:  00:1951                    ~             db      op1,op2,op3,op4,0
     665:  00:1951                    ~ .@areg      :=      .@areg | a
     665:  00:1951                    ~             endif
     665:  00:1951                    ~ 
     665:  00:1951                    ~             else
     665:  00:1951  DD CB 00 06       >             db      op1,op2,op3,op4
     665:  00:1955                    >             endif
     665:  00:1955                    > 
     665:  00:1955  FF                >             db      f
     665:  00:1956                    > 
     665:  00:1956                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     665:  00:1956                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     665:  00:1956                    ~             else
     665:  00:1956  A0                >             db      a
     665:  00:1957                    >             endif
     665:  00:1957                    > 
     665:  00:1957                    >             dw      bc,de,hl,ix,iy
     665:  00:1957  CC BB EE DD 11 44 0C 09 0C 09 
     665:  00:1961  00 12             >             dw      mem
     665:  00:1963  00 C0             >             dw      sp
     665:  00:1965                    > 
     665:  00:1965  (00:009A)         > .@veccount := .@veccount+1
     665:  00:1965                    > 
     666:  00:1965                                  vec     0x20,0x00,0x00,0x38,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     666:  00:1965                    > 
     666:  00:1965                    >             if      postccf
     666:  00:1965                    ~ 
     666:  00:1965                    ~             if      ( .@veccount % 3 ) == 0
     666:  00:1965                    ~             inst    op1,op2,op3,op4,tail
     666:  00:1965                    ~ .@areg      :=      0
     666:  00:1965                    ~             else
     666:  00:1965                    ~             db      op1,op2,op3,op4,0
     666:  00:1965                    ~ .@areg      :=      .@areg | a
     666:  00:1965                    ~             endif
     666:  00:1965                    ~ 
     666:  00:1965                    ~             else
     666:  00:1965  20 00 00 38       >             db      op1,op2,op3,op4
     666:  00:1969                    >             endif
     666:  00:1969                    > 
     666:  00:1969  01                >             db      f
     666:  00:196A                    > 
     666:  00:196A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     666:  00:196A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     666:  00:196A                    ~             else
     666:  00:196A  00                >             db      a
     666:  00:196B                    >             endif
     666:  00:196B                    > 
     666:  00:196B                    >             dw      bc,de,hl,ix,iy
     666:  00:196B  00 00 00 00 00 00 00 00 00 00 
     666:  00:1975  00 00             >             dw      mem
     666:  00:1977  00 00             >             dw      sp
     666:  00:1979                    > 
     666:  00:1979  (00:009B)         > .@veccount := .@veccount+1
     666:  00:1979                    > 
     667:  00:1979                                  vec     0x00,0x00,0x01,0x00,mem,0x00ff,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     667:  00:1979                    > 
     667:  00:1979                    >             if      postccf
     667:  00:1979                    ~ 
     667:  00:1979                    ~             if      ( .@veccount % 3 ) == 0
     667:  00:1979                    ~             inst    op1,op2,op3,op4,tail
     667:  00:1979                    ~ .@areg      :=      0
     667:  00:1979                    ~             else
     667:  00:1979                    ~             db      op1,op2,op3,op4,0
     667:  00:1979                    ~ .@areg      :=      .@areg | a
     667:  00:1979                    ~             endif
     667:  00:1979                    ~ 
     667:  00:1979                    ~             else
     667:  00:1979  00 00 01 00       >             db      op1,op2,op3,op4
     667:  00:197D                    >             endif
     667:  00:197D                    > 
     667:  00:197D  FE                >             db      f
     667:  00:197E                    > 
     667:  00:197E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     667:  00:197E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     667:  00:197E                    ~             else
     667:  00:197E  00                >             db      a
     667:  00:197F                    >             endif
     667:  00:197F                    > 
     667:  00:197F                    >             dw      bc,de,hl,ix,iy
     667:  00:197F  00 00 00 00 00 00 01 00 01 00 
     667:  00:1989  FF 00             >             dw      mem
     667:  00:198B  00 00             >             dw      sp
     667:  00:198D                    > 
     667:  00:198D  (00:009C)         > .@veccount := .@veccount+1
     667:  00:198D                    > 
     668:  00:198D                                  crcs    allflags,0xc76b6fb8,all,0x1cf5bf25,docflags,0x6ed22cb1,doc,0x4ce1c915,ccf,0x634cfd9b,mptr,0xda289a0a
     668:  00:198D                    >             if      postccf
     668:  00:198D                    ~             ddbe    ccf
     668:  00:198D                    ~             elseif  memptr
     668:  00:198D                    ~             ddbe    mptr
     668:  00:198D                    ~             else
     668:  00:198D                    >             if      maskflags
     668:  00:198D                    >             if      onlyflags
     668:  00:198D                    ~             ddbe    docflags
     668:  00:198D                    ~             else
     668:  00:198D                    >             ddbe    doc
     668:  00:198D  4C                >             db      (n>>24)&0xff
     668:  00:198E  E1                >             db      (n>>16)&0xff
     668:  00:198F  C9                >             db      (n>>8)&0xff
     668:  00:1990  15                >             db      n&0xff
     668:  00:1991                    >             endif
     668:  00:1991                    >             else
     668:  00:1991                    ~             if      onlyflags
     668:  00:1991                    ~             ddbe    allflags
     668:  00:1991                    ~             else
     668:  00:1991                    ~             ddbe    all
     668:  00:1991                    ~             endif
     668:  00:1991                    ~             endif
     668:  00:1991                    >             endif
     669:  00:1991                                  name    "SRO (XY)"
     669:  00:1991                    >             dz      n
     669:  00:1991  53 52 4F 20 28 58 59 29 00 
     670:  00:199A                      
     671:  00:199A                      .sro_xyd_r  flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     671:  00:199A                    >             if      maskflags
     671:  00:199A                    >             db8     s,z,f5,hc,f3,pv,n,c
     671:  00:199A  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     671:  00:199B                    >             else
     671:  00:199B                    ~             db      0xff
     671:  00:199B                    ~             endif
     672:  00:199B                                  vec     0xdd,0xcb,0x00,0x00,mem,0x1200,a,0xa0,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     672:  00:199B                    > 
     672:  00:199B                    >             if      postccf
     672:  00:199B                    ~ 
     672:  00:199B                    ~             if      ( .@veccount % 3 ) == 0
     672:  00:199B                    ~             inst    op1,op2,op3,op4,tail
     672:  00:199B                    ~ .@areg      :=      0
     672:  00:199B                    ~             else
     672:  00:199B                    ~             db      op1,op2,op3,op4,0
     672:  00:199B                    ~ .@areg      :=      .@areg | a
     672:  00:199B                    ~             endif
     672:  00:199B                    ~ 
     672:  00:199B                    ~             else
     672:  00:199B  DD CB 00 00       >             db      op1,op2,op3,op4
     672:  00:199F                    >             endif
     672:  00:199F                    > 
     672:  00:199F  FF                >             db      f
     672:  00:19A0                    > 
     672:  00:19A0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     672:  00:19A0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     672:  00:19A0                    ~             else
     672:  00:19A0  A0                >             db      a
     672:  00:19A1                    >             endif
     672:  00:19A1                    > 
     672:  00:19A1                    >             dw      bc,de,hl,ix,iy
     672:  00:19A1  CC BB EE DD 11 44 0C 09 0C 09 
     672:  00:19AB  00 12             >             dw      mem
     672:  00:19AD  00 C0             >             dw      sp
     672:  00:19AF                    > 
     672:  00:19AF  (00:009D)         > .@veccount := .@veccount+1
     672:  00:19AF                    > 
     673:  00:19AF                                  vec     0x20,0x00,0x00,0x3f,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     673:  00:19AF                    > 
     673:  00:19AF                    >             if      postccf
     673:  00:19AF                    ~ 
     673:  00:19AF                    ~             if      ( .@veccount % 3 ) == 0
     673:  00:19AF                    ~             inst    op1,op2,op3,op4,tail
     673:  00:19AF                    ~ .@areg      :=      0
     673:  00:19AF                    ~             else
     673:  00:19AF                    ~             db      op1,op2,op3,op4,0
     673:  00:19AF                    ~ .@areg      :=      .@areg | a
     673:  00:19AF                    ~             endif
     673:  00:19AF                    ~ 
     673:  00:19AF                    ~             else
     673:  00:19AF  20 00 00 3F       >             db      op1,op2,op3,op4
     673:  00:19B3                    >             endif
     673:  00:19B3                    > 
     673:  00:19B3  01                >             db      f
     673:  00:19B4                    > 
     673:  00:19B4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     673:  00:19B4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     673:  00:19B4                    ~             else
     673:  00:19B4  00                >             db      a
     673:  00:19B5                    >             endif
     673:  00:19B5                    > 
     673:  00:19B5                    >             dw      bc,de,hl,ix,iy
     673:  00:19B5  00 00 00 00 00 00 00 00 00 00 
     673:  00:19BF  00 00             >             dw      mem
     673:  00:19C1  00 00             >             dw      sp
     673:  00:19C3                    > 
     673:  00:19C3  (00:009E)         > .@veccount := .@veccount+1
     673:  00:19C3                    > 
     674:  00:19C3                                  vec     0x00,0x00,0x01,0x00,mem,0x00ff,a,0x00,f,0xfe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     674:  00:19C3                    > 
     674:  00:19C3                    >             if      postccf
     674:  00:19C3                    ~ 
     674:  00:19C3                    ~             if      ( .@veccount % 3 ) == 0
     674:  00:19C3                    ~             inst    op1,op2,op3,op4,tail
     674:  00:19C3                    ~ .@areg      :=      0
     674:  00:19C3                    ~             else
     674:  00:19C3                    ~             db      op1,op2,op3,op4,0
     674:  00:19C3                    ~ .@areg      :=      .@areg | a
     674:  00:19C3                    ~             endif
     674:  00:19C3                    ~ 
     674:  00:19C3                    ~             else
     674:  00:19C3  00 00 01 00       >             db      op1,op2,op3,op4
     674:  00:19C7                    >             endif
     674:  00:19C7                    > 
     674:  00:19C7  FE                >             db      f
     674:  00:19C8                    > 
     674:  00:19C8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     674:  00:19C8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     674:  00:19C8                    ~             else
     674:  00:19C8  00                >             db      a
     674:  00:19C9                    >             endif
     674:  00:19C9                    > 
     674:  00:19C9                    >             dw      bc,de,hl,ix,iy
     674:  00:19C9  00 00 00 00 00 00 01 00 01 00 
     674:  00:19D3  FF 00             >             dw      mem
     674:  00:19D5  00 00             >             dw      sp
     674:  00:19D7                    > 
     674:  00:19D7  (00:009F)         > .@veccount := .@veccount+1
     674:  00:19D7                    > 
     675:  00:19D7                                  crcs    allflags,0xd88fde47,all,0x2e23102b,docflags,0x0af8b1a8,doc,0x31dc0d48,ccf,0xa7ae2064,mptr,0xe9fc598c
     675:  00:19D7                    >             if      postccf
     675:  00:19D7                    ~             ddbe    ccf
     675:  00:19D7                    ~             elseif  memptr
     675:  00:19D7                    ~             ddbe    mptr
     675:  00:19D7                    ~             else
     675:  00:19D7                    >             if      maskflags
     675:  00:19D7                    >             if      onlyflags
     675:  00:19D7                    ~             ddbe    docflags
     675:  00:19D7                    ~             else
     675:  00:19D7                    >             ddbe    doc
     675:  00:19D7  31                >             db      (n>>24)&0xff
     675:  00:19D8  DC                >             db      (n>>16)&0xff
     675:  00:19D9  0D                >             db      (n>>8)&0xff
     675:  00:19DA  48                >             db      n&0xff
     675:  00:19DB                    >             endif
     675:  00:19DB                    >             else
     675:  00:19DB                    ~             if      onlyflags
     675:  00:19DB                    ~             ddbe    allflags
     675:  00:19DB                    ~             else
     675:  00:19DB                    ~             ddbe    all
     675:  00:19DB                    ~             endif
     675:  00:19DB                    ~             endif
     675:  00:19DB                    >             endif
     676:  00:19DB                                  name    "SRO (XY),R"
     676:  00:19DB                    >             dz      n
     676:  00:19DB  53 52 4F 20 28 58 59 29 2C 52 00 
     677:  00:19E6                      
     678:  00:19E6                                  ; 8 bit inc/dec.
     679:  00:19E6                      
     680:  00:19E6                      .inc_a      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     680:  00:19E6                    >             if      maskflags
     680:  00:19E6                    >             db8     s,z,f5,hc,f3,pv,n,c
     680:  00:19E6  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     680:  00:19E7                    >             else
     680:  00:19E7                    ~             db      0xff
     680:  00:19E7                    ~             endif
     681:  00:19E7                                  vec     0x3c,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     681:  00:19E7                    > 
     681:  00:19E7                    >             if      postccf
     681:  00:19E7                    ~ 
     681:  00:19E7                    ~             if      ( .@veccount % 3 ) == 0
     681:  00:19E7                    ~             inst    op1,op2,op3,op4,tail
     681:  00:19E7                    ~ .@areg      :=      0
     681:  00:19E7                    ~             else
     681:  00:19E7                    ~             db      op1,op2,op3,op4,0
     681:  00:19E7                    ~ .@areg      :=      .@areg | a
     681:  00:19E7                    ~             endif
     681:  00:19E7                    ~ 
     681:  00:19E7                    ~             else
     681:  00:19E7  3C 00 00 00       >             db      op1,op2,op3,op4
     681:  00:19EB                    >             endif
     681:  00:19EB                    > 
     681:  00:19EB  FF                >             db      f
     681:  00:19EC                    > 
     681:  00:19EC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     681:  00:19EC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     681:  00:19EC                    ~             else
     681:  00:19EC  AA                >             db      a
     681:  00:19ED                    >             endif
     681:  00:19ED                    > 
     681:  00:19ED                    >             dw      bc,de,hl,ix,iy
     681:  00:19ED  CC BB EE DD 11 44 88 DD 77 FD 
     681:  00:19F7  34 12             >             dw      mem
     681:  00:19F9  00 C0             >             dw      sp
     681:  00:19FB                    > 
     681:  00:19FB  (00:00A0)         > .@veccount := .@veccount+1
     681:  00:19FB                    > 
     682:  00:19FB                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x41,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     682:  00:19FB                    > 
     682:  00:19FB                    >             if      postccf
     682:  00:19FB                    ~ 
     682:  00:19FB                    ~             if      ( .@veccount % 3 ) == 0
     682:  00:19FB                    ~             inst    op1,op2,op3,op4,tail
     682:  00:19FB                    ~ .@areg      :=      0
     682:  00:19FB                    ~             else
     682:  00:19FB                    ~             db      op1,op2,op3,op4,0
     682:  00:19FB                    ~ .@areg      :=      .@areg | a
     682:  00:19FB                    ~             endif
     682:  00:19FB                    ~ 
     682:  00:19FB                    ~             else
     682:  00:19FB  00 00 00 00       >             db      op1,op2,op3,op4
     682:  00:19FF                    >             endif
     682:  00:19FF                    > 
     682:  00:19FF  41                >             db      f
     682:  00:1A00                    > 
     682:  00:1A00                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     682:  00:1A00                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     682:  00:1A00                    ~             else
     682:  00:1A00  FF                >             db      a
     682:  00:1A01                    >             endif
     682:  00:1A01                    > 
     682:  00:1A01                    >             dw      bc,de,hl,ix,iy
     682:  00:1A01  00 00 00 00 00 00 00 00 00 00 
     682:  00:1A0B  00 00             >             dw      mem
     682:  00:1A0D  00 00             >             dw      sp
     682:  00:1A0F                    > 
     682:  00:1A0F  (00:00A1)         > .@veccount := .@veccount+1
     682:  00:1A0F                    > 
     683:  00:1A0F                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xbe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     683:  00:1A0F                    > 
     683:  00:1A0F                    >             if      postccf
     683:  00:1A0F                    ~ 
     683:  00:1A0F                    ~             if      ( .@veccount % 3 ) == 0
     683:  00:1A0F                    ~             inst    op1,op2,op3,op4,tail
     683:  00:1A0F                    ~ .@areg      :=      0
     683:  00:1A0F                    ~             else
     683:  00:1A0F                    ~             db      op1,op2,op3,op4,0
     683:  00:1A0F                    ~ .@areg      :=      .@areg | a
     683:  00:1A0F                    ~             endif
     683:  00:1A0F                    ~ 
     683:  00:1A0F                    ~             else
     683:  00:1A0F  00 00 00 00       >             db      op1,op2,op3,op4
     683:  00:1A13                    >             endif
     683:  00:1A13                    > 
     683:  00:1A13  BE                >             db      f
     683:  00:1A14                    > 
     683:  00:1A14                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     683:  00:1A14                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     683:  00:1A14                    ~             else
     683:  00:1A14  00                >             db      a
     683:  00:1A15                    >             endif
     683:  00:1A15                    > 
     683:  00:1A15                    >             dw      bc,de,hl,ix,iy
     683:  00:1A15  00 00 00 00 00 00 00 00 00 00 
     683:  00:1A1F  00 00             >             dw      mem
     683:  00:1A21  00 00             >             dw      sp
     683:  00:1A23                    > 
     683:  00:1A23  (00:00A2)         > .@veccount := .@veccount+1
     683:  00:1A23                    > 
     684:  00:1A23                                  crcs    allflags,0x87cacbb1,all,0xa55c5156,docflags,0x424ec003,doc,0xef741e2c,ccf,0x79baf440,mptr,0x07fa9b1e
     684:  00:1A23                    >             if      postccf
     684:  00:1A23                    ~             ddbe    ccf
     684:  00:1A23                    ~             elseif  memptr
     684:  00:1A23                    ~             ddbe    mptr
     684:  00:1A23                    ~             else
     684:  00:1A23                    >             if      maskflags
     684:  00:1A23                    >             if      onlyflags
     684:  00:1A23                    ~             ddbe    docflags
     684:  00:1A23                    ~             else
     684:  00:1A23                    >             ddbe    doc
     684:  00:1A23  EF                >             db      (n>>24)&0xff
     684:  00:1A24  74                >             db      (n>>16)&0xff
     684:  00:1A25  1E                >             db      (n>>8)&0xff
     684:  00:1A26  2C                >             db      n&0xff
     684:  00:1A27                    >             endif
     684:  00:1A27                    >             else
     684:  00:1A27                    ~             if      onlyflags
     684:  00:1A27                    ~             ddbe    allflags
     684:  00:1A27                    ~             else
     684:  00:1A27                    ~             ddbe    all
     684:  00:1A27                    ~             endif
     684:  00:1A27                    ~             endif
     684:  00:1A27                    >             endif
     685:  00:1A27                                  name    "INC A"
     685:  00:1A27  49 4E 43 20 41 00 >             dz      n
     686:  00:1A2D                      
     687:  00:1A2D                      .dec_a      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     687:  00:1A2D                    >             if      maskflags
     687:  00:1A2D                    >             db8     s,z,f5,hc,f3,pv,n,c
     687:  00:1A2D  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     687:  00:1A2E                    >             else
     687:  00:1A2E                    ~             db      0xff
     687:  00:1A2E                    ~             endif
     688:  00:1A2E                                  vec     0x3d,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     688:  00:1A2E                    > 
     688:  00:1A2E                    >             if      postccf
     688:  00:1A2E                    ~ 
     688:  00:1A2E                    ~             if      ( .@veccount % 3 ) == 0
     688:  00:1A2E                    ~             inst    op1,op2,op3,op4,tail
     688:  00:1A2E                    ~ .@areg      :=      0
     688:  00:1A2E                    ~             else
     688:  00:1A2E                    ~             db      op1,op2,op3,op4,0
     688:  00:1A2E                    ~ .@areg      :=      .@areg | a
     688:  00:1A2E                    ~             endif
     688:  00:1A2E                    ~ 
     688:  00:1A2E                    ~             else
     688:  00:1A2E  3D 00 00 00       >             db      op1,op2,op3,op4
     688:  00:1A32                    >             endif
     688:  00:1A32                    > 
     688:  00:1A32  FF                >             db      f
     688:  00:1A33                    > 
     688:  00:1A33                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     688:  00:1A33                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     688:  00:1A33                    ~             else
     688:  00:1A33  AA                >             db      a
     688:  00:1A34                    >             endif
     688:  00:1A34                    > 
     688:  00:1A34                    >             dw      bc,de,hl,ix,iy
     688:  00:1A34  CC BB EE DD 11 44 88 DD 77 FD 
     688:  00:1A3E  34 12             >             dw      mem
     688:  00:1A40  00 C0             >             dw      sp
     688:  00:1A42                    > 
     688:  00:1A42  (00:00A3)         > .@veccount := .@veccount+1
     688:  00:1A42                    > 
     689:  00:1A42                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x41,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     689:  00:1A42                    > 
     689:  00:1A42                    >             if      postccf
     689:  00:1A42                    ~ 
     689:  00:1A42                    ~             if      ( .@veccount % 3 ) == 0
     689:  00:1A42                    ~             inst    op1,op2,op3,op4,tail
     689:  00:1A42                    ~ .@areg      :=      0
     689:  00:1A42                    ~             else
     689:  00:1A42                    ~             db      op1,op2,op3,op4,0
     689:  00:1A42                    ~ .@areg      :=      .@areg | a
     689:  00:1A42                    ~             endif
     689:  00:1A42                    ~ 
     689:  00:1A42                    ~             else
     689:  00:1A42  00 00 00 00       >             db      op1,op2,op3,op4
     689:  00:1A46                    >             endif
     689:  00:1A46                    > 
     689:  00:1A46  41                >             db      f
     689:  00:1A47                    > 
     689:  00:1A47                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     689:  00:1A47                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     689:  00:1A47                    ~             else
     689:  00:1A47  FF                >             db      a
     689:  00:1A48                    >             endif
     689:  00:1A48                    > 
     689:  00:1A48                    >             dw      bc,de,hl,ix,iy
     689:  00:1A48  00 00 00 00 00 00 00 00 00 00 
     689:  00:1A52  00 00             >             dw      mem
     689:  00:1A54  00 00             >             dw      sp
     689:  00:1A56                    > 
     689:  00:1A56  (00:00A4)         > .@veccount := .@veccount+1
     689:  00:1A56                    > 
     690:  00:1A56                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xbe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     690:  00:1A56                    > 
     690:  00:1A56                    >             if      postccf
     690:  00:1A56                    ~ 
     690:  00:1A56                    ~             if      ( .@veccount % 3 ) == 0
     690:  00:1A56                    ~             inst    op1,op2,op3,op4,tail
     690:  00:1A56                    ~ .@areg      :=      0
     690:  00:1A56                    ~             else
     690:  00:1A56                    ~             db      op1,op2,op3,op4,0
     690:  00:1A56                    ~ .@areg      :=      .@areg | a
     690:  00:1A56                    ~             endif
     690:  00:1A56                    ~ 
     690:  00:1A56                    ~             else
     690:  00:1A56  00 00 00 00       >             db      op1,op2,op3,op4
     690:  00:1A5A                    >             endif
     690:  00:1A5A                    > 
     690:  00:1A5A  BE                >             db      f
     690:  00:1A5B                    > 
     690:  00:1A5B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     690:  00:1A5B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     690:  00:1A5B                    ~             else
     690:  00:1A5B  00                >             db      a
     690:  00:1A5C                    >             endif
     690:  00:1A5C                    > 
     690:  00:1A5C                    >             dw      bc,de,hl,ix,iy
     690:  00:1A5C  00 00 00 00 00 00 00 00 00 00 
     690:  00:1A66  00 00             >             dw      mem
     690:  00:1A68  00 00             >             dw      sp
     690:  00:1A6A                    > 
     690:  00:1A6A  (00:00A5)         > .@veccount := .@veccount+1
     690:  00:1A6A                    > 
     691:  00:1A6A                                  crcs    allflags,0x63cee668,all,0x36167475,docflags,0xc18a1817,doc,0x6e625809,ccf,0x83519741,mptr,0x07fa9b1e
     691:  00:1A6A                    >             if      postccf
     691:  00:1A6A                    ~             ddbe    ccf
     691:  00:1A6A                    ~             elseif  memptr
     691:  00:1A6A                    ~             ddbe    mptr
     691:  00:1A6A                    ~             else
     691:  00:1A6A                    >             if      maskflags
     691:  00:1A6A                    >             if      onlyflags
     691:  00:1A6A                    ~             ddbe    docflags
     691:  00:1A6A                    ~             else
     691:  00:1A6A                    >             ddbe    doc
     691:  00:1A6A  6E                >             db      (n>>24)&0xff
     691:  00:1A6B  62                >             db      (n>>16)&0xff
     691:  00:1A6C  58                >             db      (n>>8)&0xff
     691:  00:1A6D  09                >             db      n&0xff
     691:  00:1A6E                    >             endif
     691:  00:1A6E                    >             else
     691:  00:1A6E                    ~             if      onlyflags
     691:  00:1A6E                    ~             ddbe    allflags
     691:  00:1A6E                    ~             else
     691:  00:1A6E                    ~             ddbe    all
     691:  00:1A6E                    ~             endif
     691:  00:1A6E                    ~             endif
     691:  00:1A6E                    >             endif
     692:  00:1A6E                                  name    "DEC A"
     692:  00:1A6E  44 45 43 20 41 00 >             dz      n
     693:  00:1A74                      
     694:  00:1A74                      .inc_r      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     694:  00:1A74                    >             if      maskflags
     694:  00:1A74                    >             db8     s,z,f5,hc,f3,pv,n,c
     694:  00:1A74  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     694:  00:1A75                    >             else
     694:  00:1A75                    ~             db      0xff
     694:  00:1A75                    ~             endif
     695:  00:1A75                                  vec     0x04,stop,0x00,0x00,mem,0x0000,a,0xff,f,0xff,bc,0xffff,de,0xffff,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     695:  00:1A75                    > 
     695:  00:1A75                    >             if      postccf
     695:  00:1A75                    ~ 
     695:  00:1A75                    ~             if      ( .@veccount % 3 ) == 0
     695:  00:1A75                    ~             inst    op1,op2,op3,op4,tail
     695:  00:1A75                    ~ .@areg      :=      0
     695:  00:1A75                    ~             else
     695:  00:1A75                    ~             db      op1,op2,op3,op4,0
     695:  00:1A75                    ~ .@areg      :=      .@areg | a
     695:  00:1A75                    ~             endif
     695:  00:1A75                    ~ 
     695:  00:1A75                    ~             else
     695:  00:1A75  04 00 00 00       >             db      op1,op2,op3,op4
     695:  00:1A79                    >             endif
     695:  00:1A79                    > 
     695:  00:1A79  FF                >             db      f
     695:  00:1A7A                    > 
     695:  00:1A7A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     695:  00:1A7A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     695:  00:1A7A                    ~             else
     695:  00:1A7A  FF                >             db      a
     695:  00:1A7B                    >             endif
     695:  00:1A7B                    > 
     695:  00:1A7B                    >             dw      bc,de,hl,ix,iy
     695:  00:1A7B  FF FF FF FF 0C 09 88 DD 77 FD 
     695:  00:1A85  00 00             >             dw      mem
     695:  00:1A87  00 C0             >             dw      sp
     695:  00:1A89                    > 
     695:  00:1A89  (00:00A6)         > .@veccount := .@veccount+1
     695:  00:1A89                    > 
     696:  00:1A89                                  vec     0x38,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x41,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     696:  00:1A89                    > 
     696:  00:1A89                    >             if      postccf
     696:  00:1A89                    ~ 
     696:  00:1A89                    ~             if      ( .@veccount % 3 ) == 0
     696:  00:1A89                    ~             inst    op1,op2,op3,op4,tail
     696:  00:1A89                    ~ .@areg      :=      0
     696:  00:1A89                    ~             else
     696:  00:1A89                    ~             db      op1,op2,op3,op4,0
     696:  00:1A89                    ~ .@areg      :=      .@areg | a
     696:  00:1A89                    ~             endif
     696:  00:1A89                    ~ 
     696:  00:1A89                    ~             else
     696:  00:1A89  38 00 00 00       >             db      op1,op2,op3,op4
     696:  00:1A8D                    >             endif
     696:  00:1A8D                    > 
     696:  00:1A8D  41                >             db      f
     696:  00:1A8E                    > 
     696:  00:1A8E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     696:  00:1A8E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     696:  00:1A8E                    ~             else
     696:  00:1A8E  00                >             db      a
     696:  00:1A8F                    >             endif
     696:  00:1A8F                    > 
     696:  00:1A8F                    >             dw      bc,de,hl,ix,iy
     696:  00:1A8F  00 00 00 00 00 00 00 00 00 00 
     696:  00:1A99  00 00             >             dw      mem
     696:  00:1A9B  00 00             >             dw      sp
     696:  00:1A9D                    > 
     696:  00:1A9D  (00:00A7)         > .@veccount := .@veccount+1
     696:  00:1A9D                    > 
     697:  00:1A9D                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xbe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     697:  00:1A9D                    > 
     697:  00:1A9D                    >             if      postccf
     697:  00:1A9D                    ~ 
     697:  00:1A9D                    ~             if      ( .@veccount % 3 ) == 0
     697:  00:1A9D                    ~             inst    op1,op2,op3,op4,tail
     697:  00:1A9D                    ~ .@areg      :=      0
     697:  00:1A9D                    ~             else
     697:  00:1A9D                    ~             db      op1,op2,op3,op4,0
     697:  00:1A9D                    ~ .@areg      :=      .@areg | a
     697:  00:1A9D                    ~             endif
     697:  00:1A9D                    ~ 
     697:  00:1A9D                    ~             else
     697:  00:1A9D  00 00 00 00       >             db      op1,op2,op3,op4
     697:  00:1AA1                    >             endif
     697:  00:1AA1                    > 
     697:  00:1AA1  BE                >             db      f
     697:  00:1AA2                    > 
     697:  00:1AA2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     697:  00:1AA2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     697:  00:1AA2                    ~             else
     697:  00:1AA2  FF                >             db      a
     697:  00:1AA3                    >             endif
     697:  00:1AA3                    > 
     697:  00:1AA3                    >             dw      bc,de,hl,ix,iy
     697:  00:1AA3  FF FF FF FF 01 00 00 00 00 00 
     697:  00:1AAD  FF 00             >             dw      mem
     697:  00:1AAF  00 00             >             dw      sp
     697:  00:1AB1                    > 
     697:  00:1AB1  (00:00A8)         > .@veccount := .@veccount+1
     697:  00:1AB1                    > 
     698:  00:1AB1                                  crcs    allflags,0x6d329bb5,all,0xad4583fc,docflags,0xa8353115,doc,0x577d9442,ccf,0xa3e04aee,mptr,0xd2af014c
     698:  00:1AB1                    >             if      postccf
     698:  00:1AB1                    ~             ddbe    ccf
     698:  00:1AB1                    ~             elseif  memptr
     698:  00:1AB1                    ~             ddbe    mptr
     698:  00:1AB1                    ~             else
     698:  00:1AB1                    >             if      maskflags
     698:  00:1AB1                    >             if      onlyflags
     698:  00:1AB1                    ~             ddbe    docflags
     698:  00:1AB1                    ~             else
     698:  00:1AB1                    >             ddbe    doc
     698:  00:1AB1  57                >             db      (n>>24)&0xff
     698:  00:1AB2  7D                >             db      (n>>16)&0xff
     698:  00:1AB3  94                >             db      (n>>8)&0xff
     698:  00:1AB4  42                >             db      n&0xff
     698:  00:1AB5                    >             endif
     698:  00:1AB5                    >             else
     698:  00:1AB5                    ~             if      onlyflags
     698:  00:1AB5                    ~             ddbe    allflags
     698:  00:1AB5                    ~             else
     698:  00:1AB5                    ~             ddbe    all
     698:  00:1AB5                    ~             endif
     698:  00:1AB5                    ~             endif
     698:  00:1AB5                    >             endif
     699:  00:1AB5                                  name    "INC [R,(HL)]"
     699:  00:1AB5                    >             dz      n
     699:  00:1AB5  49 4E 43 20 5B 52 2C 28 48 4C 29 5D 00 
     700:  00:1AC2                      
     701:  00:1AC2                      .dec_r      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     701:  00:1AC2                    >             if      maskflags
     701:  00:1AC2                    >             db8     s,z,f5,hc,f3,pv,n,c
     701:  00:1AC2  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     701:  00:1AC3                    >             else
     701:  00:1AC3                    ~             db      0xff
     701:  00:1AC3                    ~             endif
     702:  00:1AC3                                  vec     0x05,stop,0x00,0x00,mem,0xffff,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     702:  00:1AC3                    > 
     702:  00:1AC3                    >             if      postccf
     702:  00:1AC3                    ~ 
     702:  00:1AC3                    ~             if      ( .@veccount % 3 ) == 0
     702:  00:1AC3                    ~             inst    op1,op2,op3,op4,tail
     702:  00:1AC3                    ~ .@areg      :=      0
     702:  00:1AC3                    ~             else
     702:  00:1AC3                    ~             db      op1,op2,op3,op4,0
     702:  00:1AC3                    ~ .@areg      :=      .@areg | a
     702:  00:1AC3                    ~             endif
     702:  00:1AC3                    ~ 
     702:  00:1AC3                    ~             else
     702:  00:1AC3  05 00 00 00       >             db      op1,op2,op3,op4
     702:  00:1AC7                    >             endif
     702:  00:1AC7                    > 
     702:  00:1AC7  FF                >             db      f
     702:  00:1AC8                    > 
     702:  00:1AC8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     702:  00:1AC8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     702:  00:1AC8                    ~             else
     702:  00:1AC8  00                >             db      a
     702:  00:1AC9                    >             endif
     702:  00:1AC9                    > 
     702:  00:1AC9                    >             dw      bc,de,hl,ix,iy
     702:  00:1AC9  00 00 00 00 0C 09 88 DD 77 FD 
     702:  00:1AD3  FF FF             >             dw      mem
     702:  00:1AD5  00 C0             >             dw      sp
     702:  00:1AD7                    > 
     702:  00:1AD7  (00:00A9)         > .@veccount := .@veccount+1
     702:  00:1AD7                    > 
     703:  00:1AD7                                  vec     0x38,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x41,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     703:  00:1AD7                    > 
     703:  00:1AD7                    >             if      postccf
     703:  00:1AD7                    ~ 
     703:  00:1AD7                    ~             if      ( .@veccount % 3 ) == 0
     703:  00:1AD7                    ~             inst    op1,op2,op3,op4,tail
     703:  00:1AD7                    ~ .@areg      :=      0
     703:  00:1AD7                    ~             else
     703:  00:1AD7                    ~             db      op1,op2,op3,op4,0
     703:  00:1AD7                    ~ .@areg      :=      .@areg | a
     703:  00:1AD7                    ~             endif
     703:  00:1AD7                    ~ 
     703:  00:1AD7                    ~             else
     703:  00:1AD7  38 00 00 00       >             db      op1,op2,op3,op4
     703:  00:1ADB                    >             endif
     703:  00:1ADB                    > 
     703:  00:1ADB  41                >             db      f
     703:  00:1ADC                    > 
     703:  00:1ADC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     703:  00:1ADC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     703:  00:1ADC                    ~             else
     703:  00:1ADC  00                >             db      a
     703:  00:1ADD                    >             endif
     703:  00:1ADD                    > 
     703:  00:1ADD                    >             dw      bc,de,hl,ix,iy
     703:  00:1ADD  00 00 00 00 00 00 00 00 00 00 
     703:  00:1AE7  00 00             >             dw      mem
     703:  00:1AE9  00 00             >             dw      sp
     703:  00:1AEB                    > 
     703:  00:1AEB  (00:00AA)         > .@veccount := .@veccount+1
     703:  00:1AEB                    > 
     704:  00:1AEB                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0xff,f,0xbe,bc,0xffff,de,0xffff,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     704:  00:1AEB                    > 
     704:  00:1AEB                    >             if      postccf
     704:  00:1AEB                    ~ 
     704:  00:1AEB                    ~             if      ( .@veccount % 3 ) == 0
     704:  00:1AEB                    ~             inst    op1,op2,op3,op4,tail
     704:  00:1AEB                    ~ .@areg      :=      0
     704:  00:1AEB                    ~             else
     704:  00:1AEB                    ~             db      op1,op2,op3,op4,0
     704:  00:1AEB                    ~ .@areg      :=      .@areg | a
     704:  00:1AEB                    ~             endif
     704:  00:1AEB                    ~ 
     704:  00:1AEB                    ~             else
     704:  00:1AEB  00 00 00 00       >             db      op1,op2,op3,op4
     704:  00:1AEF                    >             endif
     704:  00:1AEF                    > 
     704:  00:1AEF  BE                >             db      f
     704:  00:1AF0                    > 
     704:  00:1AF0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     704:  00:1AF0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     704:  00:1AF0                    ~             else
     704:  00:1AF0  FF                >             db      a
     704:  00:1AF1                    >             endif
     704:  00:1AF1                    > 
     704:  00:1AF1                    >             dw      bc,de,hl,ix,iy
     704:  00:1AF1  FF FF FF FF 01 00 00 00 00 00 
     704:  00:1AFB  FF 00             >             dw      mem
     704:  00:1AFD  00 00             >             dw      sp
     704:  00:1AFF                    > 
     704:  00:1AFF  (00:00AB)         > .@veccount := .@veccount+1
     704:  00:1AFF                    > 
     705:  00:1AFF                                  crcs    allflags,0xe2207af8,all,0xddb3ebf9,docflags,0xea0faeaa,doc,0xfc5aceff,ccf,0x516dcee2,mptr,0xd2af014c
     705:  00:1AFF                    >             if      postccf
     705:  00:1AFF                    ~             ddbe    ccf
     705:  00:1AFF                    ~             elseif  memptr
     705:  00:1AFF                    ~             ddbe    mptr
     705:  00:1AFF                    ~             else
     705:  00:1AFF                    >             if      maskflags
     705:  00:1AFF                    >             if      onlyflags
     705:  00:1AFF                    ~             ddbe    docflags
     705:  00:1AFF                    ~             else
     705:  00:1AFF                    >             ddbe    doc
     705:  00:1AFF  FC                >             db      (n>>24)&0xff
     705:  00:1B00  5A                >             db      (n>>16)&0xff
     705:  00:1B01  CE                >             db      (n>>8)&0xff
     705:  00:1B02  FF                >             db      n&0xff
     705:  00:1B03                    >             endif
     705:  00:1B03                    >             else
     705:  00:1B03                    ~             if      onlyflags
     705:  00:1B03                    ~             ddbe    allflags
     705:  00:1B03                    ~             else
     705:  00:1B03                    ~             ddbe    all
     705:  00:1B03                    ~             endif
     705:  00:1B03                    ~             endif
     705:  00:1B03                    >             endif
     706:  00:1B03                                  name    "DEC [R,(HL)]"
     706:  00:1B03                    >             dz      n
     706:  00:1B03  44 45 43 20 5B 52 2C 28 48 4C 29 5D 00 
     707:  00:1B10                      
     708:  00:1B10                      .inc_x      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     708:  00:1B10                    >             if      maskflags
     708:  00:1B10                    >             db8     s,z,f5,hc,f3,pv,n,c
     708:  00:1B10  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     708:  00:1B11                    >             else
     708:  00:1B11                    ~             db      0xff
     708:  00:1B11                    ~             endif
     709:  00:1B11                                  vec     0xdd,0x24,stop,0x00,mem,0x1234,a,0xa0,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xffff,iy,0xffff,sp,0xc000
     709:  00:1B11                    > 
     709:  00:1B11                    >             if      postccf
     709:  00:1B11                    ~ 
     709:  00:1B11                    ~             if      ( .@veccount % 3 ) == 0
     709:  00:1B11                    ~             inst    op1,op2,op3,op4,tail
     709:  00:1B11                    ~ .@areg      :=      0
     709:  00:1B11                    ~             else
     709:  00:1B11                    ~             db      op1,op2,op3,op4,0
     709:  00:1B11                    ~ .@areg      :=      .@areg | a
     709:  00:1B11                    ~             endif
     709:  00:1B11                    ~ 
     709:  00:1B11                    ~             else
     709:  00:1B11  DD 24 00 00       >             db      op1,op2,op3,op4
     709:  00:1B15                    >             endif
     709:  00:1B15                    > 
     709:  00:1B15  FF                >             db      f
     709:  00:1B16                    > 
     709:  00:1B16                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     709:  00:1B16                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     709:  00:1B16                    ~             else
     709:  00:1B16  A0                >             db      a
     709:  00:1B17                    >             endif
     709:  00:1B17                    > 
     709:  00:1B17                    >             dw      bc,de,hl,ix,iy
     709:  00:1B17  CC BB EE DD 11 44 FF FF FF FF 
     709:  00:1B21  34 12             >             dw      mem
     709:  00:1B23  00 C0             >             dw      sp
     709:  00:1B25                    > 
     709:  00:1B25  (00:00AC)         > .@veccount := .@veccount+1
     709:  00:1B25                    > 
     710:  00:1B25                                  vec     0x20,0x08,0x00,0x00,mem,0x0000,a,0x00,f,0x41,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     710:  00:1B25                    > 
     710:  00:1B25                    >             if      postccf
     710:  00:1B25                    ~ 
     710:  00:1B25                    ~             if      ( .@veccount % 3 ) == 0
     710:  00:1B25                    ~             inst    op1,op2,op3,op4,tail
     710:  00:1B25                    ~ .@areg      :=      0
     710:  00:1B25                    ~             else
     710:  00:1B25                    ~             db      op1,op2,op3,op4,0
     710:  00:1B25                    ~ .@areg      :=      .@areg | a
     710:  00:1B25                    ~             endif
     710:  00:1B25                    ~ 
     710:  00:1B25                    ~             else
     710:  00:1B25  20 08 00 00       >             db      op1,op2,op3,op4
     710:  00:1B29                    >             endif
     710:  00:1B29                    > 
     710:  00:1B29  41                >             db      f
     710:  00:1B2A                    > 
     710:  00:1B2A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     710:  00:1B2A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     710:  00:1B2A                    ~             else
     710:  00:1B2A  00                >             db      a
     710:  00:1B2B                    >             endif
     710:  00:1B2B                    > 
     710:  00:1B2B                    >             dw      bc,de,hl,ix,iy
     710:  00:1B2B  00 00 00 00 00 00 00 00 00 00 
     710:  00:1B35  00 00             >             dw      mem
     710:  00:1B37  00 00             >             dw      sp
     710:  00:1B39                    > 
     710:  00:1B39  (00:00AD)         > .@veccount := .@veccount+1
     710:  00:1B39                    > 
     711:  00:1B39                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xbe,bc,0x0000,de,0x0000,hl,0x0000,ix,0xffff,iy,0xffff,sp,0x0000
     711:  00:1B39                    > 
     711:  00:1B39                    >             if      postccf
     711:  00:1B39                    ~ 
     711:  00:1B39                    ~             if      ( .@veccount % 3 ) == 0
     711:  00:1B39                    ~             inst    op1,op2,op3,op4,tail
     711:  00:1B39                    ~ .@areg      :=      0
     711:  00:1B39                    ~             else
     711:  00:1B39                    ~             db      op1,op2,op3,op4,0
     711:  00:1B39                    ~ .@areg      :=      .@areg | a
     711:  00:1B39                    ~             endif
     711:  00:1B39                    ~ 
     711:  00:1B39                    ~             else
     711:  00:1B39  00 00 00 00       >             db      op1,op2,op3,op4
     711:  00:1B3D                    >             endif
     711:  00:1B3D                    > 
     711:  00:1B3D  BE                >             db      f
     711:  00:1B3E                    > 
     711:  00:1B3E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     711:  00:1B3E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     711:  00:1B3E                    ~             else
     711:  00:1B3E  00                >             db      a
     711:  00:1B3F                    >             endif
     711:  00:1B3F                    > 
     711:  00:1B3F                    >             dw      bc,de,hl,ix,iy
     711:  00:1B3F  00 00 00 00 00 00 FF FF FF FF 
     711:  00:1B49  00 00             >             dw      mem
     711:  00:1B4B  00 00             >             dw      sp
     711:  00:1B4D                    > 
     711:  00:1B4D  (00:00AE)         > .@veccount := .@veccount+1
     711:  00:1B4D                    > 
     712:  00:1B4D                                  crcs    allflags,0x72eec05f,all,0xe5a34ced,docflags,0x48355f66,doc,0x0b3690d0,ccf,0xb575fded,mptr,0x061a489c
     712:  00:1B4D                    >             if      postccf
     712:  00:1B4D                    ~             ddbe    ccf
     712:  00:1B4D                    ~             elseif  memptr
     712:  00:1B4D                    ~             ddbe    mptr
     712:  00:1B4D                    ~             else
     712:  00:1B4D                    >             if      maskflags
     712:  00:1B4D                    >             if      onlyflags
     712:  00:1B4D                    ~             ddbe    docflags
     712:  00:1B4D                    ~             else
     712:  00:1B4D                    >             ddbe    doc
     712:  00:1B4D  0B                >             db      (n>>24)&0xff
     712:  00:1B4E  36                >             db      (n>>16)&0xff
     712:  00:1B4F  90                >             db      (n>>8)&0xff
     712:  00:1B50  D0                >             db      n&0xff
     712:  00:1B51                    >             endif
     712:  00:1B51                    >             else
     712:  00:1B51                    ~             if      onlyflags
     712:  00:1B51                    ~             ddbe    allflags
     712:  00:1B51                    ~             else
     712:  00:1B51                    ~             ddbe    all
     712:  00:1B51                    ~             endif
     712:  00:1B51                    ~             endif
     712:  00:1B51                    >             endif
     713:  00:1B51                                  name    "INC X"
     713:  00:1B51  49 4E 43 20 58 00 >             dz      n
     714:  00:1B57                      
     715:  00:1B57                      .dec_x      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     715:  00:1B57                    >             if      maskflags
     715:  00:1B57                    >             db8     s,z,f5,hc,f3,pv,n,c
     715:  00:1B57  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     715:  00:1B58                    >             else
     715:  00:1B58                    ~             db      0xff
     715:  00:1B58                    ~             endif
     716:  00:1B58                                  vec     0xdd,0x25,stop,0x00,mem,0x1234,a,0xa0,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0x0000,iy,0x0000,sp,0xc000
     716:  00:1B58                    > 
     716:  00:1B58                    >             if      postccf
     716:  00:1B58                    ~ 
     716:  00:1B58                    ~             if      ( .@veccount % 3 ) == 0
     716:  00:1B58                    ~             inst    op1,op2,op3,op4,tail
     716:  00:1B58                    ~ .@areg      :=      0
     716:  00:1B58                    ~             else
     716:  00:1B58                    ~             db      op1,op2,op3,op4,0
     716:  00:1B58                    ~ .@areg      :=      .@areg | a
     716:  00:1B58                    ~             endif
     716:  00:1B58                    ~ 
     716:  00:1B58                    ~             else
     716:  00:1B58  DD 25 00 00       >             db      op1,op2,op3,op4
     716:  00:1B5C                    >             endif
     716:  00:1B5C                    > 
     716:  00:1B5C  FF                >             db      f
     716:  00:1B5D                    > 
     716:  00:1B5D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     716:  00:1B5D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     716:  00:1B5D                    ~             else
     716:  00:1B5D  A0                >             db      a
     716:  00:1B5E                    >             endif
     716:  00:1B5E                    > 
     716:  00:1B5E                    >             dw      bc,de,hl,ix,iy
     716:  00:1B5E  CC BB EE DD 11 44 00 00 00 00 
     716:  00:1B68  34 12             >             dw      mem
     716:  00:1B6A  00 C0             >             dw      sp
     716:  00:1B6C                    > 
     716:  00:1B6C  (00:00AF)         > .@veccount := .@veccount+1
     716:  00:1B6C                    > 
     717:  00:1B6C                                  vec     0x20,0x08,0x00,0x00,mem,0x0000,a,0x00,f,0x41,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     717:  00:1B6C                    > 
     717:  00:1B6C                    >             if      postccf
     717:  00:1B6C                    ~ 
     717:  00:1B6C                    ~             if      ( .@veccount % 3 ) == 0
     717:  00:1B6C                    ~             inst    op1,op2,op3,op4,tail
     717:  00:1B6C                    ~ .@areg      :=      0
     717:  00:1B6C                    ~             else
     717:  00:1B6C                    ~             db      op1,op2,op3,op4,0
     717:  00:1B6C                    ~ .@areg      :=      .@areg | a
     717:  00:1B6C                    ~             endif
     717:  00:1B6C                    ~ 
     717:  00:1B6C                    ~             else
     717:  00:1B6C  20 08 00 00       >             db      op1,op2,op3,op4
     717:  00:1B70                    >             endif
     717:  00:1B70                    > 
     717:  00:1B70  41                >             db      f
     717:  00:1B71                    > 
     717:  00:1B71                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     717:  00:1B71                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     717:  00:1B71                    ~             else
     717:  00:1B71  00                >             db      a
     717:  00:1B72                    >             endif
     717:  00:1B72                    > 
     717:  00:1B72                    >             dw      bc,de,hl,ix,iy
     717:  00:1B72  00 00 00 00 00 00 00 00 00 00 
     717:  00:1B7C  00 00             >             dw      mem
     717:  00:1B7E  00 00             >             dw      sp
     717:  00:1B80                    > 
     717:  00:1B80  (00:00B0)         > .@veccount := .@veccount+1
     717:  00:1B80                    > 
     718:  00:1B80                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xbe,bc,0x0000,de,0x0000,hl,0x0000,ix,0xffff,iy,0xffff,sp,0x0000
     718:  00:1B80                    > 
     718:  00:1B80                    >             if      postccf
     718:  00:1B80                    ~ 
     718:  00:1B80                    ~             if      ( .@veccount % 3 ) == 0
     718:  00:1B80                    ~             inst    op1,op2,op3,op4,tail
     718:  00:1B80                    ~ .@areg      :=      0
     718:  00:1B80                    ~             else
     718:  00:1B80                    ~             db      op1,op2,op3,op4,0
     718:  00:1B80                    ~ .@areg      :=      .@areg | a
     718:  00:1B80                    ~             endif
     718:  00:1B80                    ~ 
     718:  00:1B80                    ~             else
     718:  00:1B80  00 00 00 00       >             db      op1,op2,op3,op4
     718:  00:1B84                    >             endif
     718:  00:1B84                    > 
     718:  00:1B84  BE                >             db      f
     718:  00:1B85                    > 
     718:  00:1B85                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     718:  00:1B85                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     718:  00:1B85                    ~             else
     718:  00:1B85  00                >             db      a
     718:  00:1B86                    >             endif
     718:  00:1B86                    > 
     718:  00:1B86                    >             dw      bc,de,hl,ix,iy
     718:  00:1B86  00 00 00 00 00 00 FF FF FF FF 
     718:  00:1B90  00 00             >             dw      mem
     718:  00:1B92  00 00             >             dw      sp
     718:  00:1B94                    > 
     718:  00:1B94  (00:00B1)         > .@veccount := .@veccount+1
     718:  00:1B94                    > 
     719:  00:1B94                                  crcs    allflags,0x307ea05a,all,0x331c7bf9,docflags,0x4f85fe9a,doc,0x79ca0f3e,ccf,0xc272dc96,mptr,0x061a489c
     719:  00:1B94                    >             if      postccf
     719:  00:1B94                    ~             ddbe    ccf
     719:  00:1B94                    ~             elseif  memptr
     719:  00:1B94                    ~             ddbe    mptr
     719:  00:1B94                    ~             else
     719:  00:1B94                    >             if      maskflags
     719:  00:1B94                    >             if      onlyflags
     719:  00:1B94                    ~             ddbe    docflags
     719:  00:1B94                    ~             else
     719:  00:1B94                    >             ddbe    doc
     719:  00:1B94  79                >             db      (n>>24)&0xff
     719:  00:1B95  CA                >             db      (n>>16)&0xff
     719:  00:1B96  0F                >             db      (n>>8)&0xff
     719:  00:1B97  3E                >             db      n&0xff
     719:  00:1B98                    >             endif
     719:  00:1B98                    >             else
     719:  00:1B98                    ~             if      onlyflags
     719:  00:1B98                    ~             ddbe    allflags
     719:  00:1B98                    ~             else
     719:  00:1B98                    ~             ddbe    all
     719:  00:1B98                    ~             endif
     719:  00:1B98                    ~             endif
     719:  00:1B98                    >             endif
     720:  00:1B98                                  name    "DEC X"
     720:  00:1B98  44 45 43 20 58 00 >             dz      n
     721:  00:1B9E                      
     722:  00:1B9E                      .inc_xyd    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     722:  00:1B9E                    >             if      maskflags
     722:  00:1B9E                    >             db8     s,z,f5,hc,f3,pv,n,c
     722:  00:1B9E  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     722:  00:1B9F                    >             else
     722:  00:1B9F                    ~             db      0xff
     722:  00:1B9F                    ~             endif
     723:  00:1B9F                                  vec     0xdd,0x34,0x00,stop,mem,0xffff,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     723:  00:1B9F                    > 
     723:  00:1B9F                    >             if      postccf
     723:  00:1B9F                    ~ 
     723:  00:1B9F                    ~             if      ( .@veccount % 3 ) == 0
     723:  00:1B9F                    ~             inst    op1,op2,op3,op4,tail
     723:  00:1B9F                    ~ .@areg      :=      0
     723:  00:1B9F                    ~             else
     723:  00:1B9F                    ~             db      op1,op2,op3,op4,0
     723:  00:1B9F                    ~ .@areg      :=      .@areg | a
     723:  00:1B9F                    ~             endif
     723:  00:1B9F                    ~ 
     723:  00:1B9F                    ~             else
     723:  00:1B9F  DD 34 00 00       >             db      op1,op2,op3,op4
     723:  00:1BA3                    >             endif
     723:  00:1BA3                    > 
     723:  00:1BA3  FF                >             db      f
     723:  00:1BA4                    > 
     723:  00:1BA4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     723:  00:1BA4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     723:  00:1BA4                    ~             else
     723:  00:1BA4  AA                >             db      a
     723:  00:1BA5                    >             endif
     723:  00:1BA5                    > 
     723:  00:1BA5                    >             dw      bc,de,hl,ix,iy
     723:  00:1BA5  CC BB EE DD 11 44 0C 09 0C 09 
     723:  00:1BAF  FF FF             >             dw      mem
     723:  00:1BB1  00 C0             >             dw      sp
     723:  00:1BB3                    > 
     723:  00:1BB3  (00:00B2)         > .@veccount := .@veccount+1
     723:  00:1BB3                    > 
     724:  00:1BB3                                  vec     0x20,0x00,0x00,0x00,mem,0x0001,a,0x00,f,0x41,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     724:  00:1BB3                    > 
     724:  00:1BB3                    >             if      postccf
     724:  00:1BB3                    ~ 
     724:  00:1BB3                    ~             if      ( .@veccount % 3 ) == 0
     724:  00:1BB3                    ~             inst    op1,op2,op3,op4,tail
     724:  00:1BB3                    ~ .@areg      :=      0
     724:  00:1BB3                    ~             else
     724:  00:1BB3                    ~             db      op1,op2,op3,op4,0
     724:  00:1BB3                    ~ .@areg      :=      .@areg | a
     724:  00:1BB3                    ~             endif
     724:  00:1BB3                    ~ 
     724:  00:1BB3                    ~             else
     724:  00:1BB3  20 00 00 00       >             db      op1,op2,op3,op4
     724:  00:1BB7                    >             endif
     724:  00:1BB7                    > 
     724:  00:1BB7  41                >             db      f
     724:  00:1BB8                    > 
     724:  00:1BB8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     724:  00:1BB8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     724:  00:1BB8                    ~             else
     724:  00:1BB8  00                >             db      a
     724:  00:1BB9                    >             endif
     724:  00:1BB9                    > 
     724:  00:1BB9                    >             dw      bc,de,hl,ix,iy
     724:  00:1BB9  00 00 00 00 00 00 00 00 00 00 
     724:  00:1BC3  01 00             >             dw      mem
     724:  00:1BC5  00 00             >             dw      sp
     724:  00:1BC7                    > 
     724:  00:1BC7  (00:00B3)         > .@veccount := .@veccount+1
     724:  00:1BC7                    > 
     725:  00:1BC7                                  vec     0x00,0x00,0x01,0x00,mem,0x00fe,a,0x00,f,0xbe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     725:  00:1BC7                    > 
     725:  00:1BC7                    >             if      postccf
     725:  00:1BC7                    ~ 
     725:  00:1BC7                    ~             if      ( .@veccount % 3 ) == 0
     725:  00:1BC7                    ~             inst    op1,op2,op3,op4,tail
     725:  00:1BC7                    ~ .@areg      :=      0
     725:  00:1BC7                    ~             else
     725:  00:1BC7                    ~             db      op1,op2,op3,op4,0
     725:  00:1BC7                    ~ .@areg      :=      .@areg | a
     725:  00:1BC7                    ~             endif
     725:  00:1BC7                    ~ 
     725:  00:1BC7                    ~             else
     725:  00:1BC7  00 00 01 00       >             db      op1,op2,op3,op4
     725:  00:1BCB                    >             endif
     725:  00:1BCB                    > 
     725:  00:1BCB  BE                >             db      f
     725:  00:1BCC                    > 
     725:  00:1BCC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     725:  00:1BCC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     725:  00:1BCC                    ~             else
     725:  00:1BCC  00                >             db      a
     725:  00:1BCD                    >             endif
     725:  00:1BCD                    > 
     725:  00:1BCD                    >             dw      bc,de,hl,ix,iy
     725:  00:1BCD  00 00 00 00 00 00 01 00 01 00 
     725:  00:1BD7  FE 00             >             dw      mem
     725:  00:1BD9  00 00             >             dw      sp
     725:  00:1BDB                    > 
     725:  00:1BDB  (00:00B4)         > .@veccount := .@veccount+1
     725:  00:1BDB                    > 
     726:  00:1BDB                                  crcs    allflags,0xdca01a72,all,0x04323153,docflags,0xfd517beb,doc,0x5e36d887,ccf,0xaf1b424a,mptr,0xbae92d6d
     726:  00:1BDB                    >             if      postccf
     726:  00:1BDB                    ~             ddbe    ccf
     726:  00:1BDB                    ~             elseif  memptr
     726:  00:1BDB                    ~             ddbe    mptr
     726:  00:1BDB                    ~             else
     726:  00:1BDB                    >             if      maskflags
     726:  00:1BDB                    >             if      onlyflags
     726:  00:1BDB                    ~             ddbe    docflags
     726:  00:1BDB                    ~             else
     726:  00:1BDB                    >             ddbe    doc
     726:  00:1BDB  5E                >             db      (n>>24)&0xff
     726:  00:1BDC  36                >             db      (n>>16)&0xff
     726:  00:1BDD  D8                >             db      (n>>8)&0xff
     726:  00:1BDE  87                >             db      n&0xff
     726:  00:1BDF                    >             endif
     726:  00:1BDF                    >             else
     726:  00:1BDF                    ~             if      onlyflags
     726:  00:1BDF                    ~             ddbe    allflags
     726:  00:1BDF                    ~             else
     726:  00:1BDF                    ~             ddbe    all
     726:  00:1BDF                    ~             endif
     726:  00:1BDF                    ~             endif
     726:  00:1BDF                    >             endif
     727:  00:1BDF                                  name    "INC (XY)"
     727:  00:1BDF                    >             dz      n
     727:  00:1BDF  49 4E 43 20 28 58 59 29 00 
     728:  00:1BE8                      
     729:  00:1BE8                      .dec_xyd    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     729:  00:1BE8                    >             if      maskflags
     729:  00:1BE8                    >             db8     s,z,f5,hc,f3,pv,n,c
     729:  00:1BE8  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     729:  00:1BE9                    >             else
     729:  00:1BE9                    ~             db      0xff
     729:  00:1BE9                    ~             endif
     730:  00:1BE9                                  vec     0xdd,0x35,0x00,stop,mem,0x0000,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     730:  00:1BE9                    > 
     730:  00:1BE9                    >             if      postccf
     730:  00:1BE9                    ~ 
     730:  00:1BE9                    ~             if      ( .@veccount % 3 ) == 0
     730:  00:1BE9                    ~             inst    op1,op2,op3,op4,tail
     730:  00:1BE9                    ~ .@areg      :=      0
     730:  00:1BE9                    ~             else
     730:  00:1BE9                    ~             db      op1,op2,op3,op4,0
     730:  00:1BE9                    ~ .@areg      :=      .@areg | a
     730:  00:1BE9                    ~             endif
     730:  00:1BE9                    ~ 
     730:  00:1BE9                    ~             else
     730:  00:1BE9  DD 35 00 00       >             db      op1,op2,op3,op4
     730:  00:1BED                    >             endif
     730:  00:1BED                    > 
     730:  00:1BED  FF                >             db      f
     730:  00:1BEE                    > 
     730:  00:1BEE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     730:  00:1BEE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     730:  00:1BEE                    ~             else
     730:  00:1BEE  AA                >             db      a
     730:  00:1BEF                    >             endif
     730:  00:1BEF                    > 
     730:  00:1BEF                    >             dw      bc,de,hl,ix,iy
     730:  00:1BEF  CC BB EE DD 11 44 0C 09 0C 09 
     730:  00:1BF9  00 00             >             dw      mem
     730:  00:1BFB  00 C0             >             dw      sp
     730:  00:1BFD                    > 
     730:  00:1BFD  (00:00B5)         > .@veccount := .@veccount+1
     730:  00:1BFD                    > 
     731:  00:1BFD                                  vec     0x20,0x00,0x00,0x00,mem,0x0001,a,0x00,f,0x41,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     731:  00:1BFD                    > 
     731:  00:1BFD                    >             if      postccf
     731:  00:1BFD                    ~ 
     731:  00:1BFD                    ~             if      ( .@veccount % 3 ) == 0
     731:  00:1BFD                    ~             inst    op1,op2,op3,op4,tail
     731:  00:1BFD                    ~ .@areg      :=      0
     731:  00:1BFD                    ~             else
     731:  00:1BFD                    ~             db      op1,op2,op3,op4,0
     731:  00:1BFD                    ~ .@areg      :=      .@areg | a
     731:  00:1BFD                    ~             endif
     731:  00:1BFD                    ~ 
     731:  00:1BFD                    ~             else
     731:  00:1BFD  20 00 00 00       >             db      op1,op2,op3,op4
     731:  00:1C01                    >             endif
     731:  00:1C01                    > 
     731:  00:1C01  41                >             db      f
     731:  00:1C02                    > 
     731:  00:1C02                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     731:  00:1C02                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     731:  00:1C02                    ~             else
     731:  00:1C02  00                >             db      a
     731:  00:1C03                    >             endif
     731:  00:1C03                    > 
     731:  00:1C03                    >             dw      bc,de,hl,ix,iy
     731:  00:1C03  00 00 00 00 00 00 00 00 00 00 
     731:  00:1C0D  01 00             >             dw      mem
     731:  00:1C0F  00 00             >             dw      sp
     731:  00:1C11                    > 
     731:  00:1C11  (00:00B6)         > .@veccount := .@veccount+1
     731:  00:1C11                    > 
     732:  00:1C11                                  vec     0x00,0x00,0x01,0x00,mem,0x00fe,a,0x00,f,0xbe,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     732:  00:1C11                    > 
     732:  00:1C11                    >             if      postccf
     732:  00:1C11                    ~ 
     732:  00:1C11                    ~             if      ( .@veccount % 3 ) == 0
     732:  00:1C11                    ~             inst    op1,op2,op3,op4,tail
     732:  00:1C11                    ~ .@areg      :=      0
     732:  00:1C11                    ~             else
     732:  00:1C11                    ~             db      op1,op2,op3,op4,0
     732:  00:1C11                    ~ .@areg      :=      .@areg | a
     732:  00:1C11                    ~             endif
     732:  00:1C11                    ~ 
     732:  00:1C11                    ~             else
     732:  00:1C11  00 00 01 00       >             db      op1,op2,op3,op4
     732:  00:1C15                    >             endif
     732:  00:1C15                    > 
     732:  00:1C15  BE                >             db      f
     732:  00:1C16                    > 
     732:  00:1C16                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     732:  00:1C16                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     732:  00:1C16                    ~             else
     732:  00:1C16  00                >             db      a
     732:  00:1C17                    >             endif
     732:  00:1C17                    > 
     732:  00:1C17                    >             dw      bc,de,hl,ix,iy
     732:  00:1C17  00 00 00 00 00 00 01 00 01 00 
     732:  00:1C21  FE 00             >             dw      mem
     732:  00:1C23  00 00             >             dw      sp
     732:  00:1C25                    > 
     732:  00:1C25  (00:00B7)         > .@veccount := .@veccount+1
     732:  00:1C25                    > 
     733:  00:1C25                                  crcs    allflags,0xf0c6ba74,all,0xe317913c,docflags,0x95a51d52,doc,0xc707eef8,ccf,0xaffdbb9c,mptr,0xbae92d6d
     733:  00:1C25                    >             if      postccf
     733:  00:1C25                    ~             ddbe    ccf
     733:  00:1C25                    ~             elseif  memptr
     733:  00:1C25                    ~             ddbe    mptr
     733:  00:1C25                    ~             else
     733:  00:1C25                    >             if      maskflags
     733:  00:1C25                    >             if      onlyflags
     733:  00:1C25                    ~             ddbe    docflags
     733:  00:1C25                    ~             else
     733:  00:1C25                    >             ddbe    doc
     733:  00:1C25  C7                >             db      (n>>24)&0xff
     733:  00:1C26  07                >             db      (n>>16)&0xff
     733:  00:1C27  EE                >             db      (n>>8)&0xff
     733:  00:1C28  F8                >             db      n&0xff
     733:  00:1C29                    >             endif
     733:  00:1C29                    >             else
     733:  00:1C29                    ~             if      onlyflags
     733:  00:1C29                    ~             ddbe    allflags
     733:  00:1C29                    ~             else
     733:  00:1C29                    ~             ddbe    all
     733:  00:1C29                    ~             endif
     733:  00:1C29                    ~             endif
     733:  00:1C29                    >             endif
     734:  00:1C29                                  name    "DEC (XY)"
     734:  00:1C29                    >             dz      n
     734:  00:1C29  44 45 43 20 28 58 59 29 00 
     735:  00:1C32                                  
     736:  00:1C32                                  ; 16 bit inc/dec.
     737:  00:1C32                                  
     738:  00:1C32                      .inc_rr     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     738:  00:1C32                    >             if      maskflags
     738:  00:1C32                    >             db8     s,z,f5,hc,f3,pv,n,c
     738:  00:1C32  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     738:  00:1C33                    >             else
     738:  00:1C33                    ~             db      0xff
     738:  00:1C33                    ~             endif
     739:  00:1C33                                  vec     0x03,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xffff,de,0xffff,hl,0xffff,ix,0xdd88,iy,0xfd77,sp,0xffff
     739:  00:1C33                    > 
     739:  00:1C33                    >             if      postccf
     739:  00:1C33                    ~ 
     739:  00:1C33                    ~             if      ( .@veccount % 3 ) == 0
     739:  00:1C33                    ~             inst    op1,op2,op3,op4,tail
     739:  00:1C33                    ~ .@areg      :=      0
     739:  00:1C33                    ~             else
     739:  00:1C33                    ~             db      op1,op2,op3,op4,0
     739:  00:1C33                    ~ .@areg      :=      .@areg | a
     739:  00:1C33                    ~             endif
     739:  00:1C33                    ~ 
     739:  00:1C33                    ~             else
     739:  00:1C33  03 00 00 00       >             db      op1,op2,op3,op4
     739:  00:1C37                    >             endif
     739:  00:1C37                    > 
     739:  00:1C37  FF                >             db      f
     739:  00:1C38                    > 
     739:  00:1C38                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     739:  00:1C38                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     739:  00:1C38                    ~             else
     739:  00:1C38  AA                >             db      a
     739:  00:1C39                    >             endif
     739:  00:1C39                    > 
     739:  00:1C39                    >             dw      bc,de,hl,ix,iy
     739:  00:1C39  FF FF FF FF FF FF 88 DD 77 FD 
     739:  00:1C43  34 12             >             dw      mem
     739:  00:1C45  FF FF             >             dw      sp
     739:  00:1C47                    > 
     739:  00:1C47  (00:00B8)         > .@veccount := .@veccount+1
     739:  00:1C47                    > 
     740:  00:1C47                                  vec     0x30,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0001,de,0x0001,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0001
     740:  00:1C47                    > 
     740:  00:1C47                    >             if      postccf
     740:  00:1C47                    ~ 
     740:  00:1C47                    ~             if      ( .@veccount % 3 ) == 0
     740:  00:1C47                    ~             inst    op1,op2,op3,op4,tail
     740:  00:1C47                    ~ .@areg      :=      0
     740:  00:1C47                    ~             else
     740:  00:1C47                    ~             db      op1,op2,op3,op4,0
     740:  00:1C47                    ~ .@areg      :=      .@areg | a
     740:  00:1C47                    ~             endif
     740:  00:1C47                    ~ 
     740:  00:1C47                    ~             else
     740:  00:1C47  30 00 00 00       >             db      op1,op2,op3,op4
     740:  00:1C4B                    >             endif
     740:  00:1C4B                    > 
     740:  00:1C4B  00                >             db      f
     740:  00:1C4C                    > 
     740:  00:1C4C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     740:  00:1C4C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     740:  00:1C4C                    ~             else
     740:  00:1C4C  00                >             db      a
     740:  00:1C4D                    >             endif
     740:  00:1C4D                    > 
     740:  00:1C4D                    >             dw      bc,de,hl,ix,iy
     740:  00:1C4D  01 00 01 00 01 00 00 00 00 00 
     740:  00:1C57  00 00             >             dw      mem
     740:  00:1C59  01 00             >             dw      sp
     740:  00:1C5B                    > 
     740:  00:1C5B  (00:00B9)         > .@veccount := .@veccount+1
     740:  00:1C5B                    > 
     741:  00:1C5B                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0xfffe,de,0xfffe,hl,0xfffe,ix,0x0000,iy,0x0000,sp,0xfffe
     741:  00:1C5B                    > 
     741:  00:1C5B                    >             if      postccf
     741:  00:1C5B                    ~ 
     741:  00:1C5B                    ~             if      ( .@veccount % 3 ) == 0
     741:  00:1C5B                    ~             inst    op1,op2,op3,op4,tail
     741:  00:1C5B                    ~ .@areg      :=      0
     741:  00:1C5B                    ~             else
     741:  00:1C5B                    ~             db      op1,op2,op3,op4,0
     741:  00:1C5B                    ~ .@areg      :=      .@areg | a
     741:  00:1C5B                    ~             endif
     741:  00:1C5B                    ~ 
     741:  00:1C5B                    ~             else
     741:  00:1C5B  00 00 00 00       >             db      op1,op2,op3,op4
     741:  00:1C5F                    >             endif
     741:  00:1C5F                    > 
     741:  00:1C5F  FF                >             db      f
     741:  00:1C60                    > 
     741:  00:1C60                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     741:  00:1C60                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     741:  00:1C60                    ~             else
     741:  00:1C60  00                >             db      a
     741:  00:1C61                    >             endif
     741:  00:1C61                    > 
     741:  00:1C61                    >             dw      bc,de,hl,ix,iy
     741:  00:1C61  FE FF FE FF FE FF 00 00 00 00 
     741:  00:1C6B  00 00             >             dw      mem
     741:  00:1C6D  FE FF             >             dw      sp
     741:  00:1C6F                    > 
     741:  00:1C6F  (00:00BA)         > .@veccount := .@veccount+1
     741:  00:1C6F                    > 
     742:  00:1C6F                                  crcs    allflags,0x12137ffe,all,0x8cd11626,docflags,0x12137ffe,doc,0x8cd11626,ccf,0x0cedc91d,mptr,0x48cdbd6b
     742:  00:1C6F                    >             if      postccf
     742:  00:1C6F                    ~             ddbe    ccf
     742:  00:1C6F                    ~             elseif  memptr
     742:  00:1C6F                    ~             ddbe    mptr
     742:  00:1C6F                    ~             else
     742:  00:1C6F                    >             if      maskflags
     742:  00:1C6F                    >             if      onlyflags
     742:  00:1C6F                    ~             ddbe    docflags
     742:  00:1C6F                    ~             else
     742:  00:1C6F                    >             ddbe    doc
     742:  00:1C6F  8C                >             db      (n>>24)&0xff
     742:  00:1C70  D1                >             db      (n>>16)&0xff
     742:  00:1C71  16                >             db      (n>>8)&0xff
     742:  00:1C72  26                >             db      n&0xff
     742:  00:1C73                    >             endif
     742:  00:1C73                    >             else
     742:  00:1C73                    ~             if      onlyflags
     742:  00:1C73                    ~             ddbe    allflags
     742:  00:1C73                    ~             else
     742:  00:1C73                    ~             ddbe    all
     742:  00:1C73                    ~             endif
     742:  00:1C73                    ~             endif
     742:  00:1C73                    >             endif
     743:  00:1C73                                  name    "INC RR"
     743:  00:1C73                    >             dz      n
     743:  00:1C73  49 4E 43 20 52 52 00 
     744:  00:1C7A                      
     745:  00:1C7A                      .dec_rr     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     745:  00:1C7A                    >             if      maskflags
     745:  00:1C7A                    >             db8     s,z,f5,hc,f3,pv,n,c
     745:  00:1C7A  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     745:  00:1C7B                    >             else
     745:  00:1C7B                    ~             db      0xff
     745:  00:1C7B                    ~             endif
     746:  00:1C7B                                  vec     0x0b,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0xdd88,iy,0xfd77,sp,0x0000
     746:  00:1C7B                    > 
     746:  00:1C7B                    >             if      postccf
     746:  00:1C7B                    ~ 
     746:  00:1C7B                    ~             if      ( .@veccount % 3 ) == 0
     746:  00:1C7B                    ~             inst    op1,op2,op3,op4,tail
     746:  00:1C7B                    ~ .@areg      :=      0
     746:  00:1C7B                    ~             else
     746:  00:1C7B                    ~             db      op1,op2,op3,op4,0
     746:  00:1C7B                    ~ .@areg      :=      .@areg | a
     746:  00:1C7B                    ~             endif
     746:  00:1C7B                    ~ 
     746:  00:1C7B                    ~             else
     746:  00:1C7B  0B 00 00 00       >             db      op1,op2,op3,op4
     746:  00:1C7F                    >             endif
     746:  00:1C7F                    > 
     746:  00:1C7F  FF                >             db      f
     746:  00:1C80                    > 
     746:  00:1C80                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     746:  00:1C80                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     746:  00:1C80                    ~             else
     746:  00:1C80  AA                >             db      a
     746:  00:1C81                    >             endif
     746:  00:1C81                    > 
     746:  00:1C81                    >             dw      bc,de,hl,ix,iy
     746:  00:1C81  00 00 00 00 00 00 88 DD 77 FD 
     746:  00:1C8B  34 12             >             dw      mem
     746:  00:1C8D  00 00             >             dw      sp
     746:  00:1C8F                    > 
     746:  00:1C8F  (00:00BB)         > .@veccount := .@veccount+1
     746:  00:1C8F                    > 
     747:  00:1C8F                                  vec     0x30,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0001,de,0x0001,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0001
     747:  00:1C8F                    > 
     747:  00:1C8F                    >             if      postccf
     747:  00:1C8F                    ~ 
     747:  00:1C8F                    ~             if      ( .@veccount % 3 ) == 0
     747:  00:1C8F                    ~             inst    op1,op2,op3,op4,tail
     747:  00:1C8F                    ~ .@areg      :=      0
     747:  00:1C8F                    ~             else
     747:  00:1C8F                    ~             db      op1,op2,op3,op4,0
     747:  00:1C8F                    ~ .@areg      :=      .@areg | a
     747:  00:1C8F                    ~             endif
     747:  00:1C8F                    ~ 
     747:  00:1C8F                    ~             else
     747:  00:1C8F  30 00 00 00       >             db      op1,op2,op3,op4
     747:  00:1C93                    >             endif
     747:  00:1C93                    > 
     747:  00:1C93  00                >             db      f
     747:  00:1C94                    > 
     747:  00:1C94                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     747:  00:1C94                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     747:  00:1C94                    ~             else
     747:  00:1C94  00                >             db      a
     747:  00:1C95                    >             endif
     747:  00:1C95                    > 
     747:  00:1C95                    >             dw      bc,de,hl,ix,iy
     747:  00:1C95  01 00 01 00 01 00 00 00 00 00 
     747:  00:1C9F  00 00             >             dw      mem
     747:  00:1CA1  01 00             >             dw      sp
     747:  00:1CA3                    > 
     747:  00:1CA3  (00:00BC)         > .@veccount := .@veccount+1
     747:  00:1CA3                    > 
     748:  00:1CA3                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0xfffe,de,0xfffe,hl,0xfffe,ix,0x0000,iy,0x0000,sp,0xfffe
     748:  00:1CA3                    > 
     748:  00:1CA3                    >             if      postccf
     748:  00:1CA3                    ~ 
     748:  00:1CA3                    ~             if      ( .@veccount % 3 ) == 0
     748:  00:1CA3                    ~             inst    op1,op2,op3,op4,tail
     748:  00:1CA3                    ~ .@areg      :=      0
     748:  00:1CA3                    ~             else
     748:  00:1CA3                    ~             db      op1,op2,op3,op4,0
     748:  00:1CA3                    ~ .@areg      :=      .@areg | a
     748:  00:1CA3                    ~             endif
     748:  00:1CA3                    ~ 
     748:  00:1CA3                    ~             else
     748:  00:1CA3  00 00 00 00       >             db      op1,op2,op3,op4
     748:  00:1CA7                    >             endif
     748:  00:1CA7                    > 
     748:  00:1CA7  FF                >             db      f
     748:  00:1CA8                    > 
     748:  00:1CA8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     748:  00:1CA8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     748:  00:1CA8                    ~             else
     748:  00:1CA8  00                >             db      a
     748:  00:1CA9                    >             endif
     748:  00:1CA9                    > 
     748:  00:1CA9                    >             dw      bc,de,hl,ix,iy
     748:  00:1CA9  FE FF FE FF FE FF 00 00 00 00 
     748:  00:1CB3  00 00             >             dw      mem
     748:  00:1CB5  FE FF             >             dw      sp
     748:  00:1CB7                    > 
     748:  00:1CB7  (00:00BD)         > .@veccount := .@veccount+1
     748:  00:1CB7                    > 
     749:  00:1CB7                                  crcs    allflags,0x12137ffe,all,0x343b2da0,docflags,0x12137ffe,doc,0x343b2da0,ccf,0x0cedc91d,mptr,0x48cdbd6b
     749:  00:1CB7                    >             if      postccf
     749:  00:1CB7                    ~             ddbe    ccf
     749:  00:1CB7                    ~             elseif  memptr
     749:  00:1CB7                    ~             ddbe    mptr
     749:  00:1CB7                    ~             else
     749:  00:1CB7                    >             if      maskflags
     749:  00:1CB7                    >             if      onlyflags
     749:  00:1CB7                    ~             ddbe    docflags
     749:  00:1CB7                    ~             else
     749:  00:1CB7                    >             ddbe    doc
     749:  00:1CB7  34                >             db      (n>>24)&0xff
     749:  00:1CB8  3B                >             db      (n>>16)&0xff
     749:  00:1CB9  2D                >             db      (n>>8)&0xff
     749:  00:1CBA  A0                >             db      n&0xff
     749:  00:1CBB                    >             endif
     749:  00:1CBB                    >             else
     749:  00:1CBB                    ~             if      onlyflags
     749:  00:1CBB                    ~             ddbe    allflags
     749:  00:1CBB                    ~             else
     749:  00:1CBB                    ~             ddbe    all
     749:  00:1CBB                    ~             endif
     749:  00:1CBB                    ~             endif
     749:  00:1CBB                    >             endif
     750:  00:1CBB                                  name    "DEC RR"
     750:  00:1CBB                    >             dz      n
     750:  00:1CBB  44 45 43 20 52 52 00 
     751:  00:1CC2                      
     752:  00:1CC2                      .inc_xy     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     752:  00:1CC2                    >             if      maskflags
     752:  00:1CC2                    >             db8     s,z,f5,hc,f3,pv,n,c
     752:  00:1CC2  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     752:  00:1CC3                    >             else
     752:  00:1CC3                    ~             db      0xff
     752:  00:1CC3                    ~             endif
     753:  00:1CC3                                  vec     0xdd,0x23,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xffff,iy,0xffff,sp,0xc000
     753:  00:1CC3                    > 
     753:  00:1CC3                    >             if      postccf
     753:  00:1CC3                    ~ 
     753:  00:1CC3                    ~             if      ( .@veccount % 3 ) == 0
     753:  00:1CC3                    ~             inst    op1,op2,op3,op4,tail
     753:  00:1CC3                    ~ .@areg      :=      0
     753:  00:1CC3                    ~             else
     753:  00:1CC3                    ~             db      op1,op2,op3,op4,0
     753:  00:1CC3                    ~ .@areg      :=      .@areg | a
     753:  00:1CC3                    ~             endif
     753:  00:1CC3                    ~ 
     753:  00:1CC3                    ~             else
     753:  00:1CC3  DD 23 00 00       >             db      op1,op2,op3,op4
     753:  00:1CC7                    >             endif
     753:  00:1CC7                    > 
     753:  00:1CC7  FF                >             db      f
     753:  00:1CC8                    > 
     753:  00:1CC8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     753:  00:1CC8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     753:  00:1CC8                    ~             else
     753:  00:1CC8  AA                >             db      a
     753:  00:1CC9                    >             endif
     753:  00:1CC9                    > 
     753:  00:1CC9                    >             dw      bc,de,hl,ix,iy
     753:  00:1CC9  CC BB EE DD 11 44 FF FF FF FF 
     753:  00:1CD3  34 12             >             dw      mem
     753:  00:1CD5  00 C0             >             dw      sp
     753:  00:1CD7                    > 
     753:  00:1CD7  (00:00BE)         > .@veccount := .@veccount+1
     753:  00:1CD7                    > 
     754:  00:1CD7                                  vec     0x20,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     754:  00:1CD7                    > 
     754:  00:1CD7                    >             if      postccf
     754:  00:1CD7                    ~ 
     754:  00:1CD7                    ~             if      ( .@veccount % 3 ) == 0
     754:  00:1CD7                    ~             inst    op1,op2,op3,op4,tail
     754:  00:1CD7                    ~ .@areg      :=      0
     754:  00:1CD7                    ~             else
     754:  00:1CD7                    ~             db      op1,op2,op3,op4,0
     754:  00:1CD7                    ~ .@areg      :=      .@areg | a
     754:  00:1CD7                    ~             endif
     754:  00:1CD7                    ~ 
     754:  00:1CD7                    ~             else
     754:  00:1CD7  20 00 00 00       >             db      op1,op2,op3,op4
     754:  00:1CDB                    >             endif
     754:  00:1CDB                    > 
     754:  00:1CDB  00                >             db      f
     754:  00:1CDC                    > 
     754:  00:1CDC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     754:  00:1CDC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     754:  00:1CDC                    ~             else
     754:  00:1CDC  00                >             db      a
     754:  00:1CDD                    >             endif
     754:  00:1CDD                    > 
     754:  00:1CDD                    >             dw      bc,de,hl,ix,iy
     754:  00:1CDD  00 00 00 00 00 00 01 00 01 00 
     754:  00:1CE7  00 00             >             dw      mem
     754:  00:1CE9  00 00             >             dw      sp
     754:  00:1CEB                    > 
     754:  00:1CEB  (00:00BF)         > .@veccount := .@veccount+1
     754:  00:1CEB                    > 
     755:  00:1CEB                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0xfffe,iy,0xfffe,sp,0x0000
     755:  00:1CEB                    > 
     755:  00:1CEB                    >             if      postccf
     755:  00:1CEB                    ~ 
     755:  00:1CEB                    ~             if      ( .@veccount % 3 ) == 0
     755:  00:1CEB                    ~             inst    op1,op2,op3,op4,tail
     755:  00:1CEB                    ~ .@areg      :=      0
     755:  00:1CEB                    ~             else
     755:  00:1CEB                    ~             db      op1,op2,op3,op4,0
     755:  00:1CEB                    ~ .@areg      :=      .@areg | a
     755:  00:1CEB                    ~             endif
     755:  00:1CEB                    ~ 
     755:  00:1CEB                    ~             else
     755:  00:1CEB  00 00 00 00       >             db      op1,op2,op3,op4
     755:  00:1CEF                    >             endif
     755:  00:1CEF                    > 
     755:  00:1CEF  FF                >             db      f
     755:  00:1CF0                    > 
     755:  00:1CF0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     755:  00:1CF0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     755:  00:1CF0                    ~             else
     755:  00:1CF0  00                >             db      a
     755:  00:1CF1                    >             endif
     755:  00:1CF1                    > 
     755:  00:1CF1                    >             dw      bc,de,hl,ix,iy
     755:  00:1CF1  00 00 00 00 00 00 FE FF FE FF 
     755:  00:1CFB  00 00             >             dw      mem
     755:  00:1CFD  00 00             >             dw      sp
     755:  00:1CFF                    > 
     755:  00:1CFF  (00:00C0)         > .@veccount := .@veccount+1
     755:  00:1CFF                    > 
     756:  00:1CFF                                  crcs    allflags,0x9adb43df,all,0xe132d93b,docflags,0x9adb43df,doc,0xe132d93b,ccf,0xc6e8494f,mptr,0xe5d6883e
     756:  00:1CFF                    >             if      postccf
     756:  00:1CFF                    ~             ddbe    ccf
     756:  00:1CFF                    ~             elseif  memptr
     756:  00:1CFF                    ~             ddbe    mptr
     756:  00:1CFF                    ~             else
     756:  00:1CFF                    >             if      maskflags
     756:  00:1CFF                    >             if      onlyflags
     756:  00:1CFF                    ~             ddbe    docflags
     756:  00:1CFF                    ~             else
     756:  00:1CFF                    >             ddbe    doc
     756:  00:1CFF  E1                >             db      (n>>24)&0xff
     756:  00:1D00  32                >             db      (n>>16)&0xff
     756:  00:1D01  D9                >             db      (n>>8)&0xff
     756:  00:1D02  3B                >             db      n&0xff
     756:  00:1D03                    >             endif
     756:  00:1D03                    >             else
     756:  00:1D03                    ~             if      onlyflags
     756:  00:1D03                    ~             ddbe    allflags
     756:  00:1D03                    ~             else
     756:  00:1D03                    ~             ddbe    all
     756:  00:1D03                    ~             endif
     756:  00:1D03                    ~             endif
     756:  00:1D03                    >             endif
     757:  00:1D03                                  name    "INC XY"
     757:  00:1D03                    >             dz      n
     757:  00:1D03  49 4E 43 20 58 59 00 
     758:  00:1D0A                      
     759:  00:1D0A                      .dec_xy     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     759:  00:1D0A                    >             if      maskflags
     759:  00:1D0A                    >             db8     s,z,f5,hc,f3,pv,n,c
     759:  00:1D0A  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     759:  00:1D0B                    >             else
     759:  00:1D0B                    ~             db      0xff
     759:  00:1D0B                    ~             endif
     760:  00:1D0B                                  vec     0xdd,0x2b,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0x0000,iy,0x0000,sp,0xc000
     760:  00:1D0B                    > 
     760:  00:1D0B                    >             if      postccf
     760:  00:1D0B                    ~ 
     760:  00:1D0B                    ~             if      ( .@veccount % 3 ) == 0
     760:  00:1D0B                    ~             inst    op1,op2,op3,op4,tail
     760:  00:1D0B                    ~ .@areg      :=      0
     760:  00:1D0B                    ~             else
     760:  00:1D0B                    ~             db      op1,op2,op3,op4,0
     760:  00:1D0B                    ~ .@areg      :=      .@areg | a
     760:  00:1D0B                    ~             endif
     760:  00:1D0B                    ~ 
     760:  00:1D0B                    ~             else
     760:  00:1D0B  DD 2B 00 00       >             db      op1,op2,op3,op4
     760:  00:1D0F                    >             endif
     760:  00:1D0F                    > 
     760:  00:1D0F  FF                >             db      f
     760:  00:1D10                    > 
     760:  00:1D10                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     760:  00:1D10                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     760:  00:1D10                    ~             else
     760:  00:1D10  AA                >             db      a
     760:  00:1D11                    >             endif
     760:  00:1D11                    > 
     760:  00:1D11                    >             dw      bc,de,hl,ix,iy
     760:  00:1D11  CC BB EE DD 11 44 00 00 00 00 
     760:  00:1D1B  34 12             >             dw      mem
     760:  00:1D1D  00 C0             >             dw      sp
     760:  00:1D1F                    > 
     760:  00:1D1F  (00:00C1)         > .@veccount := .@veccount+1
     760:  00:1D1F                    > 
     761:  00:1D1F                                  vec     0x20,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     761:  00:1D1F                    > 
     761:  00:1D1F                    >             if      postccf
     761:  00:1D1F                    ~ 
     761:  00:1D1F                    ~             if      ( .@veccount % 3 ) == 0
     761:  00:1D1F                    ~             inst    op1,op2,op3,op4,tail
     761:  00:1D1F                    ~ .@areg      :=      0
     761:  00:1D1F                    ~             else
     761:  00:1D1F                    ~             db      op1,op2,op3,op4,0
     761:  00:1D1F                    ~ .@areg      :=      .@areg | a
     761:  00:1D1F                    ~             endif
     761:  00:1D1F                    ~ 
     761:  00:1D1F                    ~             else
     761:  00:1D1F  20 00 00 00       >             db      op1,op2,op3,op4
     761:  00:1D23                    >             endif
     761:  00:1D23                    > 
     761:  00:1D23  00                >             db      f
     761:  00:1D24                    > 
     761:  00:1D24                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     761:  00:1D24                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     761:  00:1D24                    ~             else
     761:  00:1D24  00                >             db      a
     761:  00:1D25                    >             endif
     761:  00:1D25                    > 
     761:  00:1D25                    >             dw      bc,de,hl,ix,iy
     761:  00:1D25  00 00 00 00 00 00 01 00 01 00 
     761:  00:1D2F  00 00             >             dw      mem
     761:  00:1D31  00 00             >             dw      sp
     761:  00:1D33                    > 
     761:  00:1D33  (00:00C2)         > .@veccount := .@veccount+1
     761:  00:1D33                    > 
     762:  00:1D33                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0xfffe,iy,0xfffe,sp,0x0000
     762:  00:1D33                    > 
     762:  00:1D33                    >             if      postccf
     762:  00:1D33                    ~ 
     762:  00:1D33                    ~             if      ( .@veccount % 3 ) == 0
     762:  00:1D33                    ~             inst    op1,op2,op3,op4,tail
     762:  00:1D33                    ~ .@areg      :=      0
     762:  00:1D33                    ~             else
     762:  00:1D33                    ~             db      op1,op2,op3,op4,0
     762:  00:1D33                    ~ .@areg      :=      .@areg | a
     762:  00:1D33                    ~             endif
     762:  00:1D33                    ~ 
     762:  00:1D33                    ~             else
     762:  00:1D33  00 00 00 00       >             db      op1,op2,op3,op4
     762:  00:1D37                    >             endif
     762:  00:1D37                    > 
     762:  00:1D37  FF                >             db      f
     762:  00:1D38                    > 
     762:  00:1D38                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     762:  00:1D38                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     762:  00:1D38                    ~             else
     762:  00:1D38  00                >             db      a
     762:  00:1D39                    >             endif
     762:  00:1D39                    > 
     762:  00:1D39                    >             dw      bc,de,hl,ix,iy
     762:  00:1D39  00 00 00 00 00 00 FE FF FE FF 
     762:  00:1D43  00 00             >             dw      mem
     762:  00:1D45  00 00             >             dw      sp
     762:  00:1D47                    > 
     762:  00:1D47  (00:00C3)         > .@veccount := .@veccount+1
     762:  00:1D47                    > 
     763:  00:1D47                                  crcs    allflags,0x9adb43df,all,0xd3d07c72,docflags,0x9adb43df,doc,0xd3d07c72,ccf,0xc6e8494f,mptr,0xe5d6883e
     763:  00:1D47                    >             if      postccf
     763:  00:1D47                    ~             ddbe    ccf
     763:  00:1D47                    ~             elseif  memptr
     763:  00:1D47                    ~             ddbe    mptr
     763:  00:1D47                    ~             else
     763:  00:1D47                    >             if      maskflags
     763:  00:1D47                    >             if      onlyflags
     763:  00:1D47                    ~             ddbe    docflags
     763:  00:1D47                    ~             else
     763:  00:1D47                    >             ddbe    doc
     763:  00:1D47  D3                >             db      (n>>24)&0xff
     763:  00:1D48  D0                >             db      (n>>16)&0xff
     763:  00:1D49  7C                >             db      (n>>8)&0xff
     763:  00:1D4A  72                >             db      n&0xff
     763:  00:1D4B                    >             endif
     763:  00:1D4B                    >             else
     763:  00:1D4B                    ~             if      onlyflags
     763:  00:1D4B                    ~             ddbe    allflags
     763:  00:1D4B                    ~             else
     763:  00:1D4B                    ~             ddbe    all
     763:  00:1D4B                    ~             endif
     763:  00:1D4B                    ~             endif
     763:  00:1D4B                    >             endif
     764:  00:1D4B                                  name    "DEC XY"
     764:  00:1D4B                    >             dz      n
     764:  00:1D4B  44 45 43 20 58 59 00 
     765:  00:1D52                      
     766:  00:1D52                                  ; 16 bit arithmetics.
     767:  00:1D52                      
     768:  00:1D52                      .add_hl_rr  flags   s,1,z,1,f5,0,hc,0,f3,0,pv,1,n,1,c,1
     768:  00:1D52                    >             if      maskflags
     768:  00:1D52                    >             db8     s,z,f5,hc,f3,pv,n,c
     768:  00:1D52  C7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     768:  00:1D53                    >             else
     768:  00:1D53                    ~             db      0xff
     768:  00:1D53                    ~             endif
     769:  00:1D53                                  vec     0x09,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0xdd88,iy,0xfd77,sp,0x0000
     769:  00:1D53                    > 
     769:  00:1D53                    >             if      postccf
     769:  00:1D53                    ~ 
     769:  00:1D53                    ~             if      ( .@veccount % 3 ) == 0
     769:  00:1D53                    ~             inst    op1,op2,op3,op4,tail
     769:  00:1D53                    ~ .@areg      :=      0
     769:  00:1D53                    ~             else
     769:  00:1D53                    ~             db      op1,op2,op3,op4,0
     769:  00:1D53                    ~ .@areg      :=      .@areg | a
     769:  00:1D53                    ~             endif
     769:  00:1D53                    ~ 
     769:  00:1D53                    ~             else
     769:  00:1D53  09 00 00 00       >             db      op1,op2,op3,op4
     769:  00:1D57                    >             endif
     769:  00:1D57                    > 
     769:  00:1D57  FF                >             db      f
     769:  00:1D58                    > 
     769:  00:1D58                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     769:  00:1D58                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     769:  00:1D58                    ~             else
     769:  00:1D58  AA                >             db      a
     769:  00:1D59                    >             endif
     769:  00:1D59                    > 
     769:  00:1D59                    >             dw      bc,de,hl,ix,iy
     769:  00:1D59  00 00 00 00 00 00 88 DD 77 FD 
     769:  00:1D63  34 12             >             dw      mem
     769:  00:1D65  00 00             >             dw      sp
     769:  00:1D67                    > 
     769:  00:1D67  (00:00C4)         > .@veccount := .@veccount+1
     769:  00:1D67                    > 
     770:  00:1D67                                  vec     0x30,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0xc800,ix,0x0000,iy,0x0000,sp,0x0000
     770:  00:1D67                    > 
     770:  00:1D67                    >             if      postccf
     770:  00:1D67                    ~ 
     770:  00:1D67                    ~             if      ( .@veccount % 3 ) == 0
     770:  00:1D67                    ~             inst    op1,op2,op3,op4,tail
     770:  00:1D67                    ~ .@areg      :=      0
     770:  00:1D67                    ~             else
     770:  00:1D67                    ~             db      op1,op2,op3,op4,0
     770:  00:1D67                    ~ .@areg      :=      .@areg | a
     770:  00:1D67                    ~             endif
     770:  00:1D67                    ~ 
     770:  00:1D67                    ~             else
     770:  00:1D67  30 00 00 00       >             db      op1,op2,op3,op4
     770:  00:1D6B                    >             endif
     770:  00:1D6B                    > 
     770:  00:1D6B  00                >             db      f
     770:  00:1D6C                    > 
     770:  00:1D6C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     770:  00:1D6C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     770:  00:1D6C                    ~             else
     770:  00:1D6C  00                >             db      a
     770:  00:1D6D                    >             endif
     770:  00:1D6D                    > 
     770:  00:1D6D                    >             dw      bc,de,hl,ix,iy
     770:  00:1D6D  00 00 00 00 00 C8 00 00 00 00 
     770:  00:1D77  00 00             >             dw      mem
     770:  00:1D79  00 00             >             dw      sp
     770:  00:1D7B                    > 
     770:  00:1D7B  (00:00C5)         > .@veccount := .@veccount+1
     770:  00:1D7B                    > 
     771:  00:1D7B                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0xffff,de,0xffff,hl,0x37ff,ix,0x0000,iy,0x0000,sp,0xffff
     771:  00:1D7B                    > 
     771:  00:1D7B                    >             if      postccf
     771:  00:1D7B                    ~ 
     771:  00:1D7B                    ~             if      ( .@veccount % 3 ) == 0
     771:  00:1D7B                    ~             inst    op1,op2,op3,op4,tail
     771:  00:1D7B                    ~ .@areg      :=      0
     771:  00:1D7B                    ~             else
     771:  00:1D7B                    ~             db      op1,op2,op3,op4,0
     771:  00:1D7B                    ~ .@areg      :=      .@areg | a
     771:  00:1D7B                    ~             endif
     771:  00:1D7B                    ~ 
     771:  00:1D7B                    ~             else
     771:  00:1D7B  00 00 00 00       >             db      op1,op2,op3,op4
     771:  00:1D7F                    >             endif
     771:  00:1D7F                    > 
     771:  00:1D7F  FF                >             db      f
     771:  00:1D80                    > 
     771:  00:1D80                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     771:  00:1D80                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     771:  00:1D80                    ~             else
     771:  00:1D80  00                >             db      a
     771:  00:1D81                    >             endif
     771:  00:1D81                    > 
     771:  00:1D81                    >             dw      bc,de,hl,ix,iy
     771:  00:1D81  FF FF FF FF FF 37 00 00 00 00 
     771:  00:1D8B  00 00             >             dw      mem
     771:  00:1D8D  FF FF             >             dw      sp
     771:  00:1D8F                    > 
     771:  00:1D8F  (00:00C6)         > .@veccount := .@veccount+1
     771:  00:1D8F                    > 
     772:  00:1D8F                                  crcs    allflags,0x38891c0b,all,0xbfd3ba45,docflags,0xc2a83dbb,doc,0x5d49a198,ccf,0x834a2beb,mptr,0xd81b6329
     772:  00:1D8F                    >             if      postccf
     772:  00:1D8F                    ~             ddbe    ccf
     772:  00:1D8F                    ~             elseif  memptr
     772:  00:1D8F                    ~             ddbe    mptr
     772:  00:1D8F                    ~             else
     772:  00:1D8F                    >             if      maskflags
     772:  00:1D8F                    >             if      onlyflags
     772:  00:1D8F                    ~             ddbe    docflags
     772:  00:1D8F                    ~             else
     772:  00:1D8F                    >             ddbe    doc
     772:  00:1D8F  5D                >             db      (n>>24)&0xff
     772:  00:1D90  49                >             db      (n>>16)&0xff
     772:  00:1D91  A1                >             db      (n>>8)&0xff
     772:  00:1D92  98                >             db      n&0xff
     772:  00:1D93                    >             endif
     772:  00:1D93                    >             else
     772:  00:1D93                    ~             if      onlyflags
     772:  00:1D93                    ~             ddbe    allflags
     772:  00:1D93                    ~             else
     772:  00:1D93                    ~             ddbe    all
     772:  00:1D93                    ~             endif
     772:  00:1D93                    ~             endif
     772:  00:1D93                    >             endif
     773:  00:1D93                                  name    "ADD HL,RR"
     773:  00:1D93                    >             dz      n
     773:  00:1D93  41 44 44 20 48 4C 2C 52 52 00 
     774:  00:1D9D                      
     775:  00:1D9D                      .add_ix_rr  flags   s,1,z,1,f5,0,hc,0,f3,0,pv,1,n,1,c,1
     775:  00:1D9D                    >             if      maskflags
     775:  00:1D9D                    >             db8     s,z,f5,hc,f3,pv,n,c
     775:  00:1D9D  C7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     775:  00:1D9E                    >             else
     775:  00:1D9E                    ~             db      0xff
     775:  00:1D9E                    ~             endif
     776:  00:1D9E                                  vec     0xdd,0x09,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0000,de,0x0000,hl,0x4411,ix,0x0000,iy,0xfd77,sp,0x0000
     776:  00:1D9E                    > 
     776:  00:1D9E                    >             if      postccf
     776:  00:1D9E                    ~ 
     776:  00:1D9E                    ~             if      ( .@veccount % 3 ) == 0
     776:  00:1D9E                    ~             inst    op1,op2,op3,op4,tail
     776:  00:1D9E                    ~ .@areg      :=      0
     776:  00:1D9E                    ~             else
     776:  00:1D9E                    ~             db      op1,op2,op3,op4,0
     776:  00:1D9E                    ~ .@areg      :=      .@areg | a
     776:  00:1D9E                    ~             endif
     776:  00:1D9E                    ~ 
     776:  00:1D9E                    ~             else
     776:  00:1D9E  DD 09 00 00       >             db      op1,op2,op3,op4
     776:  00:1DA2                    >             endif
     776:  00:1DA2                    > 
     776:  00:1DA2  FF                >             db      f
     776:  00:1DA3                    > 
     776:  00:1DA3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     776:  00:1DA3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     776:  00:1DA3                    ~             else
     776:  00:1DA3  AA                >             db      a
     776:  00:1DA4                    >             endif
     776:  00:1DA4                    > 
     776:  00:1DA4                    >             dw      bc,de,hl,ix,iy
     776:  00:1DA4  00 00 00 00 11 44 00 00 77 FD 
     776:  00:1DAE  34 12             >             dw      mem
     776:  00:1DB0  00 00             >             dw      sp
     776:  00:1DB2                    > 
     776:  00:1DB2  (00:00C7)         > .@veccount := .@veccount+1
     776:  00:1DB2                    > 
     777:  00:1DB2                                  vec     0x00,0x30,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0xc800,iy,0x0000,sp,0x0000
     777:  00:1DB2                    > 
     777:  00:1DB2                    >             if      postccf
     777:  00:1DB2                    ~ 
     777:  00:1DB2                    ~             if      ( .@veccount % 3 ) == 0
     777:  00:1DB2                    ~             inst    op1,op2,op3,op4,tail
     777:  00:1DB2                    ~ .@areg      :=      0
     777:  00:1DB2                    ~             else
     777:  00:1DB2                    ~             db      op1,op2,op3,op4,0
     777:  00:1DB2                    ~ .@areg      :=      .@areg | a
     777:  00:1DB2                    ~             endif
     777:  00:1DB2                    ~ 
     777:  00:1DB2                    ~             else
     777:  00:1DB2  00 30 00 00       >             db      op1,op2,op3,op4
     777:  00:1DB6                    >             endif
     777:  00:1DB6                    > 
     777:  00:1DB6  00                >             db      f
     777:  00:1DB7                    > 
     777:  00:1DB7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     777:  00:1DB7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     777:  00:1DB7                    ~             else
     777:  00:1DB7  00                >             db      a
     777:  00:1DB8                    >             endif
     777:  00:1DB8                    > 
     777:  00:1DB8                    >             dw      bc,de,hl,ix,iy
     777:  00:1DB8  00 00 00 00 00 00 00 C8 00 00 
     777:  00:1DC2  00 00             >             dw      mem
     777:  00:1DC4  00 00             >             dw      sp
     777:  00:1DC6                    > 
     777:  00:1DC6  (00:00C8)         > .@veccount := .@veccount+1
     777:  00:1DC6                    > 
     778:  00:1DC6                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0xffff,de,0xffff,hl,0x0000,ix,0x37ff,iy,0x0000,sp,0xffff
     778:  00:1DC6                    > 
     778:  00:1DC6                    >             if      postccf
     778:  00:1DC6                    ~ 
     778:  00:1DC6                    ~             if      ( .@veccount % 3 ) == 0
     778:  00:1DC6                    ~             inst    op1,op2,op3,op4,tail
     778:  00:1DC6                    ~ .@areg      :=      0
     778:  00:1DC6                    ~             else
     778:  00:1DC6                    ~             db      op1,op2,op3,op4,0
     778:  00:1DC6                    ~ .@areg      :=      .@areg | a
     778:  00:1DC6                    ~             endif
     778:  00:1DC6                    ~ 
     778:  00:1DC6                    ~             else
     778:  00:1DC6  00 00 00 00       >             db      op1,op2,op3,op4
     778:  00:1DCA                    >             endif
     778:  00:1DCA                    > 
     778:  00:1DCA  FF                >             db      f
     778:  00:1DCB                    > 
     778:  00:1DCB                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     778:  00:1DCB                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     778:  00:1DCB                    ~             else
     778:  00:1DCB  00                >             db      a
     778:  00:1DCC                    >             endif
     778:  00:1DCC                    > 
     778:  00:1DCC                    >             dw      bc,de,hl,ix,iy
     778:  00:1DCC  FF FF FF FF 00 00 FF 37 00 00 
     778:  00:1DD6  00 00             >             dw      mem
     778:  00:1DD8  FF FF             >             dw      sp
     778:  00:1DDA                    > 
     778:  00:1DDA  (00:00C9)         > .@veccount := .@veccount+1
     778:  00:1DDA                    > 
     779:  00:1DDA                                  crcs    allflags,0x38891c0b,all,0x4c9bba44,docflags,0xc2a83dbb,doc,0xae01a199,ccf,0x834a2beb,mptr,0xd81b6329
     779:  00:1DDA                    >             if      postccf
     779:  00:1DDA                    ~             ddbe    ccf
     779:  00:1DDA                    ~             elseif  memptr
     779:  00:1DDA                    ~             ddbe    mptr
     779:  00:1DDA                    ~             else
     779:  00:1DDA                    >             if      maskflags
     779:  00:1DDA                    >             if      onlyflags
     779:  00:1DDA                    ~             ddbe    docflags
     779:  00:1DDA                    ~             else
     779:  00:1DDA                    >             ddbe    doc
     779:  00:1DDA  AE                >             db      (n>>24)&0xff
     779:  00:1DDB  01                >             db      (n>>16)&0xff
     779:  00:1DDC  A1                >             db      (n>>8)&0xff
     779:  00:1DDD  99                >             db      n&0xff
     779:  00:1DDE                    >             endif
     779:  00:1DDE                    >             else
     779:  00:1DDE                    ~             if      onlyflags
     779:  00:1DDE                    ~             ddbe    allflags
     779:  00:1DDE                    ~             else
     779:  00:1DDE                    ~             ddbe    all
     779:  00:1DDE                    ~             endif
     779:  00:1DDE                    ~             endif
     779:  00:1DDE                    >             endif
     780:  00:1DDE                                  name    "ADD IX,RR"
     780:  00:1DDE                    >             dz      n
     780:  00:1DDE  41 44 44 20 49 58 2C 52 52 00 
     781:  00:1DE8                      
     782:  00:1DE8                      .add_iy_rr  flags   s,1,z,1,f5,0,hc,0,f3,0,pv,1,n,1,c,1
     782:  00:1DE8                    >             if      maskflags
     782:  00:1DE8                    >             db8     s,z,f5,hc,f3,pv,n,c
     782:  00:1DE8  C7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     782:  00:1DE9                    >             else
     782:  00:1DE9                    ~             db      0xff
     782:  00:1DE9                    ~             endif
     783:  00:1DE9                                  vec     0xfd,0x09,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0000,de,0x0000,hl,0x4411,ix,0xdd88,iy,0x0000,sp,0x0000
     783:  00:1DE9                    > 
     783:  00:1DE9                    >             if      postccf
     783:  00:1DE9                    ~ 
     783:  00:1DE9                    ~             if      ( .@veccount % 3 ) == 0
     783:  00:1DE9                    ~             inst    op1,op2,op3,op4,tail
     783:  00:1DE9                    ~ .@areg      :=      0
     783:  00:1DE9                    ~             else
     783:  00:1DE9                    ~             db      op1,op2,op3,op4,0
     783:  00:1DE9                    ~ .@areg      :=      .@areg | a
     783:  00:1DE9                    ~             endif
     783:  00:1DE9                    ~ 
     783:  00:1DE9                    ~             else
     783:  00:1DE9  FD 09 00 00       >             db      op1,op2,op3,op4
     783:  00:1DED                    >             endif
     783:  00:1DED                    > 
     783:  00:1DED  FF                >             db      f
     783:  00:1DEE                    > 
     783:  00:1DEE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     783:  00:1DEE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     783:  00:1DEE                    ~             else
     783:  00:1DEE  AA                >             db      a
     783:  00:1DEF                    >             endif
     783:  00:1DEF                    > 
     783:  00:1DEF                    >             dw      bc,de,hl,ix,iy
     783:  00:1DEF  00 00 00 00 11 44 88 DD 00 00 
     783:  00:1DF9  34 12             >             dw      mem
     783:  00:1DFB  00 00             >             dw      sp
     783:  00:1DFD                    > 
     783:  00:1DFD  (00:00CA)         > .@veccount := .@veccount+1
     783:  00:1DFD                    > 
     784:  00:1DFD                                  vec     0x00,0x30,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0xc800,sp,0x0000
     784:  00:1DFD                    > 
     784:  00:1DFD                    >             if      postccf
     784:  00:1DFD                    ~ 
     784:  00:1DFD                    ~             if      ( .@veccount % 3 ) == 0
     784:  00:1DFD                    ~             inst    op1,op2,op3,op4,tail
     784:  00:1DFD                    ~ .@areg      :=      0
     784:  00:1DFD                    ~             else
     784:  00:1DFD                    ~             db      op1,op2,op3,op4,0
     784:  00:1DFD                    ~ .@areg      :=      .@areg | a
     784:  00:1DFD                    ~             endif
     784:  00:1DFD                    ~ 
     784:  00:1DFD                    ~             else
     784:  00:1DFD  00 30 00 00       >             db      op1,op2,op3,op4
     784:  00:1E01                    >             endif
     784:  00:1E01                    > 
     784:  00:1E01  00                >             db      f
     784:  00:1E02                    > 
     784:  00:1E02                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     784:  00:1E02                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     784:  00:1E02                    ~             else
     784:  00:1E02  00                >             db      a
     784:  00:1E03                    >             endif
     784:  00:1E03                    > 
     784:  00:1E03                    >             dw      bc,de,hl,ix,iy
     784:  00:1E03  00 00 00 00 00 00 00 00 00 C8 
     784:  00:1E0D  00 00             >             dw      mem
     784:  00:1E0F  00 00             >             dw      sp
     784:  00:1E11                    > 
     784:  00:1E11  (00:00CB)         > .@veccount := .@veccount+1
     784:  00:1E11                    > 
     785:  00:1E11                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0xffff,de,0xffff,hl,0x0000,ix,0x0000,iy,0x37ff,sp,0xffff
     785:  00:1E11                    > 
     785:  00:1E11                    >             if      postccf
     785:  00:1E11                    ~ 
     785:  00:1E11                    ~             if      ( .@veccount % 3 ) == 0
     785:  00:1E11                    ~             inst    op1,op2,op3,op4,tail
     785:  00:1E11                    ~ .@areg      :=      0
     785:  00:1E11                    ~             else
     785:  00:1E11                    ~             db      op1,op2,op3,op4,0
     785:  00:1E11                    ~ .@areg      :=      .@areg | a
     785:  00:1E11                    ~             endif
     785:  00:1E11                    ~ 
     785:  00:1E11                    ~             else
     785:  00:1E11  00 00 00 00       >             db      op1,op2,op3,op4
     785:  00:1E15                    >             endif
     785:  00:1E15                    > 
     785:  00:1E15  FF                >             db      f
     785:  00:1E16                    > 
     785:  00:1E16                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     785:  00:1E16                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     785:  00:1E16                    ~             else
     785:  00:1E16  00                >             db      a
     785:  00:1E17                    >             endif
     785:  00:1E17                    > 
     785:  00:1E17                    >             dw      bc,de,hl,ix,iy
     785:  00:1E17  FF FF FF FF 00 00 00 00 FF 37 
     785:  00:1E21  00 00             >             dw      mem
     785:  00:1E23  FF FF             >             dw      sp
     785:  00:1E25                    > 
     785:  00:1E25  (00:00CC)         > .@veccount := .@veccount+1
     785:  00:1E25                    > 
     786:  00:1E25                                  crcs    allflags,0x38891c0b,all,0x5b74c0fe,docflags,0xc2a83dbb,doc,0xb9eedb23,ccf,0x834a2beb,mptr,0xd81b6329
     786:  00:1E25                    >             if      postccf
     786:  00:1E25                    ~             ddbe    ccf
     786:  00:1E25                    ~             elseif  memptr
     786:  00:1E25                    ~             ddbe    mptr
     786:  00:1E25                    ~             else
     786:  00:1E25                    >             if      maskflags
     786:  00:1E25                    >             if      onlyflags
     786:  00:1E25                    ~             ddbe    docflags
     786:  00:1E25                    ~             else
     786:  00:1E25                    >             ddbe    doc
     786:  00:1E25  B9                >             db      (n>>24)&0xff
     786:  00:1E26  EE                >             db      (n>>16)&0xff
     786:  00:1E27  DB                >             db      (n>>8)&0xff
     786:  00:1E28  23                >             db      n&0xff
     786:  00:1E29                    >             endif
     786:  00:1E29                    >             else
     786:  00:1E29                    ~             if      onlyflags
     786:  00:1E29                    ~             ddbe    allflags
     786:  00:1E29                    ~             else
     786:  00:1E29                    ~             ddbe    all
     786:  00:1E29                    ~             endif
     786:  00:1E29                    ~             endif
     786:  00:1E29                    >             endif
     787:  00:1E29                                  name    "ADD IY,RR"
     787:  00:1E29                    >             dz      n
     787:  00:1E29  41 44 44 20 49 59 2C 52 52 00 
     788:  00:1E33                      
     789:  00:1E33                      .adc_hl_rr  flags   s,1,z,1,f5,0,hc,0,f3,0,pv,1,n,1,c,1
     789:  00:1E33                    >             if      maskflags
     789:  00:1E33                    >             db8     s,z,f5,hc,f3,pv,n,c
     789:  00:1E33  C7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     789:  00:1E34                    >             else
     789:  00:1E34                    ~             db      0xff
     789:  00:1E34                    ~             endif
     790:  00:1E34                                  vec     0xed,0x4a,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0xdd88,iy,0xfd77,sp,0x0000
     790:  00:1E34                    > 
     790:  00:1E34                    >             if      postccf
     790:  00:1E34                    ~ 
     790:  00:1E34                    ~             if      ( .@veccount % 3 ) == 0
     790:  00:1E34                    ~             inst    op1,op2,op3,op4,tail
     790:  00:1E34                    ~ .@areg      :=      0
     790:  00:1E34                    ~             else
     790:  00:1E34                    ~             db      op1,op2,op3,op4,0
     790:  00:1E34                    ~ .@areg      :=      .@areg | a
     790:  00:1E34                    ~             endif
     790:  00:1E34                    ~ 
     790:  00:1E34                    ~             else
     790:  00:1E34  ED 4A 00 00       >             db      op1,op2,op3,op4
     790:  00:1E38                    >             endif
     790:  00:1E38                    > 
     790:  00:1E38  FF                >             db      f
     790:  00:1E39                    > 
     790:  00:1E39                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     790:  00:1E39                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     790:  00:1E39                    ~             else
     790:  00:1E39  AA                >             db      a
     790:  00:1E3A                    >             endif
     790:  00:1E3A                    > 
     790:  00:1E3A                    >             dw      bc,de,hl,ix,iy
     790:  00:1E3A  00 00 00 00 00 00 88 DD 77 FD 
     790:  00:1E44  34 12             >             dw      mem
     790:  00:1E46  00 00             >             dw      sp
     790:  00:1E48                    > 
     790:  00:1E48  (00:00CD)         > .@veccount := .@veccount+1
     790:  00:1E48                    > 
     791:  00:1E48                                  vec     0x00,0x30,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0xc800,ix,0x0000,iy,0x0000,sp,0x0000
     791:  00:1E48                    > 
     791:  00:1E48                    >             if      postccf
     791:  00:1E48                    ~ 
     791:  00:1E48                    ~             if      ( .@veccount % 3 ) == 0
     791:  00:1E48                    ~             inst    op1,op2,op3,op4,tail
     791:  00:1E48                    ~ .@areg      :=      0
     791:  00:1E48                    ~             else
     791:  00:1E48                    ~             db      op1,op2,op3,op4,0
     791:  00:1E48                    ~ .@areg      :=      .@areg | a
     791:  00:1E48                    ~             endif
     791:  00:1E48                    ~ 
     791:  00:1E48                    ~             else
     791:  00:1E48  00 30 00 00       >             db      op1,op2,op3,op4
     791:  00:1E4C                    >             endif
     791:  00:1E4C                    > 
     791:  00:1E4C  01                >             db      f
     791:  00:1E4D                    > 
     791:  00:1E4D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     791:  00:1E4D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     791:  00:1E4D                    ~             else
     791:  00:1E4D  00                >             db      a
     791:  00:1E4E                    >             endif
     791:  00:1E4E                    > 
     791:  00:1E4E                    >             dw      bc,de,hl,ix,iy
     791:  00:1E4E  00 00 00 00 00 C8 00 00 00 00 
     791:  00:1E58  00 00             >             dw      mem
     791:  00:1E5A  00 00             >             dw      sp
     791:  00:1E5C                    > 
     791:  00:1E5C  (00:00CE)         > .@veccount := .@veccount+1
     791:  00:1E5C                    > 
     792:  00:1E5C                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0xffff,de,0xffff,hl,0x37ff,ix,0x0000,iy,0x0000,sp,0xffff
     792:  00:1E5C                    > 
     792:  00:1E5C                    >             if      postccf
     792:  00:1E5C                    ~ 
     792:  00:1E5C                    ~             if      ( .@veccount % 3 ) == 0
     792:  00:1E5C                    ~             inst    op1,op2,op3,op4,tail
     792:  00:1E5C                    ~ .@areg      :=      0
     792:  00:1E5C                    ~             else
     792:  00:1E5C                    ~             db      op1,op2,op3,op4,0
     792:  00:1E5C                    ~ .@areg      :=      .@areg | a
     792:  00:1E5C                    ~             endif
     792:  00:1E5C                    ~ 
     792:  00:1E5C                    ~             else
     792:  00:1E5C  00 00 00 00       >             db      op1,op2,op3,op4
     792:  00:1E60                    >             endif
     792:  00:1E60                    > 
     792:  00:1E60  FE                >             db      f
     792:  00:1E61                    > 
     792:  00:1E61                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     792:  00:1E61                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     792:  00:1E61                    ~             else
     792:  00:1E61  00                >             db      a
     792:  00:1E62                    >             endif
     792:  00:1E62                    > 
     792:  00:1E62                    >             dw      bc,de,hl,ix,iy
     792:  00:1E62  FF FF FF FF FF 37 00 00 00 00 
     792:  00:1E6C  00 00             >             dw      mem
     792:  00:1E6E  FF FF             >             dw      sp
     792:  00:1E70                    > 
     792:  00:1E70  (00:00CF)         > .@veccount := .@veccount+1
     792:  00:1E70                    > 
     793:  00:1E70                                  crcs    allflags,0x422b5c67,all,0x6c7246df,docflags,0x32f5ed56,doc,0x3fdf376d,ccf,0x490ec3d7,mptr,0x00c7e8a8
     793:  00:1E70                    >             if      postccf
     793:  00:1E70                    ~             ddbe    ccf
     793:  00:1E70                    ~             elseif  memptr
     793:  00:1E70                    ~             ddbe    mptr
     793:  00:1E70                    ~             else
     793:  00:1E70                    >             if      maskflags
     793:  00:1E70                    >             if      onlyflags
     793:  00:1E70                    ~             ddbe    docflags
     793:  00:1E70                    ~             else
     793:  00:1E70                    >             ddbe    doc
     793:  00:1E70  3F                >             db      (n>>24)&0xff
     793:  00:1E71  DF                >             db      (n>>16)&0xff
     793:  00:1E72  37                >             db      (n>>8)&0xff
     793:  00:1E73  6D                >             db      n&0xff
     793:  00:1E74                    >             endif
     793:  00:1E74                    >             else
     793:  00:1E74                    ~             if      onlyflags
     793:  00:1E74                    ~             ddbe    allflags
     793:  00:1E74                    ~             else
     793:  00:1E74                    ~             ddbe    all
     793:  00:1E74                    ~             endif
     793:  00:1E74                    ~             endif
     793:  00:1E74                    >             endif
     794:  00:1E74                                  name    "ADC HL,RR"
     794:  00:1E74                    >             dz      n
     794:  00:1E74  41 44 43 20 48 4C 2C 52 52 00 
     795:  00:1E7E                      
     796:  00:1E7E                      .sbc_hl_rr  flags   s,1,z,1,f5,0,hc,0,f3,0,pv,1,n,1,c,1
     796:  00:1E7E                    >             if      maskflags
     796:  00:1E7E                    >             db8     s,z,f5,hc,f3,pv,n,c
     796:  00:1E7E  C7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     796:  00:1E7F                    >             else
     796:  00:1E7F                    ~             db      0xff
     796:  00:1E7F                    ~             endif
     797:  00:1E7F                                  vec     0xed,0x42,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0xdd88,iy,0xfd77,sp,0x0000
     797:  00:1E7F                    > 
     797:  00:1E7F                    >             if      postccf
     797:  00:1E7F                    ~ 
     797:  00:1E7F                    ~             if      ( .@veccount % 3 ) == 0
     797:  00:1E7F                    ~             inst    op1,op2,op3,op4,tail
     797:  00:1E7F                    ~ .@areg      :=      0
     797:  00:1E7F                    ~             else
     797:  00:1E7F                    ~             db      op1,op2,op3,op4,0
     797:  00:1E7F                    ~ .@areg      :=      .@areg | a
     797:  00:1E7F                    ~             endif
     797:  00:1E7F                    ~ 
     797:  00:1E7F                    ~             else
     797:  00:1E7F  ED 42 00 00       >             db      op1,op2,op3,op4
     797:  00:1E83                    >             endif
     797:  00:1E83                    > 
     797:  00:1E83  FF                >             db      f
     797:  00:1E84                    > 
     797:  00:1E84                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     797:  00:1E84                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     797:  00:1E84                    ~             else
     797:  00:1E84  AA                >             db      a
     797:  00:1E85                    >             endif
     797:  00:1E85                    > 
     797:  00:1E85                    >             dw      bc,de,hl,ix,iy
     797:  00:1E85  00 00 00 00 00 00 88 DD 77 FD 
     797:  00:1E8F  34 12             >             dw      mem
     797:  00:1E91  00 00             >             dw      sp
     797:  00:1E93                    > 
     797:  00:1E93  (00:00D0)         > .@veccount := .@veccount+1
     797:  00:1E93                    > 
     798:  00:1E93                                  vec     0x00,0x30,0x00,0x00,mem,0x0000,a,0x00,f,0x01,bc,0x0000,de,0x0000,hl,0xc800,ix,0x0000,iy,0x0000,sp,0x0000
     798:  00:1E93                    > 
     798:  00:1E93                    >             if      postccf
     798:  00:1E93                    ~ 
     798:  00:1E93                    ~             if      ( .@veccount % 3 ) == 0
     798:  00:1E93                    ~             inst    op1,op2,op3,op4,tail
     798:  00:1E93                    ~ .@areg      :=      0
     798:  00:1E93                    ~             else
     798:  00:1E93                    ~             db      op1,op2,op3,op4,0
     798:  00:1E93                    ~ .@areg      :=      .@areg | a
     798:  00:1E93                    ~             endif
     798:  00:1E93                    ~ 
     798:  00:1E93                    ~             else
     798:  00:1E93  00 30 00 00       >             db      op1,op2,op3,op4
     798:  00:1E97                    >             endif
     798:  00:1E97                    > 
     798:  00:1E97  01                >             db      f
     798:  00:1E98                    > 
     798:  00:1E98                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     798:  00:1E98                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     798:  00:1E98                    ~             else
     798:  00:1E98  00                >             db      a
     798:  00:1E99                    >             endif
     798:  00:1E99                    > 
     798:  00:1E99                    >             dw      bc,de,hl,ix,iy
     798:  00:1E99  00 00 00 00 00 C8 00 00 00 00 
     798:  00:1EA3  00 00             >             dw      mem
     798:  00:1EA5  00 00             >             dw      sp
     798:  00:1EA7                    > 
     798:  00:1EA7  (00:00D1)         > .@veccount := .@veccount+1
     798:  00:1EA7                    > 
     799:  00:1EA7                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xfe,bc,0xffff,de,0xffff,hl,0x37ff,ix,0x0000,iy,0x0000,sp,0xffff
     799:  00:1EA7                    > 
     799:  00:1EA7                    >             if      postccf
     799:  00:1EA7                    ~ 
     799:  00:1EA7                    ~             if      ( .@veccount % 3 ) == 0
     799:  00:1EA7                    ~             inst    op1,op2,op3,op4,tail
     799:  00:1EA7                    ~ .@areg      :=      0
     799:  00:1EA7                    ~             else
     799:  00:1EA7                    ~             db      op1,op2,op3,op4,0
     799:  00:1EA7                    ~ .@areg      :=      .@areg | a
     799:  00:1EA7                    ~             endif
     799:  00:1EA7                    ~ 
     799:  00:1EA7                    ~             else
     799:  00:1EA7  00 00 00 00       >             db      op1,op2,op3,op4
     799:  00:1EAB                    >             endif
     799:  00:1EAB                    > 
     799:  00:1EAB  FE                >             db      f
     799:  00:1EAC                    > 
     799:  00:1EAC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     799:  00:1EAC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     799:  00:1EAC                    ~             else
     799:  00:1EAC  00                >             db      a
     799:  00:1EAD                    >             endif
     799:  00:1EAD                    > 
     799:  00:1EAD                    >             dw      bc,de,hl,ix,iy
     799:  00:1EAD  FF FF FF FF FF 37 00 00 00 00 
     799:  00:1EB7  00 00             >             dw      mem
     799:  00:1EB9  FF FF             >             dw      sp
     799:  00:1EBB                    > 
     799:  00:1EBB  (00:00D2)         > .@veccount := .@veccount+1
     799:  00:1EBB                    > 
     800:  00:1EBB                                  crcs    allflags,0xbf3c66bf,all,0x8c5ff28a,docflags,0x053b7ece,doc,0xf63a616d,ccf,0x6ab97a85,mptr,0x67ac8297
     800:  00:1EBB                    >             if      postccf
     800:  00:1EBB                    ~             ddbe    ccf
     800:  00:1EBB                    ~             elseif  memptr
     800:  00:1EBB                    ~             ddbe    mptr
     800:  00:1EBB                    ~             else
     800:  00:1EBB                    >             if      maskflags
     800:  00:1EBB                    >             if      onlyflags
     800:  00:1EBB                    ~             ddbe    docflags
     800:  00:1EBB                    ~             else
     800:  00:1EBB                    >             ddbe    doc
     800:  00:1EBB  F6                >             db      (n>>24)&0xff
     800:  00:1EBC  3A                >             db      (n>>16)&0xff
     800:  00:1EBD  61                >             db      (n>>8)&0xff
     800:  00:1EBE  6D                >             db      n&0xff
     800:  00:1EBF                    >             endif
     800:  00:1EBF                    >             else
     800:  00:1EBF                    ~             if      onlyflags
     800:  00:1EBF                    ~             ddbe    allflags
     800:  00:1EBF                    ~             else
     800:  00:1EBF                    ~             ddbe    all
     800:  00:1EBF                    ~             endif
     800:  00:1EBF                    ~             endif
     800:  00:1EBF                    >             endif
     801:  00:1EBF                                  name    "SBC HL,RR"
     801:  00:1EBF                    >             dz      n
     801:  00:1EBF  53 42 43 20 48 4C 2C 52 52 00 
     802:  00:1EC9                      
     803:  00:1EC9                                  ; Bit instructions.
     804:  00:1EC9                      
     805:  00:1EC9                      .bit_n_a    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     805:  00:1EC9                    >             if      maskflags
     805:  00:1EC9                    >             db8     s,z,f5,hc,f3,pv,n,c
     805:  00:1EC9  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     805:  00:1ECA                    >             else
     805:  00:1ECA                    ~             db      0xff
     805:  00:1ECA                    ~             endif
     806:  00:1ECA                                  vec     0xcb,0x47,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     806:  00:1ECA                    > 
     806:  00:1ECA                    >             if      postccf
     806:  00:1ECA                    ~ 
     806:  00:1ECA                    ~             if      ( .@veccount % 3 ) == 0
     806:  00:1ECA                    ~             inst    op1,op2,op3,op4,tail
     806:  00:1ECA                    ~ .@areg      :=      0
     806:  00:1ECA                    ~             else
     806:  00:1ECA                    ~             db      op1,op2,op3,op4,0
     806:  00:1ECA                    ~ .@areg      :=      .@areg | a
     806:  00:1ECA                    ~             endif
     806:  00:1ECA                    ~ 
     806:  00:1ECA                    ~             else
     806:  00:1ECA  CB 47 00 00       >             db      op1,op2,op3,op4
     806:  00:1ECE                    >             endif
     806:  00:1ECE                    > 
     806:  00:1ECE  FF                >             db      f
     806:  00:1ECF                    > 
     806:  00:1ECF                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     806:  00:1ECF                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     806:  00:1ECF                    ~             else
     806:  00:1ECF  AA                >             db      a
     806:  00:1ED0                    >             endif
     806:  00:1ED0                    > 
     806:  00:1ED0                    >             dw      bc,de,hl,ix,iy
     806:  00:1ED0  CC BB EE DD 11 44 88 DD 77 FD 
     806:  00:1EDA  34 12             >             dw      mem
     806:  00:1EDC  00 C0             >             dw      sp
     806:  00:1EDE                    > 
     806:  00:1EDE  (00:00D3)         > .@veccount := .@veccount+1
     806:  00:1EDE                    > 
     807:  00:1EDE                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x28,f,0x28,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     807:  00:1EDE                    > 
     807:  00:1EDE                    >             if      postccf
     807:  00:1EDE                    ~ 
     807:  00:1EDE                    ~             if      ( .@veccount % 3 ) == 0
     807:  00:1EDE                    ~             inst    op1,op2,op3,op4,tail
     807:  00:1EDE                    ~ .@areg      :=      0
     807:  00:1EDE                    ~             else
     807:  00:1EDE                    ~             db      op1,op2,op3,op4,0
     807:  00:1EDE                    ~ .@areg      :=      .@areg | a
     807:  00:1EDE                    ~             endif
     807:  00:1EDE                    ~ 
     807:  00:1EDE                    ~             else
     807:  00:1EDE  00 38 00 00       >             db      op1,op2,op3,op4
     807:  00:1EE2                    >             endif
     807:  00:1EE2                    > 
     807:  00:1EE2  28                >             db      f
     807:  00:1EE3                    > 
     807:  00:1EE3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     807:  00:1EE3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     807:  00:1EE3                    ~             else
     807:  00:1EE3  28                >             db      a
     807:  00:1EE4                    >             endif
     807:  00:1EE4                    > 
     807:  00:1EE4                    >             dw      bc,de,hl,ix,iy
     807:  00:1EE4  00 00 00 00 00 00 00 00 00 00 
     807:  00:1EEE  00 00             >             dw      mem
     807:  00:1EF0  00 00             >             dw      sp
     807:  00:1EF2                    > 
     807:  00:1EF2  (00:00D4)         > .@veccount := .@veccount+1
     807:  00:1EF2                    > 
     808:  00:1EF2                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xd7,f,0xd7,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     808:  00:1EF2                    > 
     808:  00:1EF2                    >             if      postccf
     808:  00:1EF2                    ~ 
     808:  00:1EF2                    ~             if      ( .@veccount % 3 ) == 0
     808:  00:1EF2                    ~             inst    op1,op2,op3,op4,tail
     808:  00:1EF2                    ~ .@areg      :=      0
     808:  00:1EF2                    ~             else
     808:  00:1EF2                    ~             db      op1,op2,op3,op4,0
     808:  00:1EF2                    ~ .@areg      :=      .@areg | a
     808:  00:1EF2                    ~             endif
     808:  00:1EF2                    ~ 
     808:  00:1EF2                    ~             else
     808:  00:1EF2  00 00 00 00       >             db      op1,op2,op3,op4
     808:  00:1EF6                    >             endif
     808:  00:1EF6                    > 
     808:  00:1EF6  D7                >             db      f
     808:  00:1EF7                    > 
     808:  00:1EF7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     808:  00:1EF7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     808:  00:1EF7                    ~             else
     808:  00:1EF7  D7                >             db      a
     808:  00:1EF8                    >             endif
     808:  00:1EF8                    > 
     808:  00:1EF8                    >             dw      bc,de,hl,ix,iy
     808:  00:1EF8  00 00 00 00 00 00 00 00 00 00 
     808:  00:1F02  00 00             >             dw      mem
     808:  00:1F04  00 00             >             dw      sp
     808:  00:1F06                    > 
     808:  00:1F06  (00:00D5)         > .@veccount := .@veccount+1
     808:  00:1F06                    > 
     809:  00:1F06                                  crcs    allflags,0x94eb9955,all,0x3a1914e7,docflags,0x129a36d9,doc,0x254f5b14,ccf,0x2023d1a2,mptr,0xbe47190a
     809:  00:1F06                    >             if      postccf
     809:  00:1F06                    ~             ddbe    ccf
     809:  00:1F06                    ~             elseif  memptr
     809:  00:1F06                    ~             ddbe    mptr
     809:  00:1F06                    ~             else
     809:  00:1F06                    >             if      maskflags
     809:  00:1F06                    >             if      onlyflags
     809:  00:1F06                    ~             ddbe    docflags
     809:  00:1F06                    ~             else
     809:  00:1F06                    >             ddbe    doc
     809:  00:1F06  25                >             db      (n>>24)&0xff
     809:  00:1F07  4F                >             db      (n>>16)&0xff
     809:  00:1F08  5B                >             db      (n>>8)&0xff
     809:  00:1F09  14                >             db      n&0xff
     809:  00:1F0A                    >             endif
     809:  00:1F0A                    >             else
     809:  00:1F0A                    ~             if      onlyflags
     809:  00:1F0A                    ~             ddbe    allflags
     809:  00:1F0A                    ~             else
     809:  00:1F0A                    ~             ddbe    all
     809:  00:1F0A                    ~             endif
     809:  00:1F0A                    ~             endif
     809:  00:1F0A                    >             endif
     810:  00:1F0A                                  name    "BIT N,A"
     810:  00:1F0A                    >             dz      n
     810:  00:1F0A  42 49 54 20 4E 2C 41 00 
     811:  00:1F12                      
     812:  00:1F12                      .bit_n_hl   flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     812:  00:1F12                    >             if      maskflags
     812:  00:1F12                    >             db8     s,z,f5,hc,f3,pv,n,c
     812:  00:1F12  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     812:  00:1F13                    >             else
     812:  00:1F13                    ~             db      0xff
     812:  00:1F13                    ~             endif
     813:  00:1F13                                  vec     0xcb,0x46,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     813:  00:1F13                    > 
     813:  00:1F13                    >             if      postccf
     813:  00:1F13                    ~ 
     813:  00:1F13                    ~             if      ( .@veccount % 3 ) == 0
     813:  00:1F13                    ~             inst    op1,op2,op3,op4,tail
     813:  00:1F13                    ~ .@areg      :=      0
     813:  00:1F13                    ~             else
     813:  00:1F13                    ~             db      op1,op2,op3,op4,0
     813:  00:1F13                    ~ .@areg      :=      .@areg | a
     813:  00:1F13                    ~             endif
     813:  00:1F13                    ~ 
     813:  00:1F13                    ~             else
     813:  00:1F13  CB 46 00 00       >             db      op1,op2,op3,op4
     813:  00:1F17                    >             endif
     813:  00:1F17                    > 
     813:  00:1F17  FF                >             db      f
     813:  00:1F18                    > 
     813:  00:1F18                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     813:  00:1F18                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     813:  00:1F18                    ~             else
     813:  00:1F18  AA                >             db      a
     813:  00:1F19                    >             endif
     813:  00:1F19                    > 
     813:  00:1F19                    >             dw      bc,de,hl,ix,iy
     813:  00:1F19  CC BB EE DD 0C 09 88 DD 77 FD 
     813:  00:1F23  34 12             >             dw      mem
     813:  00:1F25  00 C0             >             dw      sp
     813:  00:1F27                    > 
     813:  00:1F27  (00:00D6)         > .@veccount := .@veccount+1
     813:  00:1F27                    > 
     814:  00:1F27                                  vec     0x00,0x38,0x00,0x00,mem,0x0028,a,0x00,f,0x28,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     814:  00:1F27                    > 
     814:  00:1F27                    >             if      postccf
     814:  00:1F27                    ~ 
     814:  00:1F27                    ~             if      ( .@veccount % 3 ) == 0
     814:  00:1F27                    ~             inst    op1,op2,op3,op4,tail
     814:  00:1F27                    ~ .@areg      :=      0
     814:  00:1F27                    ~             else
     814:  00:1F27                    ~             db      op1,op2,op3,op4,0
     814:  00:1F27                    ~ .@areg      :=      .@areg | a
     814:  00:1F27                    ~             endif
     814:  00:1F27                    ~ 
     814:  00:1F27                    ~             else
     814:  00:1F27  00 38 00 00       >             db      op1,op2,op3,op4
     814:  00:1F2B                    >             endif
     814:  00:1F2B                    > 
     814:  00:1F2B  28                >             db      f
     814:  00:1F2C                    > 
     814:  00:1F2C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     814:  00:1F2C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     814:  00:1F2C                    ~             else
     814:  00:1F2C  00                >             db      a
     814:  00:1F2D                    >             endif
     814:  00:1F2D                    > 
     814:  00:1F2D                    >             dw      bc,de,hl,ix,iy
     814:  00:1F2D  00 00 00 00 00 00 00 00 00 00 
     814:  00:1F37  28 00             >             dw      mem
     814:  00:1F39  00 00             >             dw      sp
     814:  00:1F3B                    > 
     814:  00:1F3B  (00:00D7)         > .@veccount := .@veccount+1
     814:  00:1F3B                    > 
     815:  00:1F3B                                  vec     0x00,0x00,0x00,0x00,mem,0x00d7,a,0x00,f,0xd7,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     815:  00:1F3B                    > 
     815:  00:1F3B                    >             if      postccf
     815:  00:1F3B                    ~ 
     815:  00:1F3B                    ~             if      ( .@veccount % 3 ) == 0
     815:  00:1F3B                    ~             inst    op1,op2,op3,op4,tail
     815:  00:1F3B                    ~ .@areg      :=      0
     815:  00:1F3B                    ~             else
     815:  00:1F3B                    ~             db      op1,op2,op3,op4,0
     815:  00:1F3B                    ~ .@areg      :=      .@areg | a
     815:  00:1F3B                    ~             endif
     815:  00:1F3B                    ~ 
     815:  00:1F3B                    ~             else
     815:  00:1F3B  00 00 00 00       >             db      op1,op2,op3,op4
     815:  00:1F3F                    >             endif
     815:  00:1F3F                    > 
     815:  00:1F3F  D7                >             db      f
     815:  00:1F40                    > 
     815:  00:1F40                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     815:  00:1F40                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     815:  00:1F40                    ~             else
     815:  00:1F40  00                >             db      a
     815:  00:1F41                    >             endif
     815:  00:1F41                    > 
     815:  00:1F41                    >             dw      bc,de,hl,ix,iy
     815:  00:1F41  00 00 00 00 01 00 00 00 00 00 
     815:  00:1F4B  D7 00             >             dw      mem
     815:  00:1F4D  00 00             >             dw      sp
     815:  00:1F4F                    > 
     815:  00:1F4F  (00:00D8)         > .@veccount := .@veccount+1
     815:  00:1F4F                    > 
     816:  00:1F4F                                  crcs    allflags,0xf5d39111,all,0x7f6e6fae,docflags,0x8dcbbff3,doc,0x1fe2af42,ccf,0x77b22658,mptr,0xf3795427
     816:  00:1F4F                    >             if      postccf
     816:  00:1F4F                    ~             ddbe    ccf
     816:  00:1F4F                    ~             elseif  memptr
     816:  00:1F4F                    ~             ddbe    mptr
     816:  00:1F4F                    ~             else
     816:  00:1F4F                    >             if      maskflags
     816:  00:1F4F                    >             if      onlyflags
     816:  00:1F4F                    ~             ddbe    docflags
     816:  00:1F4F                    ~             else
     816:  00:1F4F                    >             ddbe    doc
     816:  00:1F4F  1F                >             db      (n>>24)&0xff
     816:  00:1F50  E2                >             db      (n>>16)&0xff
     816:  00:1F51  AF                >             db      (n>>8)&0xff
     816:  00:1F52  42                >             db      n&0xff
     816:  00:1F53                    >             endif
     816:  00:1F53                    >             else
     816:  00:1F53                    ~             if      onlyflags
     816:  00:1F53                    ~             ddbe    allflags
     816:  00:1F53                    ~             else
     816:  00:1F53                    ~             ddbe    all
     816:  00:1F53                    ~             endif
     816:  00:1F53                    ~             endif
     816:  00:1F53                    >             endif
     817:  00:1F53                                  name    "BIT N,(HL)"
     817:  00:1F53                    >             dz      n
     817:  00:1F53  42 49 54 20 4E 2C 28 48 4C 29 00 
     818:  00:1F5E                      
     819:  00:1F5E                      .bit_n_r    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     819:  00:1F5E                    >             if      maskflags
     819:  00:1F5E                    >             db8     s,z,f5,hc,f3,pv,n,c
     819:  00:1F5E  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     819:  00:1F5F                    >             else
     819:  00:1F5F                    ~             db      0xff
     819:  00:1F5F                    ~             endif
     820:  00:1F5F                                  vec     0xcb,0x40,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     820:  00:1F5F                    > 
     820:  00:1F5F                    >             if      postccf
     820:  00:1F5F                    ~ 
     820:  00:1F5F                    ~             if      ( .@veccount % 3 ) == 0
     820:  00:1F5F                    ~             inst    op1,op2,op3,op4,tail
     820:  00:1F5F                    ~ .@areg      :=      0
     820:  00:1F5F                    ~             else
     820:  00:1F5F                    ~             db      op1,op2,op3,op4,0
     820:  00:1F5F                    ~ .@areg      :=      .@areg | a
     820:  00:1F5F                    ~             endif
     820:  00:1F5F                    ~ 
     820:  00:1F5F                    ~             else
     820:  00:1F5F  CB 40 00 00       >             db      op1,op2,op3,op4
     820:  00:1F63                    >             endif
     820:  00:1F63                    > 
     820:  00:1F63  FF                >             db      f
     820:  00:1F64                    > 
     820:  00:1F64                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     820:  00:1F64                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     820:  00:1F64                    ~             else
     820:  00:1F64  AA                >             db      a
     820:  00:1F65                    >             endif
     820:  00:1F65                    > 
     820:  00:1F65                    >             dw      bc,de,hl,ix,iy
     820:  00:1F65  CC BB EE DD 0C 09 88 DD 77 FD 
     820:  00:1F6F  34 12             >             dw      mem
     820:  00:1F71  00 C0             >             dw      sp
     820:  00:1F73                    > 
     820:  00:1F73  (00:00D9)         > .@veccount := .@veccount+1
     820:  00:1F73                    > 
     821:  00:1F73                                  vec     0x00,0x3f,0x00,0x00,mem,0x0000,a,0x00,f,0x28,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     821:  00:1F73                    > 
     821:  00:1F73                    >             if      postccf
     821:  00:1F73                    ~ 
     821:  00:1F73                    ~             if      ( .@veccount % 3 ) == 0
     821:  00:1F73                    ~             inst    op1,op2,op3,op4,tail
     821:  00:1F73                    ~ .@areg      :=      0
     821:  00:1F73                    ~             else
     821:  00:1F73                    ~             db      op1,op2,op3,op4,0
     821:  00:1F73                    ~ .@areg      :=      .@areg | a
     821:  00:1F73                    ~             endif
     821:  00:1F73                    ~ 
     821:  00:1F73                    ~             else
     821:  00:1F73  00 3F 00 00       >             db      op1,op2,op3,op4
     821:  00:1F77                    >             endif
     821:  00:1F77                    > 
     821:  00:1F77  28                >             db      f
     821:  00:1F78                    > 
     821:  00:1F78                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     821:  00:1F78                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     821:  00:1F78                    ~             else
     821:  00:1F78  00                >             db      a
     821:  00:1F79                    >             endif
     821:  00:1F79                    > 
     821:  00:1F79                    >             dw      bc,de,hl,ix,iy
     821:  00:1F79  00 00 00 00 00 00 00 00 00 00 
     821:  00:1F83  00 00             >             dw      mem
     821:  00:1F85  00 00             >             dw      sp
     821:  00:1F87                    > 
     821:  00:1F87  (00:00DA)         > .@veccount := .@veccount+1
     821:  00:1F87                    > 
     822:  00:1F87                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xd7,bc,0xffff,de,0xffff,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     822:  00:1F87                    > 
     822:  00:1F87                    >             if      postccf
     822:  00:1F87                    ~ 
     822:  00:1F87                    ~             if      ( .@veccount % 3 ) == 0
     822:  00:1F87                    ~             inst    op1,op2,op3,op4,tail
     822:  00:1F87                    ~ .@areg      :=      0
     822:  00:1F87                    ~             else
     822:  00:1F87                    ~             db      op1,op2,op3,op4,0
     822:  00:1F87                    ~ .@areg      :=      .@areg | a
     822:  00:1F87                    ~             endif
     822:  00:1F87                    ~ 
     822:  00:1F87                    ~             else
     822:  00:1F87  00 00 00 00       >             db      op1,op2,op3,op4
     822:  00:1F8B                    >             endif
     822:  00:1F8B                    > 
     822:  00:1F8B  D7                >             db      f
     822:  00:1F8C                    > 
     822:  00:1F8C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     822:  00:1F8C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     822:  00:1F8C                    ~             else
     822:  00:1F8C  00                >             db      a
     822:  00:1F8D                    >             endif
     822:  00:1F8D                    > 
     822:  00:1F8D                    >             dw      bc,de,hl,ix,iy
     822:  00:1F8D  FF FF FF FF 00 00 00 00 00 00 
     822:  00:1F97  00 00             >             dw      mem
     822:  00:1F99  00 00             >             dw      sp
     822:  00:1F9B                    > 
     822:  00:1F9B  (00:00DB)         > .@veccount := .@veccount+1
     822:  00:1F9B                    > 
     823:  00:1F9B                                  crcs    allflags,0x80f58eca,all,0xb0777901,docflags,0xff835842,doc,0xb7c832b6,ccf,0x736a3cba,mptr,0x60f9121c
     823:  00:1F9B                    >             if      postccf
     823:  00:1F9B                    ~             ddbe    ccf
     823:  00:1F9B                    ~             elseif  memptr
     823:  00:1F9B                    ~             ddbe    mptr
     823:  00:1F9B                    ~             else
     823:  00:1F9B                    >             if      maskflags
     823:  00:1F9B                    >             if      onlyflags
     823:  00:1F9B                    ~             ddbe    docflags
     823:  00:1F9B                    ~             else
     823:  00:1F9B                    >             ddbe    doc
     823:  00:1F9B  B7                >             db      (n>>24)&0xff
     823:  00:1F9C  C8                >             db      (n>>16)&0xff
     823:  00:1F9D  32                >             db      (n>>8)&0xff
     823:  00:1F9E  B6                >             db      n&0xff
     823:  00:1F9F                    >             endif
     823:  00:1F9F                    >             else
     823:  00:1F9F                    ~             if      onlyflags
     823:  00:1F9F                    ~             ddbe    allflags
     823:  00:1F9F                    ~             else
     823:  00:1F9F                    ~             ddbe    all
     823:  00:1F9F                    ~             endif
     823:  00:1F9F                    ~             endif
     823:  00:1F9F                    >             endif
     824:  00:1F9F                                  name    "BIT N,[R,(HL)]"
     824:  00:1F9F                    >             dz      n
     824:  00:1F9F  42 49 54 20 4E 2C 5B 52 2C 28 48 4C 29 5D 00 
     825:  00:1FAE                      
     826:  00:1FAE                      .bit_n_xyd  flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     826:  00:1FAE                    >             if      maskflags
     826:  00:1FAE                    >             db8     s,z,f5,hc,f3,pv,n,c
     826:  00:1FAE  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     826:  00:1FAF                    >             else
     826:  00:1FAF                    ~             db      0xff
     826:  00:1FAF                    ~             endif
     827:  00:1FAF                                  vec     0xdd,0xcb,0x00,0x46,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     827:  00:1FAF                    > 
     827:  00:1FAF                    >             if      postccf
     827:  00:1FAF                    ~ 
     827:  00:1FAF                    ~             if      ( .@veccount % 3 ) == 0
     827:  00:1FAF                    ~             inst    op1,op2,op3,op4,tail
     827:  00:1FAF                    ~ .@areg      :=      0
     827:  00:1FAF                    ~             else
     827:  00:1FAF                    ~             db      op1,op2,op3,op4,0
     827:  00:1FAF                    ~ .@areg      :=      .@areg | a
     827:  00:1FAF                    ~             endif
     827:  00:1FAF                    ~ 
     827:  00:1FAF                    ~             else
     827:  00:1FAF  DD CB 00 46       >             db      op1,op2,op3,op4
     827:  00:1FB3                    >             endif
     827:  00:1FB3                    > 
     827:  00:1FB3  FF                >             db      f
     827:  00:1FB4                    > 
     827:  00:1FB4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     827:  00:1FB4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     827:  00:1FB4                    ~             else
     827:  00:1FB4  AA                >             db      a
     827:  00:1FB5                    >             endif
     827:  00:1FB5                    > 
     827:  00:1FB5                    >             dw      bc,de,hl,ix,iy
     827:  00:1FB5  CC BB EE DD 11 44 0C 09 0C 09 
     827:  00:1FBF  34 12             >             dw      mem
     827:  00:1FC1  00 C0             >             dw      sp
     827:  00:1FC3                    > 
     827:  00:1FC3  (00:00DC)         > .@veccount := .@veccount+1
     827:  00:1FC3                    > 
     828:  00:1FC3                                  vec     0x20,0x00,0x00,0x38,mem,0x0000,a,0x00,f,0x28,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     828:  00:1FC3                    > 
     828:  00:1FC3                    >             if      postccf
     828:  00:1FC3                    ~ 
     828:  00:1FC3                    ~             if      ( .@veccount % 3 ) == 0
     828:  00:1FC3                    ~             inst    op1,op2,op3,op4,tail
     828:  00:1FC3                    ~ .@areg      :=      0
     828:  00:1FC3                    ~             else
     828:  00:1FC3                    ~             db      op1,op2,op3,op4,0
     828:  00:1FC3                    ~ .@areg      :=      .@areg | a
     828:  00:1FC3                    ~             endif
     828:  00:1FC3                    ~ 
     828:  00:1FC3                    ~             else
     828:  00:1FC3  20 00 00 38       >             db      op1,op2,op3,op4
     828:  00:1FC7                    >             endif
     828:  00:1FC7                    > 
     828:  00:1FC7  28                >             db      f
     828:  00:1FC8                    > 
     828:  00:1FC8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     828:  00:1FC8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     828:  00:1FC8                    ~             else
     828:  00:1FC8  00                >             db      a
     828:  00:1FC9                    >             endif
     828:  00:1FC9                    > 
     828:  00:1FC9                    >             dw      bc,de,hl,ix,iy
     828:  00:1FC9  00 00 00 00 00 00 00 00 00 00 
     828:  00:1FD3  00 00             >             dw      mem
     828:  00:1FD5  00 00             >             dw      sp
     828:  00:1FD7                    > 
     828:  00:1FD7  (00:00DD)         > .@veccount := .@veccount+1
     828:  00:1FD7                    > 
     829:  00:1FD7                                  vec     0x00,0x00,0x01,0x00,mem,0x00ff,a,0x00,f,0xd7,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     829:  00:1FD7                    > 
     829:  00:1FD7                    >             if      postccf
     829:  00:1FD7                    ~ 
     829:  00:1FD7                    ~             if      ( .@veccount % 3 ) == 0
     829:  00:1FD7                    ~             inst    op1,op2,op3,op4,tail
     829:  00:1FD7                    ~ .@areg      :=      0
     829:  00:1FD7                    ~             else
     829:  00:1FD7                    ~             db      op1,op2,op3,op4,0
     829:  00:1FD7                    ~ .@areg      :=      .@areg | a
     829:  00:1FD7                    ~             endif
     829:  00:1FD7                    ~ 
     829:  00:1FD7                    ~             else
     829:  00:1FD7  00 00 01 00       >             db      op1,op2,op3,op4
     829:  00:1FDB                    >             endif
     829:  00:1FDB                    > 
     829:  00:1FDB  D7                >             db      f
     829:  00:1FDC                    > 
     829:  00:1FDC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     829:  00:1FDC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     829:  00:1FDC                    ~             else
     829:  00:1FDC  00                >             db      a
     829:  00:1FDD                    >             endif
     829:  00:1FDD                    > 
     829:  00:1FDD                    >             dw      bc,de,hl,ix,iy
     829:  00:1FDD  00 00 00 00 00 00 01 00 01 00 
     829:  00:1FE7  FF 00             >             dw      mem
     829:  00:1FE9  00 00             >             dw      sp
     829:  00:1FEB                    > 
     829:  00:1FEB  (00:00DE)         > .@veccount := .@veccount+1
     829:  00:1FEB                    > 
     830:  00:1FEB                                  crcs    allflags,0x69d8b807,all,0xac375d19,docflags,0x6e0fa1c8,doc,0xd97a7bb8,ccf,0xa16f2455,mptr,0x1085734f
     830:  00:1FEB                    >             if      postccf
     830:  00:1FEB                    ~             ddbe    ccf
     830:  00:1FEB                    ~             elseif  memptr
     830:  00:1FEB                    ~             ddbe    mptr
     830:  00:1FEB                    ~             else
     830:  00:1FEB                    >             if      maskflags
     830:  00:1FEB                    >             if      onlyflags
     830:  00:1FEB                    ~             ddbe    docflags
     830:  00:1FEB                    ~             else
     830:  00:1FEB                    >             ddbe    doc
     830:  00:1FEB  D9                >             db      (n>>24)&0xff
     830:  00:1FEC  7A                >             db      (n>>16)&0xff
     830:  00:1FED  7B                >             db      (n>>8)&0xff
     830:  00:1FEE  B8                >             db      n&0xff
     830:  00:1FEF                    >             endif
     830:  00:1FEF                    >             else
     830:  00:1FEF                    ~             if      onlyflags
     830:  00:1FEF                    ~             ddbe    allflags
     830:  00:1FEF                    ~             else
     830:  00:1FEF                    ~             ddbe    all
     830:  00:1FEF                    ~             endif
     830:  00:1FEF                    ~             endif
     830:  00:1FEF                    >             endif
     831:  00:1FEF                                  name    "BIT N,(XY)"
     831:  00:1FEF                    >             dz      n
     831:  00:1FEF  42 49 54 20 4E 2C 28 58 59 29 00 
     832:  00:1FFA                      
     833:  00:1FFA                      .bit_n_xyd_ flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     833:  00:1FFA                    >             if      maskflags
     833:  00:1FFA                    >             db8     s,z,f5,hc,f3,pv,n,c
     833:  00:1FFA  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     833:  00:1FFB                    >             else
     833:  00:1FFB                    ~             db      0xff
     833:  00:1FFB                    ~             endif
     834:  00:1FFB                                  vec     0xdd,0xcb,0x00,0x40,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     834:  00:1FFB                    > 
     834:  00:1FFB                    >             if      postccf
     834:  00:1FFB                    ~ 
     834:  00:1FFB                    ~             if      ( .@veccount % 3 ) == 0
     834:  00:1FFB                    ~             inst    op1,op2,op3,op4,tail
     834:  00:1FFB                    ~ .@areg      :=      0
     834:  00:1FFB                    ~             else
     834:  00:1FFB                    ~             db      op1,op2,op3,op4,0
     834:  00:1FFB                    ~ .@areg      :=      .@areg | a
     834:  00:1FFB                    ~             endif
     834:  00:1FFB                    ~ 
     834:  00:1FFB                    ~             else
     834:  00:1FFB  DD CB 00 40       >             db      op1,op2,op3,op4
     834:  00:1FFF                    >             endif
     834:  00:1FFF                    > 
     834:  00:1FFF  FF                >             db      f
     834:  00:2000                    > 
     834:  00:2000                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     834:  00:2000                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     834:  00:2000                    ~             else
     834:  00:2000  AA                >             db      a
     834:  00:2001                    >             endif
     834:  00:2001                    > 
     834:  00:2001                    >             dw      bc,de,hl,ix,iy
     834:  00:2001  CC BB EE DD 11 44 0C 09 0C 09 
     834:  00:200B  34 12             >             dw      mem
     834:  00:200D  00 C0             >             dw      sp
     834:  00:200F                    > 
     834:  00:200F  (00:00DF)         > .@veccount := .@veccount+1
     834:  00:200F                    > 
     835:  00:200F                                  vec     0x20,0x00,0x00,0x3f,mem,0x0000,a,0x00,f,0x28,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     835:  00:200F                    > 
     835:  00:200F                    >             if      postccf
     835:  00:200F                    ~ 
     835:  00:200F                    ~             if      ( .@veccount % 3 ) == 0
     835:  00:200F                    ~             inst    op1,op2,op3,op4,tail
     835:  00:200F                    ~ .@areg      :=      0
     835:  00:200F                    ~             else
     835:  00:200F                    ~             db      op1,op2,op3,op4,0
     835:  00:200F                    ~ .@areg      :=      .@areg | a
     835:  00:200F                    ~             endif
     835:  00:200F                    ~ 
     835:  00:200F                    ~             else
     835:  00:200F  20 00 00 3F       >             db      op1,op2,op3,op4
     835:  00:2013                    >             endif
     835:  00:2013                    > 
     835:  00:2013  28                >             db      f
     835:  00:2014                    > 
     835:  00:2014                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     835:  00:2014                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     835:  00:2014                    ~             else
     835:  00:2014  00                >             db      a
     835:  00:2015                    >             endif
     835:  00:2015                    > 
     835:  00:2015                    >             dw      bc,de,hl,ix,iy
     835:  00:2015  00 00 00 00 00 00 00 00 00 00 
     835:  00:201F  00 00             >             dw      mem
     835:  00:2021  00 00             >             dw      sp
     835:  00:2023                    > 
     835:  00:2023  (00:00E0)         > .@veccount := .@veccount+1
     835:  00:2023                    > 
     836:  00:2023                                  vec     0x00,0x00,0x01,0x00,mem,0x00ff,a,0x00,f,0xd7,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     836:  00:2023                    > 
     836:  00:2023                    >             if      postccf
     836:  00:2023                    ~ 
     836:  00:2023                    ~             if      ( .@veccount % 3 ) == 0
     836:  00:2023                    ~             inst    op1,op2,op3,op4,tail
     836:  00:2023                    ~ .@areg      :=      0
     836:  00:2023                    ~             else
     836:  00:2023                    ~             db      op1,op2,op3,op4,0
     836:  00:2023                    ~ .@areg      :=      .@areg | a
     836:  00:2023                    ~             endif
     836:  00:2023                    ~ 
     836:  00:2023                    ~             else
     836:  00:2023  00 00 01 00       >             db      op1,op2,op3,op4
     836:  00:2027                    >             endif
     836:  00:2027                    > 
     836:  00:2027  D7                >             db      f
     836:  00:2028                    > 
     836:  00:2028                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     836:  00:2028                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     836:  00:2028                    ~             else
     836:  00:2028  00                >             db      a
     836:  00:2029                    >             endif
     836:  00:2029                    > 
     836:  00:2029                    >             dw      bc,de,hl,ix,iy
     836:  00:2029  00 00 00 00 00 00 01 00 01 00 
     836:  00:2033  FF 00             >             dw      mem
     836:  00:2035  00 00             >             dw      sp
     836:  00:2037                    > 
     836:  00:2037  (00:00E1)         > .@veccount := .@veccount+1
     836:  00:2037                    > 
     837:  00:2037                                  crcs    allflags,0xb99e5a2e,all,0x8e78e922,docflags,0x6870b827,doc,0x62003a45,ccf,0x32675fd1,mptr,0xef605a9e
     837:  00:2037                    >             if      postccf
     837:  00:2037                    ~             ddbe    ccf
     837:  00:2037                    ~             elseif  memptr
     837:  00:2037                    ~             ddbe    mptr
     837:  00:2037                    ~             else
     837:  00:2037                    >             if      maskflags
     837:  00:2037                    >             if      onlyflags
     837:  00:2037                    ~             ddbe    docflags
     837:  00:2037                    ~             else
     837:  00:2037                    >             ddbe    doc
     837:  00:2037  62                >             db      (n>>24)&0xff
     837:  00:2038  00                >             db      (n>>16)&0xff
     837:  00:2039  3A                >             db      (n>>8)&0xff
     837:  00:203A  45                >             db      n&0xff
     837:  00:203B                    >             endif
     837:  00:203B                    >             else
     837:  00:203B                    ~             if      onlyflags
     837:  00:203B                    ~             ddbe    allflags
     837:  00:203B                    ~             else
     837:  00:203B                    ~             ddbe    all
     837:  00:203B                    ~             endif
     837:  00:203B                    ~             endif
     837:  00:203B                    >             endif
     838:  00:203B                                  name    "BIT N,(XY),-"
     838:  00:203B                    >             dz      n
     838:  00:203B  42 49 54 20 4E 2C 28 58 59 29 2C 2D 00 
     839:  00:2048                      
     840:  00:2048                      .set_n_a    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     840:  00:2048                    >             if      maskflags
     840:  00:2048                    >             db8     s,z,f5,hc,f3,pv,n,c
     840:  00:2048  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     840:  00:2049                    >             else
     840:  00:2049                    ~             db      0xff
     840:  00:2049                    ~             endif
     841:  00:2049                                  vec     0xcb,0xc7,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     841:  00:2049                    > 
     841:  00:2049                    >             if      postccf
     841:  00:2049                    ~ 
     841:  00:2049                    ~             if      ( .@veccount % 3 ) == 0
     841:  00:2049                    ~             inst    op1,op2,op3,op4,tail
     841:  00:2049                    ~ .@areg      :=      0
     841:  00:2049                    ~             else
     841:  00:2049                    ~             db      op1,op2,op3,op4,0
     841:  00:2049                    ~ .@areg      :=      .@areg | a
     841:  00:2049                    ~             endif
     841:  00:2049                    ~ 
     841:  00:2049                    ~             else
     841:  00:2049  CB C7 00 00       >             db      op1,op2,op3,op4
     841:  00:204D                    >             endif
     841:  00:204D                    > 
     841:  00:204D  FF                >             db      f
     841:  00:204E                    > 
     841:  00:204E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     841:  00:204E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     841:  00:204E                    ~             else
     841:  00:204E  AA                >             db      a
     841:  00:204F                    >             endif
     841:  00:204F                    > 
     841:  00:204F                    >             dw      bc,de,hl,ix,iy
     841:  00:204F  CC BB EE DD 11 44 88 DD 77 FD 
     841:  00:2059  34 12             >             dw      mem
     841:  00:205B  00 C0             >             dw      sp
     841:  00:205D                    > 
     841:  00:205D  (00:00E2)         > .@veccount := .@veccount+1
     841:  00:205D                    > 
     842:  00:205D                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     842:  00:205D                    > 
     842:  00:205D                    >             if      postccf
     842:  00:205D                    ~ 
     842:  00:205D                    ~             if      ( .@veccount % 3 ) == 0
     842:  00:205D                    ~             inst    op1,op2,op3,op4,tail
     842:  00:205D                    ~ .@areg      :=      0
     842:  00:205D                    ~             else
     842:  00:205D                    ~             db      op1,op2,op3,op4,0
     842:  00:205D                    ~ .@areg      :=      .@areg | a
     842:  00:205D                    ~             endif
     842:  00:205D                    ~ 
     842:  00:205D                    ~             else
     842:  00:205D  00 38 00 00       >             db      op1,op2,op3,op4
     842:  00:2061                    >             endif
     842:  00:2061                    > 
     842:  00:2061  00                >             db      f
     842:  00:2062                    > 
     842:  00:2062                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     842:  00:2062                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     842:  00:2062                    ~             else
     842:  00:2062  00                >             db      a
     842:  00:2063                    >             endif
     842:  00:2063                    > 
     842:  00:2063                    >             dw      bc,de,hl,ix,iy
     842:  00:2063  00 00 00 00 00 00 00 00 00 00 
     842:  00:206D  00 00             >             dw      mem
     842:  00:206F  00 00             >             dw      sp
     842:  00:2071                    > 
     842:  00:2071  (00:00E3)         > .@veccount := .@veccount+1
     842:  00:2071                    > 
     843:  00:2071                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     843:  00:2071                    > 
     843:  00:2071                    >             if      postccf
     843:  00:2071                    ~ 
     843:  00:2071                    ~             if      ( .@veccount % 3 ) == 0
     843:  00:2071                    ~             inst    op1,op2,op3,op4,tail
     843:  00:2071                    ~ .@areg      :=      0
     843:  00:2071                    ~             else
     843:  00:2071                    ~             db      op1,op2,op3,op4,0
     843:  00:2071                    ~ .@areg      :=      .@areg | a
     843:  00:2071                    ~             endif
     843:  00:2071                    ~ 
     843:  00:2071                    ~             else
     843:  00:2071  00 00 00 00       >             db      op1,op2,op3,op4
     843:  00:2075                    >             endif
     843:  00:2075                    > 
     843:  00:2075  FF                >             db      f
     843:  00:2076                    > 
     843:  00:2076                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     843:  00:2076                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     843:  00:2076                    ~             else
     843:  00:2076  FF                >             db      a
     843:  00:2077                    >             endif
     843:  00:2077                    > 
     843:  00:2077                    >             dw      bc,de,hl,ix,iy
     843:  00:2077  00 00 00 00 00 00 00 00 00 00 
     843:  00:2081  00 00             >             dw      mem
     843:  00:2083  00 00             >             dw      sp
     843:  00:2085                    > 
     843:  00:2085  (00:00E4)         > .@veccount := .@veccount+1
     843:  00:2085                    > 
     844:  00:2085                                  crcs    allflags,0xdc6cce34,all,0x0e29860a,docflags,0xdc6cce34,doc,0x0e29860a,ccf,0x56779cfd,mptr,0xf0154dc0
     844:  00:2085                    >             if      postccf
     844:  00:2085                    ~             ddbe    ccf
     844:  00:2085                    ~             elseif  memptr
     844:  00:2085                    ~             ddbe    mptr
     844:  00:2085                    ~             else
     844:  00:2085                    >             if      maskflags
     844:  00:2085                    >             if      onlyflags
     844:  00:2085                    ~             ddbe    docflags
     844:  00:2085                    ~             else
     844:  00:2085                    >             ddbe    doc
     844:  00:2085  0E                >             db      (n>>24)&0xff
     844:  00:2086  29                >             db      (n>>16)&0xff
     844:  00:2087  86                >             db      (n>>8)&0xff
     844:  00:2088  0A                >             db      n&0xff
     844:  00:2089                    >             endif
     844:  00:2089                    >             else
     844:  00:2089                    ~             if      onlyflags
     844:  00:2089                    ~             ddbe    allflags
     844:  00:2089                    ~             else
     844:  00:2089                    ~             ddbe    all
     844:  00:2089                    ~             endif
     844:  00:2089                    ~             endif
     844:  00:2089                    >             endif
     845:  00:2089                                  name    "SET N,A"
     845:  00:2089                    >             dz      n
     845:  00:2089  53 45 54 20 4E 2C 41 00 
     846:  00:2091                      
     847:  00:2091                      .set_n_hl   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     847:  00:2091                    >             if      maskflags
     847:  00:2091                    >             db8     s,z,f5,hc,f3,pv,n,c
     847:  00:2091  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     847:  00:2092                    >             else
     847:  00:2092                    ~             db      0xff
     847:  00:2092                    ~             endif
     848:  00:2092                                  vec     0xcb,0xc6,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     848:  00:2092                    > 
     848:  00:2092                    >             if      postccf
     848:  00:2092                    ~ 
     848:  00:2092                    ~             if      ( .@veccount % 3 ) == 0
     848:  00:2092                    ~             inst    op1,op2,op3,op4,tail
     848:  00:2092                    ~ .@areg      :=      0
     848:  00:2092                    ~             else
     848:  00:2092                    ~             db      op1,op2,op3,op4,0
     848:  00:2092                    ~ .@areg      :=      .@areg | a
     848:  00:2092                    ~             endif
     848:  00:2092                    ~ 
     848:  00:2092                    ~             else
     848:  00:2092  CB C6 00 00       >             db      op1,op2,op3,op4
     848:  00:2096                    >             endif
     848:  00:2096                    > 
     848:  00:2096  FF                >             db      f
     848:  00:2097                    > 
     848:  00:2097                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     848:  00:2097                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     848:  00:2097                    ~             else
     848:  00:2097  AA                >             db      a
     848:  00:2098                    >             endif
     848:  00:2098                    > 
     848:  00:2098                    >             dw      bc,de,hl,ix,iy
     848:  00:2098  CC BB EE DD 0C 09 88 DD 77 FD 
     848:  00:20A2  34 12             >             dw      mem
     848:  00:20A4  00 C0             >             dw      sp
     848:  00:20A6                    > 
     848:  00:20A6  (00:00E5)         > .@veccount := .@veccount+1
     848:  00:20A6                    > 
     849:  00:20A6                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     849:  00:20A6                    > 
     849:  00:20A6                    >             if      postccf
     849:  00:20A6                    ~ 
     849:  00:20A6                    ~             if      ( .@veccount % 3 ) == 0
     849:  00:20A6                    ~             inst    op1,op2,op3,op4,tail
     849:  00:20A6                    ~ .@areg      :=      0
     849:  00:20A6                    ~             else
     849:  00:20A6                    ~             db      op1,op2,op3,op4,0
     849:  00:20A6                    ~ .@areg      :=      .@areg | a
     849:  00:20A6                    ~             endif
     849:  00:20A6                    ~ 
     849:  00:20A6                    ~             else
     849:  00:20A6  00 38 00 00       >             db      op1,op2,op3,op4
     849:  00:20AA                    >             endif
     849:  00:20AA                    > 
     849:  00:20AA  00                >             db      f
     849:  00:20AB                    > 
     849:  00:20AB                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     849:  00:20AB                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     849:  00:20AB                    ~             else
     849:  00:20AB  00                >             db      a
     849:  00:20AC                    >             endif
     849:  00:20AC                    > 
     849:  00:20AC                    >             dw      bc,de,hl,ix,iy
     849:  00:20AC  00 00 00 00 00 00 00 00 00 00 
     849:  00:20B6  00 00             >             dw      mem
     849:  00:20B8  00 00             >             dw      sp
     849:  00:20BA                    > 
     849:  00:20BA  (00:00E6)         > .@veccount := .@veccount+1
     849:  00:20BA                    > 
     850:  00:20BA                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     850:  00:20BA                    > 
     850:  00:20BA                    >             if      postccf
     850:  00:20BA                    ~ 
     850:  00:20BA                    ~             if      ( .@veccount % 3 ) == 0
     850:  00:20BA                    ~             inst    op1,op2,op3,op4,tail
     850:  00:20BA                    ~ .@areg      :=      0
     850:  00:20BA                    ~             else
     850:  00:20BA                    ~             db      op1,op2,op3,op4,0
     850:  00:20BA                    ~ .@areg      :=      .@areg | a
     850:  00:20BA                    ~             endif
     850:  00:20BA                    ~ 
     850:  00:20BA                    ~             else
     850:  00:20BA  00 00 00 00       >             db      op1,op2,op3,op4
     850:  00:20BE                    >             endif
     850:  00:20BE                    > 
     850:  00:20BE  FF                >             db      f
     850:  00:20BF                    > 
     850:  00:20BF                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     850:  00:20BF                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     850:  00:20BF                    ~             else
     850:  00:20BF  00                >             db      a
     850:  00:20C0                    >             endif
     850:  00:20C0                    > 
     850:  00:20C0                    >             dw      bc,de,hl,ix,iy
     850:  00:20C0  00 00 00 00 01 00 00 00 00 00 
     850:  00:20CA  FF 00             >             dw      mem
     850:  00:20CC  00 00             >             dw      sp
     850:  00:20CE                    > 
     850:  00:20CE  (00:00E7)         > .@veccount := .@veccount+1
     850:  00:20CE                    > 
     851:  00:20CE                                  crcs    allflags,0xeaf0e45d,all,0x514cc2f6,docflags,0xeaf0e45d,doc,0x514cc2f6,ccf,0xa20c0caf,mptr,0x5d434474
     851:  00:20CE                    >             if      postccf
     851:  00:20CE                    ~             ddbe    ccf
     851:  00:20CE                    ~             elseif  memptr
     851:  00:20CE                    ~             ddbe    mptr
     851:  00:20CE                    ~             else
     851:  00:20CE                    >             if      maskflags
     851:  00:20CE                    >             if      onlyflags
     851:  00:20CE                    ~             ddbe    docflags
     851:  00:20CE                    ~             else
     851:  00:20CE                    >             ddbe    doc
     851:  00:20CE  51                >             db      (n>>24)&0xff
     851:  00:20CF  4C                >             db      (n>>16)&0xff
     851:  00:20D0  C2                >             db      (n>>8)&0xff
     851:  00:20D1  F6                >             db      n&0xff
     851:  00:20D2                    >             endif
     851:  00:20D2                    >             else
     851:  00:20D2                    ~             if      onlyflags
     851:  00:20D2                    ~             ddbe    allflags
     851:  00:20D2                    ~             else
     851:  00:20D2                    ~             ddbe    all
     851:  00:20D2                    ~             endif
     851:  00:20D2                    ~             endif
     851:  00:20D2                    >             endif
     852:  00:20D2                                  name    "SET N,(HL)"
     852:  00:20D2                    >             dz      n
     852:  00:20D2  53 45 54 20 4E 2C 28 48 4C 29 00 
     853:  00:20DD                      
     854:  00:20DD                      .set_n_r    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     854:  00:20DD                    >             if      maskflags
     854:  00:20DD                    >             db8     s,z,f5,hc,f3,pv,n,c
     854:  00:20DD  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     854:  00:20DE                    >             else
     854:  00:20DE                    ~             db      0xff
     854:  00:20DE                    ~             endif
     855:  00:20DE                                  vec     0xcb,0xc0,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     855:  00:20DE                    > 
     855:  00:20DE                    >             if      postccf
     855:  00:20DE                    ~ 
     855:  00:20DE                    ~             if      ( .@veccount % 3 ) == 0
     855:  00:20DE                    ~             inst    op1,op2,op3,op4,tail
     855:  00:20DE                    ~ .@areg      :=      0
     855:  00:20DE                    ~             else
     855:  00:20DE                    ~             db      op1,op2,op3,op4,0
     855:  00:20DE                    ~ .@areg      :=      .@areg | a
     855:  00:20DE                    ~             endif
     855:  00:20DE                    ~ 
     855:  00:20DE                    ~             else
     855:  00:20DE  CB C0 00 00       >             db      op1,op2,op3,op4
     855:  00:20E2                    >             endif
     855:  00:20E2                    > 
     855:  00:20E2  FF                >             db      f
     855:  00:20E3                    > 
     855:  00:20E3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     855:  00:20E3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     855:  00:20E3                    ~             else
     855:  00:20E3  AA                >             db      a
     855:  00:20E4                    >             endif
     855:  00:20E4                    > 
     855:  00:20E4                    >             dw      bc,de,hl,ix,iy
     855:  00:20E4  CC BB EE DD 0C 09 88 DD 77 FD 
     855:  00:20EE  34 12             >             dw      mem
     855:  00:20F0  00 C0             >             dw      sp
     855:  00:20F2                    > 
     855:  00:20F2  (00:00E8)         > .@veccount := .@veccount+1
     855:  00:20F2                    > 
     856:  00:20F2                                  vec     0x00,0x3f,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     856:  00:20F2                    > 
     856:  00:20F2                    >             if      postccf
     856:  00:20F2                    ~ 
     856:  00:20F2                    ~             if      ( .@veccount % 3 ) == 0
     856:  00:20F2                    ~             inst    op1,op2,op3,op4,tail
     856:  00:20F2                    ~ .@areg      :=      0
     856:  00:20F2                    ~             else
     856:  00:20F2                    ~             db      op1,op2,op3,op4,0
     856:  00:20F2                    ~ .@areg      :=      .@areg | a
     856:  00:20F2                    ~             endif
     856:  00:20F2                    ~ 
     856:  00:20F2                    ~             else
     856:  00:20F2  00 3F 00 00       >             db      op1,op2,op3,op4
     856:  00:20F6                    >             endif
     856:  00:20F6                    > 
     856:  00:20F6  00                >             db      f
     856:  00:20F7                    > 
     856:  00:20F7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     856:  00:20F7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     856:  00:20F7                    ~             else
     856:  00:20F7  00                >             db      a
     856:  00:20F8                    >             endif
     856:  00:20F8                    > 
     856:  00:20F8                    >             dw      bc,de,hl,ix,iy
     856:  00:20F8  00 00 00 00 00 00 00 00 00 00 
     856:  00:2102  00 00             >             dw      mem
     856:  00:2104  00 00             >             dw      sp
     856:  00:2106                    > 
     856:  00:2106  (00:00E9)         > .@veccount := .@veccount+1
     856:  00:2106                    > 
     857:  00:2106                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0xffff,de,0xffff,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     857:  00:2106                    > 
     857:  00:2106                    >             if      postccf
     857:  00:2106                    ~ 
     857:  00:2106                    ~             if      ( .@veccount % 3 ) == 0
     857:  00:2106                    ~             inst    op1,op2,op3,op4,tail
     857:  00:2106                    ~ .@areg      :=      0
     857:  00:2106                    ~             else
     857:  00:2106                    ~             db      op1,op2,op3,op4,0
     857:  00:2106                    ~ .@areg      :=      .@areg | a
     857:  00:2106                    ~             endif
     857:  00:2106                    ~ 
     857:  00:2106                    ~             else
     857:  00:2106  00 00 00 00       >             db      op1,op2,op3,op4
     857:  00:210A                    >             endif
     857:  00:210A                    > 
     857:  00:210A  FF                >             db      f
     857:  00:210B                    > 
     857:  00:210B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     857:  00:210B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     857:  00:210B                    ~             else
     857:  00:210B  00                >             db      a
     857:  00:210C                    >             endif
     857:  00:210C                    > 
     857:  00:210C                    >             dw      bc,de,hl,ix,iy
     857:  00:210C  FF FF FF FF 00 00 00 00 00 00 
     857:  00:2116  00 00             >             dw      mem
     857:  00:2118  00 00             >             dw      sp
     857:  00:211A                    > 
     857:  00:211A  (00:00EA)         > .@veccount := .@veccount+1
     857:  00:211A                    > 
     858:  00:211A                                  crcs    allflags,0x2bb9d994,all,0xbc87a9e1,docflags,0x2bb9d994,doc,0xbc87a9e1,ccf,0x112577dd,mptr,0x6f46591e
     858:  00:211A                    >             if      postccf
     858:  00:211A                    ~             ddbe    ccf
     858:  00:211A                    ~             elseif  memptr
     858:  00:211A                    ~             ddbe    mptr
     858:  00:211A                    ~             else
     858:  00:211A                    >             if      maskflags
     858:  00:211A                    >             if      onlyflags
     858:  00:211A                    ~             ddbe    docflags
     858:  00:211A                    ~             else
     858:  00:211A                    >             ddbe    doc
     858:  00:211A  BC                >             db      (n>>24)&0xff
     858:  00:211B  87                >             db      (n>>16)&0xff
     858:  00:211C  A9                >             db      (n>>8)&0xff
     858:  00:211D  E1                >             db      n&0xff
     858:  00:211E                    >             endif
     858:  00:211E                    >             else
     858:  00:211E                    ~             if      onlyflags
     858:  00:211E                    ~             ddbe    allflags
     858:  00:211E                    ~             else
     858:  00:211E                    ~             ddbe    all
     858:  00:211E                    ~             endif
     858:  00:211E                    ~             endif
     858:  00:211E                    >             endif
     859:  00:211E                                  name    "SET N,[R,(HL)]"
     859:  00:211E                    >             dz      n
     859:  00:211E  53 45 54 20 4E 2C 5B 52 2C 28 48 4C 29 5D 00 
     860:  00:212D                      
     861:  00:212D                      .set_n_xyd  flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     861:  00:212D                    >             if      maskflags
     861:  00:212D                    >             db8     s,z,f5,hc,f3,pv,n,c
     861:  00:212D  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     861:  00:212E                    >             else
     861:  00:212E                    ~             db      0xff
     861:  00:212E                    ~             endif
     862:  00:212E                                  vec     0xdd,0xcb,0x00,0xc6,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     862:  00:212E                    > 
     862:  00:212E                    >             if      postccf
     862:  00:212E                    ~ 
     862:  00:212E                    ~             if      ( .@veccount % 3 ) == 0
     862:  00:212E                    ~             inst    op1,op2,op3,op4,tail
     862:  00:212E                    ~ .@areg      :=      0
     862:  00:212E                    ~             else
     862:  00:212E                    ~             db      op1,op2,op3,op4,0
     862:  00:212E                    ~ .@areg      :=      .@areg | a
     862:  00:212E                    ~             endif
     862:  00:212E                    ~ 
     862:  00:212E                    ~             else
     862:  00:212E  DD CB 00 C6       >             db      op1,op2,op3,op4
     862:  00:2132                    >             endif
     862:  00:2132                    > 
     862:  00:2132  FF                >             db      f
     862:  00:2133                    > 
     862:  00:2133                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     862:  00:2133                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     862:  00:2133                    ~             else
     862:  00:2133  AA                >             db      a
     862:  00:2134                    >             endif
     862:  00:2134                    > 
     862:  00:2134                    >             dw      bc,de,hl,ix,iy
     862:  00:2134  CC BB EE DD 11 44 0C 09 0C 09 
     862:  00:213E  34 12             >             dw      mem
     862:  00:2140  00 C0             >             dw      sp
     862:  00:2142                    > 
     862:  00:2142  (00:00EB)         > .@veccount := .@veccount+1
     862:  00:2142                    > 
     863:  00:2142                                  vec     0x20,0x00,0x00,0x38,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     863:  00:2142                    > 
     863:  00:2142                    >             if      postccf
     863:  00:2142                    ~ 
     863:  00:2142                    ~             if      ( .@veccount % 3 ) == 0
     863:  00:2142                    ~             inst    op1,op2,op3,op4,tail
     863:  00:2142                    ~ .@areg      :=      0
     863:  00:2142                    ~             else
     863:  00:2142                    ~             db      op1,op2,op3,op4,0
     863:  00:2142                    ~ .@areg      :=      .@areg | a
     863:  00:2142                    ~             endif
     863:  00:2142                    ~ 
     863:  00:2142                    ~             else
     863:  00:2142  20 00 00 38       >             db      op1,op2,op3,op4
     863:  00:2146                    >             endif
     863:  00:2146                    > 
     863:  00:2146  00                >             db      f
     863:  00:2147                    > 
     863:  00:2147                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     863:  00:2147                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     863:  00:2147                    ~             else
     863:  00:2147  00                >             db      a
     863:  00:2148                    >             endif
     863:  00:2148                    > 
     863:  00:2148                    >             dw      bc,de,hl,ix,iy
     863:  00:2148  00 00 00 00 00 00 00 00 00 00 
     863:  00:2152  00 00             >             dw      mem
     863:  00:2154  00 00             >             dw      sp
     863:  00:2156                    > 
     863:  00:2156  (00:00EC)         > .@veccount := .@veccount+1
     863:  00:2156                    > 
     864:  00:2156                                  vec     0x00,0x00,0x01,0x00,mem,0x00ff,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     864:  00:2156                    > 
     864:  00:2156                    >             if      postccf
     864:  00:2156                    ~ 
     864:  00:2156                    ~             if      ( .@veccount % 3 ) == 0
     864:  00:2156                    ~             inst    op1,op2,op3,op4,tail
     864:  00:2156                    ~ .@areg      :=      0
     864:  00:2156                    ~             else
     864:  00:2156                    ~             db      op1,op2,op3,op4,0
     864:  00:2156                    ~ .@areg      :=      .@areg | a
     864:  00:2156                    ~             endif
     864:  00:2156                    ~ 
     864:  00:2156                    ~             else
     864:  00:2156  00 00 01 00       >             db      op1,op2,op3,op4
     864:  00:215A                    >             endif
     864:  00:215A                    > 
     864:  00:215A  FF                >             db      f
     864:  00:215B                    > 
     864:  00:215B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     864:  00:215B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     864:  00:215B                    ~             else
     864:  00:215B  00                >             db      a
     864:  00:215C                    >             endif
     864:  00:215C                    > 
     864:  00:215C                    >             dw      bc,de,hl,ix,iy
     864:  00:215C  00 00 00 00 00 00 01 00 01 00 
     864:  00:2166  FF 00             >             dw      mem
     864:  00:2168  00 00             >             dw      sp
     864:  00:216A                    > 
     864:  00:216A  (00:00ED)         > .@veccount := .@veccount+1
     864:  00:216A                    > 
     865:  00:216A                                  crcs    allflags,0x2387ec0d,all,0xfc48dc5a,docflags,0x2387ec0d,doc,0xfc48dc5a,ccf,0xc90fadad,mptr,0xf6d0118d
     865:  00:216A                    >             if      postccf
     865:  00:216A                    ~             ddbe    ccf
     865:  00:216A                    ~             elseif  memptr
     865:  00:216A                    ~             ddbe    mptr
     865:  00:216A                    ~             else
     865:  00:216A                    >             if      maskflags
     865:  00:216A                    >             if      onlyflags
     865:  00:216A                    ~             ddbe    docflags
     865:  00:216A                    ~             else
     865:  00:216A                    >             ddbe    doc
     865:  00:216A  FC                >             db      (n>>24)&0xff
     865:  00:216B  48                >             db      (n>>16)&0xff
     865:  00:216C  DC                >             db      (n>>8)&0xff
     865:  00:216D  5A                >             db      n&0xff
     865:  00:216E                    >             endif
     865:  00:216E                    >             else
     865:  00:216E                    ~             if      onlyflags
     865:  00:216E                    ~             ddbe    allflags
     865:  00:216E                    ~             else
     865:  00:216E                    ~             ddbe    all
     865:  00:216E                    ~             endif
     865:  00:216E                    ~             endif
     865:  00:216E                    >             endif
     866:  00:216E                                  name    "SET N,(XY)"
     866:  00:216E                    >             dz      n
     866:  00:216E  53 45 54 20 4E 2C 28 58 59 29 00 
     867:  00:2179                      
     868:  00:2179                      .set_n_xyd_ flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     868:  00:2179                    >             if      maskflags
     868:  00:2179                    >             db8     s,z,f5,hc,f3,pv,n,c
     868:  00:2179  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     868:  00:217A                    >             else
     868:  00:217A                    ~             db      0xff
     868:  00:217A                    ~             endif
     869:  00:217A                                  vec     0xdd,0xcb,0x00,0xc0,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     869:  00:217A                    > 
     869:  00:217A                    >             if      postccf
     869:  00:217A                    ~ 
     869:  00:217A                    ~             if      ( .@veccount % 3 ) == 0
     869:  00:217A                    ~             inst    op1,op2,op3,op4,tail
     869:  00:217A                    ~ .@areg      :=      0
     869:  00:217A                    ~             else
     869:  00:217A                    ~             db      op1,op2,op3,op4,0
     869:  00:217A                    ~ .@areg      :=      .@areg | a
     869:  00:217A                    ~             endif
     869:  00:217A                    ~ 
     869:  00:217A                    ~             else
     869:  00:217A  DD CB 00 C0       >             db      op1,op2,op3,op4
     869:  00:217E                    >             endif
     869:  00:217E                    > 
     869:  00:217E  FF                >             db      f
     869:  00:217F                    > 
     869:  00:217F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     869:  00:217F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     869:  00:217F                    ~             else
     869:  00:217F  AA                >             db      a
     869:  00:2180                    >             endif
     869:  00:2180                    > 
     869:  00:2180                    >             dw      bc,de,hl,ix,iy
     869:  00:2180  CC BB EE DD 11 44 0C 09 0C 09 
     869:  00:218A  34 12             >             dw      mem
     869:  00:218C  00 C0             >             dw      sp
     869:  00:218E                    > 
     869:  00:218E  (00:00EE)         > .@veccount := .@veccount+1
     869:  00:218E                    > 
     870:  00:218E                                  vec     0x20,0x00,0x00,0x3f,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     870:  00:218E                    > 
     870:  00:218E                    >             if      postccf
     870:  00:218E                    ~ 
     870:  00:218E                    ~             if      ( .@veccount % 3 ) == 0
     870:  00:218E                    ~             inst    op1,op2,op3,op4,tail
     870:  00:218E                    ~ .@areg      :=      0
     870:  00:218E                    ~             else
     870:  00:218E                    ~             db      op1,op2,op3,op4,0
     870:  00:218E                    ~ .@areg      :=      .@areg | a
     870:  00:218E                    ~             endif
     870:  00:218E                    ~ 
     870:  00:218E                    ~             else
     870:  00:218E  20 00 00 3F       >             db      op1,op2,op3,op4
     870:  00:2192                    >             endif
     870:  00:2192                    > 
     870:  00:2192  00                >             db      f
     870:  00:2193                    > 
     870:  00:2193                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     870:  00:2193                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     870:  00:2193                    ~             else
     870:  00:2193  00                >             db      a
     870:  00:2194                    >             endif
     870:  00:2194                    > 
     870:  00:2194                    >             dw      bc,de,hl,ix,iy
     870:  00:2194  00 00 00 00 00 00 00 00 00 00 
     870:  00:219E  00 00             >             dw      mem
     870:  00:21A0  00 00             >             dw      sp
     870:  00:21A2                    > 
     870:  00:21A2  (00:00EF)         > .@veccount := .@veccount+1
     870:  00:21A2                    > 
     871:  00:21A2                                  vec     0x00,0x00,0x01,0x00,mem,0x00ff,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     871:  00:21A2                    > 
     871:  00:21A2                    >             if      postccf
     871:  00:21A2                    ~ 
     871:  00:21A2                    ~             if      ( .@veccount % 3 ) == 0
     871:  00:21A2                    ~             inst    op1,op2,op3,op4,tail
     871:  00:21A2                    ~ .@areg      :=      0
     871:  00:21A2                    ~             else
     871:  00:21A2                    ~             db      op1,op2,op3,op4,0
     871:  00:21A2                    ~ .@areg      :=      .@areg | a
     871:  00:21A2                    ~             endif
     871:  00:21A2                    ~ 
     871:  00:21A2                    ~             else
     871:  00:21A2  00 00 01 00       >             db      op1,op2,op3,op4
     871:  00:21A6                    >             endif
     871:  00:21A6                    > 
     871:  00:21A6  FF                >             db      f
     871:  00:21A7                    > 
     871:  00:21A7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     871:  00:21A7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     871:  00:21A7                    ~             else
     871:  00:21A7  00                >             db      a
     871:  00:21A8                    >             endif
     871:  00:21A8                    > 
     871:  00:21A8                    >             dw      bc,de,hl,ix,iy
     871:  00:21A8  00 00 00 00 00 00 01 00 01 00 
     871:  00:21B2  FF 00             >             dw      mem
     871:  00:21B4  00 00             >             dw      sp
     871:  00:21B6                    > 
     871:  00:21B6  (00:00F0)         > .@veccount := .@veccount+1
     871:  00:21B6                    > 
     872:  00:21B6                                  crcs    allflags,0xdf6769a7,all,0x02392678,docflags,0xdf6769a7,doc,0x02392678,ccf,0x246fb380,mptr,0x4ba4554c
     872:  00:21B6                    >             if      postccf
     872:  00:21B6                    ~             ddbe    ccf
     872:  00:21B6                    ~             elseif  memptr
     872:  00:21B6                    ~             ddbe    mptr
     872:  00:21B6                    ~             else
     872:  00:21B6                    >             if      maskflags
     872:  00:21B6                    >             if      onlyflags
     872:  00:21B6                    ~             ddbe    docflags
     872:  00:21B6                    ~             else
     872:  00:21B6                    >             ddbe    doc
     872:  00:21B6  02                >             db      (n>>24)&0xff
     872:  00:21B7  39                >             db      (n>>16)&0xff
     872:  00:21B8  26                >             db      (n>>8)&0xff
     872:  00:21B9  78                >             db      n&0xff
     872:  00:21BA                    >             endif
     872:  00:21BA                    >             else
     872:  00:21BA                    ~             if      onlyflags
     872:  00:21BA                    ~             ddbe    allflags
     872:  00:21BA                    ~             else
     872:  00:21BA                    ~             ddbe    all
     872:  00:21BA                    ~             endif
     872:  00:21BA                    ~             endif
     872:  00:21BA                    >             endif
     873:  00:21BA                                  name    "SET N,(XY),R"
     873:  00:21BA                    >             dz      n
     873:  00:21BA  53 45 54 20 4E 2C 28 58 59 29 2C 52 00 
     874:  00:21C7                      
     875:  00:21C7                      .res_n_a    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     875:  00:21C7                    >             if      maskflags
     875:  00:21C7                    >             db8     s,z,f5,hc,f3,pv,n,c
     875:  00:21C7  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     875:  00:21C8                    >             else
     875:  00:21C8                    ~             db      0xff
     875:  00:21C8                    ~             endif
     876:  00:21C8                                  vec     0xcb,0x87,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     876:  00:21C8                    > 
     876:  00:21C8                    >             if      postccf
     876:  00:21C8                    ~ 
     876:  00:21C8                    ~             if      ( .@veccount % 3 ) == 0
     876:  00:21C8                    ~             inst    op1,op2,op3,op4,tail
     876:  00:21C8                    ~ .@areg      :=      0
     876:  00:21C8                    ~             else
     876:  00:21C8                    ~             db      op1,op2,op3,op4,0
     876:  00:21C8                    ~ .@areg      :=      .@areg | a
     876:  00:21C8                    ~             endif
     876:  00:21C8                    ~ 
     876:  00:21C8                    ~             else
     876:  00:21C8  CB 87 00 00       >             db      op1,op2,op3,op4
     876:  00:21CC                    >             endif
     876:  00:21CC                    > 
     876:  00:21CC  FF                >             db      f
     876:  00:21CD                    > 
     876:  00:21CD                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     876:  00:21CD                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     876:  00:21CD                    ~             else
     876:  00:21CD  AA                >             db      a
     876:  00:21CE                    >             endif
     876:  00:21CE                    > 
     876:  00:21CE                    >             dw      bc,de,hl,ix,iy
     876:  00:21CE  CC BB EE DD 11 44 88 DD 77 FD 
     876:  00:21D8  34 12             >             dw      mem
     876:  00:21DA  00 C0             >             dw      sp
     876:  00:21DC                    > 
     876:  00:21DC  (00:00F1)         > .@veccount := .@veccount+1
     876:  00:21DC                    > 
     877:  00:21DC                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     877:  00:21DC                    > 
     877:  00:21DC                    >             if      postccf
     877:  00:21DC                    ~ 
     877:  00:21DC                    ~             if      ( .@veccount % 3 ) == 0
     877:  00:21DC                    ~             inst    op1,op2,op3,op4,tail
     877:  00:21DC                    ~ .@areg      :=      0
     877:  00:21DC                    ~             else
     877:  00:21DC                    ~             db      op1,op2,op3,op4,0
     877:  00:21DC                    ~ .@areg      :=      .@areg | a
     877:  00:21DC                    ~             endif
     877:  00:21DC                    ~ 
     877:  00:21DC                    ~             else
     877:  00:21DC  00 38 00 00       >             db      op1,op2,op3,op4
     877:  00:21E0                    >             endif
     877:  00:21E0                    > 
     877:  00:21E0  00                >             db      f
     877:  00:21E1                    > 
     877:  00:21E1                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     877:  00:21E1                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     877:  00:21E1                    ~             else
     877:  00:21E1  00                >             db      a
     877:  00:21E2                    >             endif
     877:  00:21E2                    > 
     877:  00:21E2                    >             dw      bc,de,hl,ix,iy
     877:  00:21E2  00 00 00 00 00 00 00 00 00 00 
     877:  00:21EC  00 00             >             dw      mem
     877:  00:21EE  00 00             >             dw      sp
     877:  00:21F0                    > 
     877:  00:21F0  (00:00F2)         > .@veccount := .@veccount+1
     877:  00:21F0                    > 
     878:  00:21F0                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     878:  00:21F0                    > 
     878:  00:21F0                    >             if      postccf
     878:  00:21F0                    ~ 
     878:  00:21F0                    ~             if      ( .@veccount % 3 ) == 0
     878:  00:21F0                    ~             inst    op1,op2,op3,op4,tail
     878:  00:21F0                    ~ .@areg      :=      0
     878:  00:21F0                    ~             else
     878:  00:21F0                    ~             db      op1,op2,op3,op4,0
     878:  00:21F0                    ~ .@areg      :=      .@areg | a
     878:  00:21F0                    ~             endif
     878:  00:21F0                    ~ 
     878:  00:21F0                    ~             else
     878:  00:21F0  00 00 00 00       >             db      op1,op2,op3,op4
     878:  00:21F4                    >             endif
     878:  00:21F4                    > 
     878:  00:21F4  FF                >             db      f
     878:  00:21F5                    > 
     878:  00:21F5                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     878:  00:21F5                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     878:  00:21F5                    ~             else
     878:  00:21F5  FF                >             db      a
     878:  00:21F6                    >             endif
     878:  00:21F6                    > 
     878:  00:21F6                    >             dw      bc,de,hl,ix,iy
     878:  00:21F6  00 00 00 00 00 00 00 00 00 00 
     878:  00:2200  00 00             >             dw      mem
     878:  00:2202  00 00             >             dw      sp
     878:  00:2204                    > 
     878:  00:2204  (00:00F3)         > .@veccount := .@veccount+1
     878:  00:2204                    > 
     879:  00:2204                                  crcs    allflags,0xdc6cce34,all,0x002d3c76,docflags,0xdc6cce34,doc,0x002d3c76,ccf,0x7675bfcf,mptr,0xf0154dc0
     879:  00:2204                    >             if      postccf
     879:  00:2204                    ~             ddbe    ccf
     879:  00:2204                    ~             elseif  memptr
     879:  00:2204                    ~             ddbe    mptr
     879:  00:2204                    ~             else
     879:  00:2204                    >             if      maskflags
     879:  00:2204                    >             if      onlyflags
     879:  00:2204                    ~             ddbe    docflags
     879:  00:2204                    ~             else
     879:  00:2204                    >             ddbe    doc
     879:  00:2204  00                >             db      (n>>24)&0xff
     879:  00:2205  2D                >             db      (n>>16)&0xff
     879:  00:2206  3C                >             db      (n>>8)&0xff
     879:  00:2207  76                >             db      n&0xff
     879:  00:2208                    >             endif
     879:  00:2208                    >             else
     879:  00:2208                    ~             if      onlyflags
     879:  00:2208                    ~             ddbe    allflags
     879:  00:2208                    ~             else
     879:  00:2208                    ~             ddbe    all
     879:  00:2208                    ~             endif
     879:  00:2208                    ~             endif
     879:  00:2208                    >             endif
     880:  00:2208                                  name    "RES N,A"
     880:  00:2208                    >             dz      n
     880:  00:2208  52 45 53 20 4E 2C 41 00 
     881:  00:2210                      
     882:  00:2210                      .res_n_hl   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     882:  00:2210                    >             if      maskflags
     882:  00:2210                    >             db8     s,z,f5,hc,f3,pv,n,c
     882:  00:2210  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     882:  00:2211                    >             else
     882:  00:2211                    ~             db      0xff
     882:  00:2211                    ~             endif
     883:  00:2211                                  vec     0xcb,0x86,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     883:  00:2211                    > 
     883:  00:2211                    >             if      postccf
     883:  00:2211                    ~ 
     883:  00:2211                    ~             if      ( .@veccount % 3 ) == 0
     883:  00:2211                    ~             inst    op1,op2,op3,op4,tail
     883:  00:2211                    ~ .@areg      :=      0
     883:  00:2211                    ~             else
     883:  00:2211                    ~             db      op1,op2,op3,op4,0
     883:  00:2211                    ~ .@areg      :=      .@areg | a
     883:  00:2211                    ~             endif
     883:  00:2211                    ~ 
     883:  00:2211                    ~             else
     883:  00:2211  CB 86 00 00       >             db      op1,op2,op3,op4
     883:  00:2215                    >             endif
     883:  00:2215                    > 
     883:  00:2215  FF                >             db      f
     883:  00:2216                    > 
     883:  00:2216                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     883:  00:2216                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     883:  00:2216                    ~             else
     883:  00:2216  AA                >             db      a
     883:  00:2217                    >             endif
     883:  00:2217                    > 
     883:  00:2217                    >             dw      bc,de,hl,ix,iy
     883:  00:2217  CC BB EE DD 0C 09 88 DD 77 FD 
     883:  00:2221  34 12             >             dw      mem
     883:  00:2223  00 C0             >             dw      sp
     883:  00:2225                    > 
     883:  00:2225  (00:00F4)         > .@veccount := .@veccount+1
     883:  00:2225                    > 
     884:  00:2225                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     884:  00:2225                    > 
     884:  00:2225                    >             if      postccf
     884:  00:2225                    ~ 
     884:  00:2225                    ~             if      ( .@veccount % 3 ) == 0
     884:  00:2225                    ~             inst    op1,op2,op3,op4,tail
     884:  00:2225                    ~ .@areg      :=      0
     884:  00:2225                    ~             else
     884:  00:2225                    ~             db      op1,op2,op3,op4,0
     884:  00:2225                    ~ .@areg      :=      .@areg | a
     884:  00:2225                    ~             endif
     884:  00:2225                    ~ 
     884:  00:2225                    ~             else
     884:  00:2225  00 38 00 00       >             db      op1,op2,op3,op4
     884:  00:2229                    >             endif
     884:  00:2229                    > 
     884:  00:2229  00                >             db      f
     884:  00:222A                    > 
     884:  00:222A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     884:  00:222A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     884:  00:222A                    ~             else
     884:  00:222A  00                >             db      a
     884:  00:222B                    >             endif
     884:  00:222B                    > 
     884:  00:222B                    >             dw      bc,de,hl,ix,iy
     884:  00:222B  00 00 00 00 00 00 00 00 00 00 
     884:  00:2235  00 00             >             dw      mem
     884:  00:2237  00 00             >             dw      sp
     884:  00:2239                    > 
     884:  00:2239  (00:00F5)         > .@veccount := .@veccount+1
     884:  00:2239                    > 
     885:  00:2239                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     885:  00:2239                    > 
     885:  00:2239                    >             if      postccf
     885:  00:2239                    ~ 
     885:  00:2239                    ~             if      ( .@veccount % 3 ) == 0
     885:  00:2239                    ~             inst    op1,op2,op3,op4,tail
     885:  00:2239                    ~ .@areg      :=      0
     885:  00:2239                    ~             else
     885:  00:2239                    ~             db      op1,op2,op3,op4,0
     885:  00:2239                    ~ .@areg      :=      .@areg | a
     885:  00:2239                    ~             endif
     885:  00:2239                    ~ 
     885:  00:2239                    ~             else
     885:  00:2239  00 00 00 00       >             db      op1,op2,op3,op4
     885:  00:223D                    >             endif
     885:  00:223D                    > 
     885:  00:223D  FF                >             db      f
     885:  00:223E                    > 
     885:  00:223E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     885:  00:223E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     885:  00:223E                    ~             else
     885:  00:223E  00                >             db      a
     885:  00:223F                    >             endif
     885:  00:223F                    > 
     885:  00:223F                    >             dw      bc,de,hl,ix,iy
     885:  00:223F  00 00 00 00 01 00 00 00 00 00 
     885:  00:2249  FF 00             >             dw      mem
     885:  00:224B  00 00             >             dw      sp
     885:  00:224D                    > 
     885:  00:224D  (00:00F6)         > .@veccount := .@veccount+1
     885:  00:224D                    > 
     886:  00:224D                                  crcs    allflags,0xeaf0e45d,all,0xe0112a76,docflags,0xeaf0e45d,doc,0xe0112a76,ccf,0xa20c0caf,mptr,0x5d434474
     886:  00:224D                    >             if      postccf
     886:  00:224D                    ~             ddbe    ccf
     886:  00:224D                    ~             elseif  memptr
     886:  00:224D                    ~             ddbe    mptr
     886:  00:224D                    ~             else
     886:  00:224D                    >             if      maskflags
     886:  00:224D                    >             if      onlyflags
     886:  00:224D                    ~             ddbe    docflags
     886:  00:224D                    ~             else
     886:  00:224D                    >             ddbe    doc
     886:  00:224D  E0                >             db      (n>>24)&0xff
     886:  00:224E  11                >             db      (n>>16)&0xff
     886:  00:224F  2A                >             db      (n>>8)&0xff
     886:  00:2250  76                >             db      n&0xff
     886:  00:2251                    >             endif
     886:  00:2251                    >             else
     886:  00:2251                    ~             if      onlyflags
     886:  00:2251                    ~             ddbe    allflags
     886:  00:2251                    ~             else
     886:  00:2251                    ~             ddbe    all
     886:  00:2251                    ~             endif
     886:  00:2251                    ~             endif
     886:  00:2251                    >             endif
     887:  00:2251                                  name    "RES N,(HL)"
     887:  00:2251                    >             dz      n
     887:  00:2251  52 45 53 20 4E 2C 28 48 4C 29 00 
     888:  00:225C                      
     889:  00:225C                      .res_n_r    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     889:  00:225C                    >             if      maskflags
     889:  00:225C                    >             db8     s,z,f5,hc,f3,pv,n,c
     889:  00:225C  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     889:  00:225D                    >             else
     889:  00:225D                    ~             db      0xff
     889:  00:225D                    ~             endif
     890:  00:225D                                  vec     0xcb,0x80,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     890:  00:225D                    > 
     890:  00:225D                    >             if      postccf
     890:  00:225D                    ~ 
     890:  00:225D                    ~             if      ( .@veccount % 3 ) == 0
     890:  00:225D                    ~             inst    op1,op2,op3,op4,tail
     890:  00:225D                    ~ .@areg      :=      0
     890:  00:225D                    ~             else
     890:  00:225D                    ~             db      op1,op2,op3,op4,0
     890:  00:225D                    ~ .@areg      :=      .@areg | a
     890:  00:225D                    ~             endif
     890:  00:225D                    ~ 
     890:  00:225D                    ~             else
     890:  00:225D  CB 80 00 00       >             db      op1,op2,op3,op4
     890:  00:2261                    >             endif
     890:  00:2261                    > 
     890:  00:2261  FF                >             db      f
     890:  00:2262                    > 
     890:  00:2262                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     890:  00:2262                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     890:  00:2262                    ~             else
     890:  00:2262  AA                >             db      a
     890:  00:2263                    >             endif
     890:  00:2263                    > 
     890:  00:2263                    >             dw      bc,de,hl,ix,iy
     890:  00:2263  CC BB EE DD 0C 09 88 DD 77 FD 
     890:  00:226D  34 12             >             dw      mem
     890:  00:226F  00 C0             >             dw      sp
     890:  00:2271                    > 
     890:  00:2271  (00:00F7)         > .@veccount := .@veccount+1
     890:  00:2271                    > 
     891:  00:2271                                  vec     0x00,0x3f,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     891:  00:2271                    > 
     891:  00:2271                    >             if      postccf
     891:  00:2271                    ~ 
     891:  00:2271                    ~             if      ( .@veccount % 3 ) == 0
     891:  00:2271                    ~             inst    op1,op2,op3,op4,tail
     891:  00:2271                    ~ .@areg      :=      0
     891:  00:2271                    ~             else
     891:  00:2271                    ~             db      op1,op2,op3,op4,0
     891:  00:2271                    ~ .@areg      :=      .@areg | a
     891:  00:2271                    ~             endif
     891:  00:2271                    ~ 
     891:  00:2271                    ~             else
     891:  00:2271  00 3F 00 00       >             db      op1,op2,op3,op4
     891:  00:2275                    >             endif
     891:  00:2275                    > 
     891:  00:2275  00                >             db      f
     891:  00:2276                    > 
     891:  00:2276                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     891:  00:2276                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     891:  00:2276                    ~             else
     891:  00:2276  00                >             db      a
     891:  00:2277                    >             endif
     891:  00:2277                    > 
     891:  00:2277                    >             dw      bc,de,hl,ix,iy
     891:  00:2277  00 00 00 00 00 00 00 00 00 00 
     891:  00:2281  00 00             >             dw      mem
     891:  00:2283  00 00             >             dw      sp
     891:  00:2285                    > 
     891:  00:2285  (00:00F8)         > .@veccount := .@veccount+1
     891:  00:2285                    > 
     892:  00:2285                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0xffff,de,0xffff,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     892:  00:2285                    > 
     892:  00:2285                    >             if      postccf
     892:  00:2285                    ~ 
     892:  00:2285                    ~             if      ( .@veccount % 3 ) == 0
     892:  00:2285                    ~             inst    op1,op2,op3,op4,tail
     892:  00:2285                    ~ .@areg      :=      0
     892:  00:2285                    ~             else
     892:  00:2285                    ~             db      op1,op2,op3,op4,0
     892:  00:2285                    ~ .@areg      :=      .@areg | a
     892:  00:2285                    ~             endif
     892:  00:2285                    ~ 
     892:  00:2285                    ~             else
     892:  00:2285  00 00 00 00       >             db      op1,op2,op3,op4
     892:  00:2289                    >             endif
     892:  00:2289                    > 
     892:  00:2289  FF                >             db      f
     892:  00:228A                    > 
     892:  00:228A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     892:  00:228A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     892:  00:228A                    ~             else
     892:  00:228A  00                >             db      a
     892:  00:228B                    >             endif
     892:  00:228B                    > 
     892:  00:228B                    >             dw      bc,de,hl,ix,iy
     892:  00:228B  FF FF FF FF 00 00 00 00 00 00 
     892:  00:2295  00 00             >             dw      mem
     892:  00:2297  00 00             >             dw      sp
     892:  00:2299                    > 
     892:  00:2299  (00:00F9)         > .@veccount := .@veccount+1
     892:  00:2299                    > 
     893:  00:2299                                  crcs    allflags,0x2bb9d994,all,0x4a207df2,docflags,0x2bb9d994,doc,0x4a207df2,ccf,0x86080fa1,mptr,0x6f46591e
     893:  00:2299                    >             if      postccf
     893:  00:2299                    ~             ddbe    ccf
     893:  00:2299                    ~             elseif  memptr
     893:  00:2299                    ~             ddbe    mptr
     893:  00:2299                    ~             else
     893:  00:2299                    >             if      maskflags
     893:  00:2299                    >             if      onlyflags
     893:  00:2299                    ~             ddbe    docflags
     893:  00:2299                    ~             else
     893:  00:2299                    >             ddbe    doc
     893:  00:2299  4A                >             db      (n>>24)&0xff
     893:  00:229A  20                >             db      (n>>16)&0xff
     893:  00:229B  7D                >             db      (n>>8)&0xff
     893:  00:229C  F2                >             db      n&0xff
     893:  00:229D                    >             endif
     893:  00:229D                    >             else
     893:  00:229D                    ~             if      onlyflags
     893:  00:229D                    ~             ddbe    allflags
     893:  00:229D                    ~             else
     893:  00:229D                    ~             ddbe    all
     893:  00:229D                    ~             endif
     893:  00:229D                    ~             endif
     893:  00:229D                    >             endif
     894:  00:229D                                  name    "RES N,[R,(HL)]"
     894:  00:229D                    >             dz      n
     894:  00:229D  52 45 53 20 4E 2C 5B 52 2C 28 48 4C 29 5D 00 
     895:  00:22AC                      
     896:  00:22AC                      .res_n_xyd  flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     896:  00:22AC                    >             if      maskflags
     896:  00:22AC                    >             db8     s,z,f5,hc,f3,pv,n,c
     896:  00:22AC  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     896:  00:22AD                    >             else
     896:  00:22AD                    ~             db      0xff
     896:  00:22AD                    ~             endif
     897:  00:22AD                                  vec     0xdd,0xcb,0x00,0x86,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     897:  00:22AD                    > 
     897:  00:22AD                    >             if      postccf
     897:  00:22AD                    ~ 
     897:  00:22AD                    ~             if      ( .@veccount % 3 ) == 0
     897:  00:22AD                    ~             inst    op1,op2,op3,op4,tail
     897:  00:22AD                    ~ .@areg      :=      0
     897:  00:22AD                    ~             else
     897:  00:22AD                    ~             db      op1,op2,op3,op4,0
     897:  00:22AD                    ~ .@areg      :=      .@areg | a
     897:  00:22AD                    ~             endif
     897:  00:22AD                    ~ 
     897:  00:22AD                    ~             else
     897:  00:22AD  DD CB 00 86       >             db      op1,op2,op3,op4
     897:  00:22B1                    >             endif
     897:  00:22B1                    > 
     897:  00:22B1  FF                >             db      f
     897:  00:22B2                    > 
     897:  00:22B2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     897:  00:22B2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     897:  00:22B2                    ~             else
     897:  00:22B2  AA                >             db      a
     897:  00:22B3                    >             endif
     897:  00:22B3                    > 
     897:  00:22B3                    >             dw      bc,de,hl,ix,iy
     897:  00:22B3  CC BB EE DD 11 44 0C 09 0C 09 
     897:  00:22BD  34 12             >             dw      mem
     897:  00:22BF  00 C0             >             dw      sp
     897:  00:22C1                    > 
     897:  00:22C1  (00:00FA)         > .@veccount := .@veccount+1
     897:  00:22C1                    > 
     898:  00:22C1                                  vec     0x20,0x00,0x00,0x38,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     898:  00:22C1                    > 
     898:  00:22C1                    >             if      postccf
     898:  00:22C1                    ~ 
     898:  00:22C1                    ~             if      ( .@veccount % 3 ) == 0
     898:  00:22C1                    ~             inst    op1,op2,op3,op4,tail
     898:  00:22C1                    ~ .@areg      :=      0
     898:  00:22C1                    ~             else
     898:  00:22C1                    ~             db      op1,op2,op3,op4,0
     898:  00:22C1                    ~ .@areg      :=      .@areg | a
     898:  00:22C1                    ~             endif
     898:  00:22C1                    ~ 
     898:  00:22C1                    ~             else
     898:  00:22C1  20 00 00 38       >             db      op1,op2,op3,op4
     898:  00:22C5                    >             endif
     898:  00:22C5                    > 
     898:  00:22C5  00                >             db      f
     898:  00:22C6                    > 
     898:  00:22C6                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     898:  00:22C6                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     898:  00:22C6                    ~             else
     898:  00:22C6  00                >             db      a
     898:  00:22C7                    >             endif
     898:  00:22C7                    > 
     898:  00:22C7                    >             dw      bc,de,hl,ix,iy
     898:  00:22C7  00 00 00 00 00 00 00 00 00 00 
     898:  00:22D1  00 00             >             dw      mem
     898:  00:22D3  00 00             >             dw      sp
     898:  00:22D5                    > 
     898:  00:22D5  (00:00FB)         > .@veccount := .@veccount+1
     898:  00:22D5                    > 
     899:  00:22D5                                  vec     0x00,0x00,0x01,0x00,mem,0x00ff,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     899:  00:22D5                    > 
     899:  00:22D5                    >             if      postccf
     899:  00:22D5                    ~ 
     899:  00:22D5                    ~             if      ( .@veccount % 3 ) == 0
     899:  00:22D5                    ~             inst    op1,op2,op3,op4,tail
     899:  00:22D5                    ~ .@areg      :=      0
     899:  00:22D5                    ~             else
     899:  00:22D5                    ~             db      op1,op2,op3,op4,0
     899:  00:22D5                    ~ .@areg      :=      .@areg | a
     899:  00:22D5                    ~             endif
     899:  00:22D5                    ~ 
     899:  00:22D5                    ~             else
     899:  00:22D5  00 00 01 00       >             db      op1,op2,op3,op4
     899:  00:22D9                    >             endif
     899:  00:22D9                    > 
     899:  00:22D9  FF                >             db      f
     899:  00:22DA                    > 
     899:  00:22DA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     899:  00:22DA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     899:  00:22DA                    ~             else
     899:  00:22DA  00                >             db      a
     899:  00:22DB                    >             endif
     899:  00:22DB                    > 
     899:  00:22DB                    >             dw      bc,de,hl,ix,iy
     899:  00:22DB  00 00 00 00 00 00 01 00 01 00 
     899:  00:22E5  FF 00             >             dw      mem
     899:  00:22E7  00 00             >             dw      sp
     899:  00:22E9                    > 
     899:  00:22E9  (00:00FC)         > .@veccount := .@veccount+1
     899:  00:22E9                    > 
     900:  00:22E9                                  crcs    allflags,0x2387ec0d,all,0x563d39de,docflags,0x2387ec0d,doc,0x563d39de,ccf,0xc90fadad,mptr,0xf6d0118d
     900:  00:22E9                    >             if      postccf
     900:  00:22E9                    ~             ddbe    ccf
     900:  00:22E9                    ~             elseif  memptr
     900:  00:22E9                    ~             ddbe    mptr
     900:  00:22E9                    ~             else
     900:  00:22E9                    >             if      maskflags
     900:  00:22E9                    >             if      onlyflags
     900:  00:22E9                    ~             ddbe    docflags
     900:  00:22E9                    ~             else
     900:  00:22E9                    >             ddbe    doc
     900:  00:22E9  56                >             db      (n>>24)&0xff
     900:  00:22EA  3D                >             db      (n>>16)&0xff
     900:  00:22EB  39                >             db      (n>>8)&0xff
     900:  00:22EC  DE                >             db      n&0xff
     900:  00:22ED                    >             endif
     900:  00:22ED                    >             else
     900:  00:22ED                    ~             if      onlyflags
     900:  00:22ED                    ~             ddbe    allflags
     900:  00:22ED                    ~             else
     900:  00:22ED                    ~             ddbe    all
     900:  00:22ED                    ~             endif
     900:  00:22ED                    ~             endif
     900:  00:22ED                    >             endif
     901:  00:22ED                                  name    "RES N,(XY)"
     901:  00:22ED                    >             dz      n
     901:  00:22ED  52 45 53 20 4E 2C 28 58 59 29 00 
     902:  00:22F8                      
     903:  00:22F8                      .res_n_xyd_ flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     903:  00:22F8                    >             if      maskflags
     903:  00:22F8                    >             db8     s,z,f5,hc,f3,pv,n,c
     903:  00:22F8  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     903:  00:22F9                    >             else
     903:  00:22F9                    ~             db      0xff
     903:  00:22F9                    ~             endif
     904:  00:22F9                                  vec     0xdd,0xcb,0x00,0x80,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
     904:  00:22F9                    > 
     904:  00:22F9                    >             if      postccf
     904:  00:22F9                    ~ 
     904:  00:22F9                    ~             if      ( .@veccount % 3 ) == 0
     904:  00:22F9                    ~             inst    op1,op2,op3,op4,tail
     904:  00:22F9                    ~ .@areg      :=      0
     904:  00:22F9                    ~             else
     904:  00:22F9                    ~             db      op1,op2,op3,op4,0
     904:  00:22F9                    ~ .@areg      :=      .@areg | a
     904:  00:22F9                    ~             endif
     904:  00:22F9                    ~ 
     904:  00:22F9                    ~             else
     904:  00:22F9  DD CB 00 80       >             db      op1,op2,op3,op4
     904:  00:22FD                    >             endif
     904:  00:22FD                    > 
     904:  00:22FD  FF                >             db      f
     904:  00:22FE                    > 
     904:  00:22FE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     904:  00:22FE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     904:  00:22FE                    ~             else
     904:  00:22FE  AA                >             db      a
     904:  00:22FF                    >             endif
     904:  00:22FF                    > 
     904:  00:22FF                    >             dw      bc,de,hl,ix,iy
     904:  00:22FF  CC BB EE DD 11 44 0C 09 0C 09 
     904:  00:2309  34 12             >             dw      mem
     904:  00:230B  00 C0             >             dw      sp
     904:  00:230D                    > 
     904:  00:230D  (00:00FD)         > .@veccount := .@veccount+1
     904:  00:230D                    > 
     905:  00:230D                                  vec     0x20,0x00,0x00,0x3f,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     905:  00:230D                    > 
     905:  00:230D                    >             if      postccf
     905:  00:230D                    ~ 
     905:  00:230D                    ~             if      ( .@veccount % 3 ) == 0
     905:  00:230D                    ~             inst    op1,op2,op3,op4,tail
     905:  00:230D                    ~ .@areg      :=      0
     905:  00:230D                    ~             else
     905:  00:230D                    ~             db      op1,op2,op3,op4,0
     905:  00:230D                    ~ .@areg      :=      .@areg | a
     905:  00:230D                    ~             endif
     905:  00:230D                    ~ 
     905:  00:230D                    ~             else
     905:  00:230D  20 00 00 3F       >             db      op1,op2,op3,op4
     905:  00:2311                    >             endif
     905:  00:2311                    > 
     905:  00:2311  00                >             db      f
     905:  00:2312                    > 
     905:  00:2312                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     905:  00:2312                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     905:  00:2312                    ~             else
     905:  00:2312  00                >             db      a
     905:  00:2313                    >             endif
     905:  00:2313                    > 
     905:  00:2313                    >             dw      bc,de,hl,ix,iy
     905:  00:2313  00 00 00 00 00 00 00 00 00 00 
     905:  00:231D  00 00             >             dw      mem
     905:  00:231F  00 00             >             dw      sp
     905:  00:2321                    > 
     905:  00:2321  (00:00FE)         > .@veccount := .@veccount+1
     905:  00:2321                    > 
     906:  00:2321                                  vec     0x00,0x00,0x01,0x00,mem,0x00ff,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
     906:  00:2321                    > 
     906:  00:2321                    >             if      postccf
     906:  00:2321                    ~ 
     906:  00:2321                    ~             if      ( .@veccount % 3 ) == 0
     906:  00:2321                    ~             inst    op1,op2,op3,op4,tail
     906:  00:2321                    ~ .@areg      :=      0
     906:  00:2321                    ~             else
     906:  00:2321                    ~             db      op1,op2,op3,op4,0
     906:  00:2321                    ~ .@areg      :=      .@areg | a
     906:  00:2321                    ~             endif
     906:  00:2321                    ~ 
     906:  00:2321                    ~             else
     906:  00:2321  00 00 01 00       >             db      op1,op2,op3,op4
     906:  00:2325                    >             endif
     906:  00:2325                    > 
     906:  00:2325  FF                >             db      f
     906:  00:2326                    > 
     906:  00:2326                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     906:  00:2326                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     906:  00:2326                    ~             else
     906:  00:2326  00                >             db      a
     906:  00:2327                    >             endif
     906:  00:2327                    > 
     906:  00:2327                    >             dw      bc,de,hl,ix,iy
     906:  00:2327  00 00 00 00 00 00 01 00 01 00 
     906:  00:2331  FF 00             >             dw      mem
     906:  00:2333  00 00             >             dw      sp
     906:  00:2335                    > 
     906:  00:2335  (00:00FF)         > .@veccount := .@veccount+1
     906:  00:2335                    > 
     907:  00:2335                                  crcs    allflags,0xdf6769a7,all,0x54e6da74,docflags,0xdf6769a7,doc,0x54e6da74,ccf,0x43588b31,mptr,0x4ba4554c
     907:  00:2335                    >             if      postccf
     907:  00:2335                    ~             ddbe    ccf
     907:  00:2335                    ~             elseif  memptr
     907:  00:2335                    ~             ddbe    mptr
     907:  00:2335                    ~             else
     907:  00:2335                    >             if      maskflags
     907:  00:2335                    >             if      onlyflags
     907:  00:2335                    ~             ddbe    docflags
     907:  00:2335                    ~             else
     907:  00:2335                    >             ddbe    doc
     907:  00:2335  54                >             db      (n>>24)&0xff
     907:  00:2336  E6                >             db      (n>>16)&0xff
     907:  00:2337  DA                >             db      (n>>8)&0xff
     907:  00:2338  74                >             db      n&0xff
     907:  00:2339                    >             endif
     907:  00:2339                    >             else
     907:  00:2339                    ~             if      onlyflags
     907:  00:2339                    ~             ddbe    allflags
     907:  00:2339                    ~             else
     907:  00:2339                    ~             ddbe    all
     907:  00:2339                    ~             endif
     907:  00:2339                    ~             endif
     907:  00:2339                    >             endif
     908:  00:2339                                  name    "RES N,(XY),R"
     908:  00:2339                    >             dz      n
     908:  00:2339  52 45 53 20 4E 2C 28 58 59 29 2C 52 00 
     909:  00:2346                                  
     910:  00:2346                                  ; Block instructions.
     911:  00:2346                      
     912:  00:2346                      .ldi        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     912:  00:2346                    >             if      maskflags
     912:  00:2346                    >             db8     s,z,f5,hc,f3,pv,n,c
     912:  00:2346  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     912:  00:2347                    >             else
     912:  00:2347                    ~             db      0xff
     912:  00:2347                    ~             endif
     913:  00:2347                                  vec     0xed,0xa0,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0001,de,mem   ,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     913:  00:2347                    > 
     913:  00:2347                    >             if      postccf
     913:  00:2347                    ~ 
     913:  00:2347                    ~             if      ( .@veccount % 3 ) == 0
     913:  00:2347                    ~             inst    op1,op2,op3,op4,tail
     913:  00:2347                    ~ .@areg      :=      0
     913:  00:2347                    ~             else
     913:  00:2347                    ~             db      op1,op2,op3,op4,0
     913:  00:2347                    ~ .@areg      :=      .@areg | a
     913:  00:2347                    ~             endif
     913:  00:2347                    ~ 
     913:  00:2347                    ~             else
     913:  00:2347  ED A0 00 00       >             db      op1,op2,op3,op4
     913:  00:234B                    >             endif
     913:  00:234B                    > 
     913:  00:234B  FF                >             db      f
     913:  00:234C                    > 
     913:  00:234C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     913:  00:234C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     913:  00:234C                    ~             else
     913:  00:234C  AA                >             db      a
     913:  00:234D                    >             endif
     913:  00:234D                    > 
     913:  00:234D                    >             dw      bc,de,hl,ix,iy
     913:  00:234D  01 00 0C 09 0C 09 88 DD 77 FD 
     913:  00:2357  34 12             >             dw      mem
     913:  00:2359  00 C0             >             dw      sp
     913:  00:235B                    > 
     913:  00:235B  (00:0100)         > .@veccount := .@veccount+1
     913:  00:235B                    > 
     914:  00:235B                                  vec     0x00,0x00,0x00,0x00,mem,0x0009,a,0x09,f,0x00,bc,0x0000,de,0x0001,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     914:  00:235B                    > 
     914:  00:235B                    >             if      postccf
     914:  00:235B                    ~ 
     914:  00:235B                    ~             if      ( .@veccount % 3 ) == 0
     914:  00:235B                    ~             inst    op1,op2,op3,op4,tail
     914:  00:235B                    ~ .@areg      :=      0
     914:  00:235B                    ~             else
     914:  00:235B                    ~             db      op1,op2,op3,op4,0
     914:  00:235B                    ~ .@areg      :=      .@areg | a
     914:  00:235B                    ~             endif
     914:  00:235B                    ~ 
     914:  00:235B                    ~             else
     914:  00:235B  00 00 00 00       >             db      op1,op2,op3,op4
     914:  00:235F                    >             endif
     914:  00:235F                    > 
     914:  00:235F  00                >             db      f
     914:  00:2360                    > 
     914:  00:2360                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     914:  00:2360                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     914:  00:2360                    ~             else
     914:  00:2360  09                >             db      a
     914:  00:2361                    >             endif
     914:  00:2361                    > 
     914:  00:2361                    >             dw      bc,de,hl,ix,iy
     914:  00:2361  00 00 01 00 01 00 00 00 00 00 
     914:  00:236B  09 00             >             dw      mem
     914:  00:236D  00 00             >             dw      sp
     914:  00:236F                    > 
     914:  00:236F  (00:0101)         > .@veccount := .@veccount+1
     914:  00:236F                    > 
     915:  00:236F                                  vec     0x00,0x00,0x00,0x00,mem,0x00f6,a,0xf6,f,0xff,bc,0xffff,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     915:  00:236F                    > 
     915:  00:236F                    >             if      postccf
     915:  00:236F                    ~ 
     915:  00:236F                    ~             if      ( .@veccount % 3 ) == 0
     915:  00:236F                    ~             inst    op1,op2,op3,op4,tail
     915:  00:236F                    ~ .@areg      :=      0
     915:  00:236F                    ~             else
     915:  00:236F                    ~             db      op1,op2,op3,op4,0
     915:  00:236F                    ~ .@areg      :=      .@areg | a
     915:  00:236F                    ~             endif
     915:  00:236F                    ~ 
     915:  00:236F                    ~             else
     915:  00:236F  00 00 00 00       >             db      op1,op2,op3,op4
     915:  00:2373                    >             endif
     915:  00:2373                    > 
     915:  00:2373  FF                >             db      f
     915:  00:2374                    > 
     915:  00:2374                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     915:  00:2374                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     915:  00:2374                    ~             else
     915:  00:2374  F6                >             db      a
     915:  00:2375                    >             endif
     915:  00:2375                    > 
     915:  00:2375                    >             dw      bc,de,hl,ix,iy
     915:  00:2375  FF FF 00 00 00 00 00 00 00 00 
     915:  00:237F  F6 00             >             dw      mem
     915:  00:2381  00 00             >             dw      sp
     915:  00:2383                    > 
     915:  00:2383  (00:0102)         > .@veccount := .@veccount+1
     915:  00:2383                    > 
     916:  00:2383                                  crcs    allflags,0x74905a21,all,0x171f174f,docflags,0x25ba7a54,doc,0x2ec1e096,ccf,0x082b1261,mptr,0x9c3ee85a
     916:  00:2383                    >             if      postccf
     916:  00:2383                    ~             ddbe    ccf
     916:  00:2383                    ~             elseif  memptr
     916:  00:2383                    ~             ddbe    mptr
     916:  00:2383                    ~             else
     916:  00:2383                    >             if      maskflags
     916:  00:2383                    >             if      onlyflags
     916:  00:2383                    ~             ddbe    docflags
     916:  00:2383                    ~             else
     916:  00:2383                    >             ddbe    doc
     916:  00:2383  2E                >             db      (n>>24)&0xff
     916:  00:2384  C1                >             db      (n>>16)&0xff
     916:  00:2385  E0                >             db      (n>>8)&0xff
     916:  00:2386  96                >             db      n&0xff
     916:  00:2387                    >             endif
     916:  00:2387                    >             else
     916:  00:2387                    ~             if      onlyflags
     916:  00:2387                    ~             ddbe    allflags
     916:  00:2387                    ~             else
     916:  00:2387                    ~             ddbe    all
     916:  00:2387                    ~             endif
     916:  00:2387                    ~             endif
     916:  00:2387                    >             endif
     917:  00:2387                                  name    "LDI"
     917:  00:2387  4C 44 49 00       >             dz      n
     918:  00:238B                      
     919:  00:238B                      .ldd        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     919:  00:238B                    >             if      maskflags
     919:  00:238B                    >             db8     s,z,f5,hc,f3,pv,n,c
     919:  00:238B  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     919:  00:238C                    >             else
     919:  00:238C                    ~             db      0xff
     919:  00:238C                    ~             endif
     920:  00:238C                                  vec     0xed,0xa8,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0001,de,mem   ,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     920:  00:238C                    > 
     920:  00:238C                    >             if      postccf
     920:  00:238C                    ~ 
     920:  00:238C                    ~             if      ( .@veccount % 3 ) == 0
     920:  00:238C                    ~             inst    op1,op2,op3,op4,tail
     920:  00:238C                    ~ .@areg      :=      0
     920:  00:238C                    ~             else
     920:  00:238C                    ~             db      op1,op2,op3,op4,0
     920:  00:238C                    ~ .@areg      :=      .@areg | a
     920:  00:238C                    ~             endif
     920:  00:238C                    ~ 
     920:  00:238C                    ~             else
     920:  00:238C  ED A8 00 00       >             db      op1,op2,op3,op4
     920:  00:2390                    >             endif
     920:  00:2390                    > 
     920:  00:2390  FF                >             db      f
     920:  00:2391                    > 
     920:  00:2391                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     920:  00:2391                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     920:  00:2391                    ~             else
     920:  00:2391  AA                >             db      a
     920:  00:2392                    >             endif
     920:  00:2392                    > 
     920:  00:2392                    >             dw      bc,de,hl,ix,iy
     920:  00:2392  01 00 0C 09 0C 09 88 DD 77 FD 
     920:  00:239C  34 12             >             dw      mem
     920:  00:239E  00 C0             >             dw      sp
     920:  00:23A0                    > 
     920:  00:23A0  (00:0103)         > .@veccount := .@veccount+1
     920:  00:23A0                    > 
     921:  00:23A0                                  vec     0x00,0x00,0x00,0x00,mem,0x0009,a,0x09,f,0x00,bc,0x0000,de,0x0001,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     921:  00:23A0                    > 
     921:  00:23A0                    >             if      postccf
     921:  00:23A0                    ~ 
     921:  00:23A0                    ~             if      ( .@veccount % 3 ) == 0
     921:  00:23A0                    ~             inst    op1,op2,op3,op4,tail
     921:  00:23A0                    ~ .@areg      :=      0
     921:  00:23A0                    ~             else
     921:  00:23A0                    ~             db      op1,op2,op3,op4,0
     921:  00:23A0                    ~ .@areg      :=      .@areg | a
     921:  00:23A0                    ~             endif
     921:  00:23A0                    ~ 
     921:  00:23A0                    ~             else
     921:  00:23A0  00 00 00 00       >             db      op1,op2,op3,op4
     921:  00:23A4                    >             endif
     921:  00:23A4                    > 
     921:  00:23A4  00                >             db      f
     921:  00:23A5                    > 
     921:  00:23A5                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     921:  00:23A5                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     921:  00:23A5                    ~             else
     921:  00:23A5  09                >             db      a
     921:  00:23A6                    >             endif
     921:  00:23A6                    > 
     921:  00:23A6                    >             dw      bc,de,hl,ix,iy
     921:  00:23A6  00 00 01 00 01 00 00 00 00 00 
     921:  00:23B0  09 00             >             dw      mem
     921:  00:23B2  00 00             >             dw      sp
     921:  00:23B4                    > 
     921:  00:23B4  (00:0104)         > .@veccount := .@veccount+1
     921:  00:23B4                    > 
     922:  00:23B4                                  vec     0x00,0x00,0x00,0x00,mem,0x00f6,a,0xf6,f,0xff,bc,0xffff,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     922:  00:23B4                    > 
     922:  00:23B4                    >             if      postccf
     922:  00:23B4                    ~ 
     922:  00:23B4                    ~             if      ( .@veccount % 3 ) == 0
     922:  00:23B4                    ~             inst    op1,op2,op3,op4,tail
     922:  00:23B4                    ~ .@areg      :=      0
     922:  00:23B4                    ~             else
     922:  00:23B4                    ~             db      op1,op2,op3,op4,0
     922:  00:23B4                    ~ .@areg      :=      .@areg | a
     922:  00:23B4                    ~             endif
     922:  00:23B4                    ~ 
     922:  00:23B4                    ~             else
     922:  00:23B4  00 00 00 00       >             db      op1,op2,op3,op4
     922:  00:23B8                    >             endif
     922:  00:23B8                    > 
     922:  00:23B8  FF                >             db      f
     922:  00:23B9                    > 
     922:  00:23B9                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     922:  00:23B9                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     922:  00:23B9                    ~             else
     922:  00:23B9  F6                >             db      a
     922:  00:23BA                    >             endif
     922:  00:23BA                    > 
     922:  00:23BA                    >             dw      bc,de,hl,ix,iy
     922:  00:23BA  FF FF 00 00 00 00 00 00 00 00 
     922:  00:23C4  F6 00             >             dw      mem
     922:  00:23C6  00 00             >             dw      sp
     922:  00:23C8                    > 
     922:  00:23C8  (00:0105)         > .@veccount := .@veccount+1
     922:  00:23C8                    > 
     923:  00:23C8                                  crcs    allflags,0x74905a21,all,0xd752d9bc,docflags,0x25ba7a54,doc,0xee8c2e65,ccf,0x082b1261,mptr,0x9c3ee85a
     923:  00:23C8                    >             if      postccf
     923:  00:23C8                    ~             ddbe    ccf
     923:  00:23C8                    ~             elseif  memptr
     923:  00:23C8                    ~             ddbe    mptr
     923:  00:23C8                    ~             else
     923:  00:23C8                    >             if      maskflags
     923:  00:23C8                    >             if      onlyflags
     923:  00:23C8                    ~             ddbe    docflags
     923:  00:23C8                    ~             else
     923:  00:23C8                    >             ddbe    doc
     923:  00:23C8  EE                >             db      (n>>24)&0xff
     923:  00:23C9  8C                >             db      (n>>16)&0xff
     923:  00:23CA  2E                >             db      (n>>8)&0xff
     923:  00:23CB  65                >             db      n&0xff
     923:  00:23CC                    >             endif
     923:  00:23CC                    >             else
     923:  00:23CC                    ~             if      onlyflags
     923:  00:23CC                    ~             ddbe    allflags
     923:  00:23CC                    ~             else
     923:  00:23CC                    ~             ddbe    all
     923:  00:23CC                    ~             endif
     923:  00:23CC                    ~             endif
     923:  00:23CC                    >             endif
     924:  00:23CC                                  name    "LDD"
     924:  00:23CC  4C 44 44 00       >             dz      n
     925:  00:23D0                      
     926:  00:23D0                      .ldir       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     926:  00:23D0                    >             if      maskflags
     926:  00:23D0                    >             db8     s,z,f5,hc,f3,pv,n,c
     926:  00:23D0  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     926:  00:23D1                    >             else
     926:  00:23D1                    ~             db      0xff
     926:  00:23D1                    ~             endif
     927:  00:23D1                                  vec     0xed,0xb0,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0001,de,mem   ,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     927:  00:23D1                    > 
     927:  00:23D1                    >             if      postccf
     927:  00:23D1                    ~ 
     927:  00:23D1                    ~             if      ( .@veccount % 3 ) == 0
     927:  00:23D1                    ~             inst    op1,op2,op3,op4,tail
     927:  00:23D1                    ~ .@areg      :=      0
     927:  00:23D1                    ~             else
     927:  00:23D1                    ~             db      op1,op2,op3,op4,0
     927:  00:23D1                    ~ .@areg      :=      .@areg | a
     927:  00:23D1                    ~             endif
     927:  00:23D1                    ~ 
     927:  00:23D1                    ~             else
     927:  00:23D1  ED B0 00 00       >             db      op1,op2,op3,op4
     927:  00:23D5                    >             endif
     927:  00:23D5                    > 
     927:  00:23D5  FF                >             db      f
     927:  00:23D6                    > 
     927:  00:23D6                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     927:  00:23D6                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     927:  00:23D6                    ~             else
     927:  00:23D6  AA                >             db      a
     927:  00:23D7                    >             endif
     927:  00:23D7                    > 
     927:  00:23D7                    >             dw      bc,de,hl,ix,iy
     927:  00:23D7  01 00 0C 09 0C 09 88 DD 77 FD 
     927:  00:23E1  34 12             >             dw      mem
     927:  00:23E3  00 C0             >             dw      sp
     927:  00:23E5                    > 
     927:  00:23E5  (00:0106)         > .@veccount := .@veccount+1
     927:  00:23E5                    > 
     928:  00:23E5                                  vec     0x00,0x00,0x00,0x00,mem,0x0009,a,0x09,f,0x00,bc,0x0000,de,0x0001,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     928:  00:23E5                    > 
     928:  00:23E5                    >             if      postccf
     928:  00:23E5                    ~ 
     928:  00:23E5                    ~             if      ( .@veccount % 3 ) == 0
     928:  00:23E5                    ~             inst    op1,op2,op3,op4,tail
     928:  00:23E5                    ~ .@areg      :=      0
     928:  00:23E5                    ~             else
     928:  00:23E5                    ~             db      op1,op2,op3,op4,0
     928:  00:23E5                    ~ .@areg      :=      .@areg | a
     928:  00:23E5                    ~             endif
     928:  00:23E5                    ~ 
     928:  00:23E5                    ~             else
     928:  00:23E5  00 00 00 00       >             db      op1,op2,op3,op4
     928:  00:23E9                    >             endif
     928:  00:23E9                    > 
     928:  00:23E9  00                >             db      f
     928:  00:23EA                    > 
     928:  00:23EA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     928:  00:23EA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     928:  00:23EA                    ~             else
     928:  00:23EA  09                >             db      a
     928:  00:23EB                    >             endif
     928:  00:23EB                    > 
     928:  00:23EB                    >             dw      bc,de,hl,ix,iy
     928:  00:23EB  00 00 01 00 01 00 00 00 00 00 
     928:  00:23F5  09 00             >             dw      mem
     928:  00:23F7  00 00             >             dw      sp
     928:  00:23F9                    > 
     928:  00:23F9  (00:0107)         > .@veccount := .@veccount+1
     928:  00:23F9                    > 
     929:  00:23F9                                  vec     0x00,0x00,0x00,0x00,mem,0x00f6,a,0xf6,f,0xff,bc,0x0002,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     929:  00:23F9                    > 
     929:  00:23F9                    >             if      postccf
     929:  00:23F9                    ~ 
     929:  00:23F9                    ~             if      ( .@veccount % 3 ) == 0
     929:  00:23F9                    ~             inst    op1,op2,op3,op4,tail
     929:  00:23F9                    ~ .@areg      :=      0
     929:  00:23F9                    ~             else
     929:  00:23F9                    ~             db      op1,op2,op3,op4,0
     929:  00:23F9                    ~ .@areg      :=      .@areg | a
     929:  00:23F9                    ~             endif
     929:  00:23F9                    ~ 
     929:  00:23F9                    ~             else
     929:  00:23F9  00 00 00 00       >             db      op1,op2,op3,op4
     929:  00:23FD                    >             endif
     929:  00:23FD                    > 
     929:  00:23FD  FF                >             db      f
     929:  00:23FE                    > 
     929:  00:23FE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     929:  00:23FE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     929:  00:23FE                    ~             else
     929:  00:23FE  F6                >             db      a
     929:  00:23FF                    >             endif
     929:  00:23FF                    > 
     929:  00:23FF                    >             dw      bc,de,hl,ix,iy
     929:  00:23FF  02 00 00 00 00 00 00 00 00 00 
     929:  00:2409  F6 00             >             dw      mem
     929:  00:240B  00 00             >             dw      sp
     929:  00:240D                    > 
     929:  00:240D  (00:0108)         > .@veccount := .@veccount+1
     929:  00:240D                    > 
     930:  00:240D                                  crcs    allflags,0x62a5e441,all,0xced3ea2d,docflags,0xb06f0da8,doc,0xec3d8ab1,ccf,0xe25b3a0b,mptr,0xec8a174b
     930:  00:240D                    >             if      postccf
     930:  00:240D                    ~             ddbe    ccf
     930:  00:240D                    ~             elseif  memptr
     930:  00:240D                    ~             ddbe    mptr
     930:  00:240D                    ~             else
     930:  00:240D                    >             if      maskflags
     930:  00:240D                    >             if      onlyflags
     930:  00:240D                    ~             ddbe    docflags
     930:  00:240D                    ~             else
     930:  00:240D                    >             ddbe    doc
     930:  00:240D  EC                >             db      (n>>24)&0xff
     930:  00:240E  3D                >             db      (n>>16)&0xff
     930:  00:240F  8A                >             db      (n>>8)&0xff
     930:  00:2410  B1                >             db      n&0xff
     930:  00:2411                    >             endif
     930:  00:2411                    >             else
     930:  00:2411                    ~             if      onlyflags
     930:  00:2411                    ~             ddbe    allflags
     930:  00:2411                    ~             else
     930:  00:2411                    ~             ddbe    all
     930:  00:2411                    ~             endif
     930:  00:2411                    ~             endif
     930:  00:2411                    >             endif
     931:  00:2411                                  name    "LDIR"
     931:  00:2411  4C 44 49 52 00    >             dz      n
     932:  00:2416                      
     933:  00:2416                      .lddr       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     933:  00:2416                    >             if      maskflags
     933:  00:2416                    >             db8     s,z,f5,hc,f3,pv,n,c
     933:  00:2416  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     933:  00:2417                    >             else
     933:  00:2417                    ~             db      0xff
     933:  00:2417                    ~             endif
     934:  00:2417                                  vec     0xed,0xb8,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x0001,de,mem+1 ,hl,mem+1 ,ix,0xdd88,iy,0xfd77,sp,0xc000
     934:  00:2417                    > 
     934:  00:2417                    >             if      postccf
     934:  00:2417                    ~ 
     934:  00:2417                    ~             if      ( .@veccount % 3 ) == 0
     934:  00:2417                    ~             inst    op1,op2,op3,op4,tail
     934:  00:2417                    ~ .@areg      :=      0
     934:  00:2417                    ~             else
     934:  00:2417                    ~             db      op1,op2,op3,op4,0
     934:  00:2417                    ~ .@areg      :=      .@areg | a
     934:  00:2417                    ~             endif
     934:  00:2417                    ~ 
     934:  00:2417                    ~             else
     934:  00:2417  ED B8 00 00       >             db      op1,op2,op3,op4
     934:  00:241B                    >             endif
     934:  00:241B                    > 
     934:  00:241B  FF                >             db      f
     934:  00:241C                    > 
     934:  00:241C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     934:  00:241C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     934:  00:241C                    ~             else
     934:  00:241C  AA                >             db      a
     934:  00:241D                    >             endif
     934:  00:241D                    > 
     934:  00:241D                    >             dw      bc,de,hl,ix,iy
     934:  00:241D  01 00 0D 09 0D 09 88 DD 77 FD 
     934:  00:2427  34 12             >             dw      mem
     934:  00:2429  00 C0             >             dw      sp
     934:  00:242B                    > 
     934:  00:242B  (00:0109)         > .@veccount := .@veccount+1
     934:  00:242B                    > 
     935:  00:242B                                  vec     0x00,0x00,0x00,0x00,mem,0x0900,a,0x09,f,0x00,bc,0x0000,de,0x0001,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     935:  00:242B                    > 
     935:  00:242B                    >             if      postccf
     935:  00:242B                    ~ 
     935:  00:242B                    ~             if      ( .@veccount % 3 ) == 0
     935:  00:242B                    ~             inst    op1,op2,op3,op4,tail
     935:  00:242B                    ~ .@areg      :=      0
     935:  00:242B                    ~             else
     935:  00:242B                    ~             db      op1,op2,op3,op4,0
     935:  00:242B                    ~ .@areg      :=      .@areg | a
     935:  00:242B                    ~             endif
     935:  00:242B                    ~ 
     935:  00:242B                    ~             else
     935:  00:242B  00 00 00 00       >             db      op1,op2,op3,op4
     935:  00:242F                    >             endif
     935:  00:242F                    > 
     935:  00:242F  00                >             db      f
     935:  00:2430                    > 
     935:  00:2430                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     935:  00:2430                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     935:  00:2430                    ~             else
     935:  00:2430  09                >             db      a
     935:  00:2431                    >             endif
     935:  00:2431                    > 
     935:  00:2431                    >             dw      bc,de,hl,ix,iy
     935:  00:2431  00 00 01 00 01 00 00 00 00 00 
     935:  00:243B  00 09             >             dw      mem
     935:  00:243D  00 00             >             dw      sp
     935:  00:243F                    > 
     935:  00:243F  (00:010A)         > .@veccount := .@veccount+1
     935:  00:243F                    > 
     936:  00:243F                                  vec     0x00,0x00,0x00,0x00,mem,0xf600,a,0xf6,f,0xff,bc,0x0002,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     936:  00:243F                    > 
     936:  00:243F                    >             if      postccf
     936:  00:243F                    ~ 
     936:  00:243F                    ~             if      ( .@veccount % 3 ) == 0
     936:  00:243F                    ~             inst    op1,op2,op3,op4,tail
     936:  00:243F                    ~ .@areg      :=      0
     936:  00:243F                    ~             else
     936:  00:243F                    ~             db      op1,op2,op3,op4,0
     936:  00:243F                    ~ .@areg      :=      .@areg | a
     936:  00:243F                    ~             endif
     936:  00:243F                    ~ 
     936:  00:243F                    ~             else
     936:  00:243F  00 00 00 00       >             db      op1,op2,op3,op4
     936:  00:2443                    >             endif
     936:  00:2443                    > 
     936:  00:2443  FF                >             db      f
     936:  00:2444                    > 
     936:  00:2444                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     936:  00:2444                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     936:  00:2444                    ~             else
     936:  00:2444  F6                >             db      a
     936:  00:2445                    >             endif
     936:  00:2445                    > 
     936:  00:2445                    >             dw      bc,de,hl,ix,iy
     936:  00:2445  02 00 00 00 00 00 00 00 00 00 
     936:  00:244F  00 F6             >             dw      mem
     936:  00:2451  00 00             >             dw      sp
     936:  00:2453                    > 
     936:  00:2453  (00:010B)         > .@veccount := .@veccount+1
     936:  00:2453                    > 
     937:  00:2453                                  crcs    allflags,0x4650d4e7,all,0x495a8b20,docflags,0xb06f0da8,doc,0x63308b9d,ccf,0xe25b3a0b,mptr,0xec8a174b
     937:  00:2453                    >             if      postccf
     937:  00:2453                    ~             ddbe    ccf
     937:  00:2453                    ~             elseif  memptr
     937:  00:2453                    ~             ddbe    mptr
     937:  00:2453                    ~             else
     937:  00:2453                    >             if      maskflags
     937:  00:2453                    >             if      onlyflags
     937:  00:2453                    ~             ddbe    docflags
     937:  00:2453                    ~             else
     937:  00:2453                    >             ddbe    doc
     937:  00:2453  63                >             db      (n>>24)&0xff
     937:  00:2454  30                >             db      (n>>16)&0xff
     937:  00:2455  8B                >             db      (n>>8)&0xff
     937:  00:2456  9D                >             db      n&0xff
     937:  00:2457                    >             endif
     937:  00:2457                    >             else
     937:  00:2457                    ~             if      onlyflags
     937:  00:2457                    ~             ddbe    allflags
     937:  00:2457                    ~             else
     937:  00:2457                    ~             ddbe    all
     937:  00:2457                    ~             endif
     937:  00:2457                    ~             endif
     937:  00:2457                    >             endif
     938:  00:2457                                  name    "LDDR"
     938:  00:2457  4C 44 44 52 00    >             dz      n
     939:  00:245C                      
     940:  00:245C                      .ldir_nop   flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     940:  00:245C                    >             if      maskflags
     940:  00:245C                    >             db8     s,z,f5,hc,f3,pv,n,c
     940:  00:245C  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     940:  00:245D                    >             else
     940:  00:245D                    ~             db      0xff
     940:  00:245D                    ~             endif
     941:  00:245D                                  vec     0xed,0xb0,stop,0x00,mem,0x0000,a,0xaa,f,0xff,bc,0x0000,de,self+1,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     941:  00:245D                    > 
     941:  00:245D                    >             if      postccf
     941:  00:245D                    ~ 
     941:  00:245D                    ~             if      ( .@veccount % 3 ) == 0
     941:  00:245D                    ~             inst    op1,op2,op3,op4,tail
     941:  00:245D                    ~ .@areg      :=      0
     941:  00:245D                    ~             else
     941:  00:245D                    ~             db      op1,op2,op3,op4,0
     941:  00:245D                    ~ .@areg      :=      .@areg | a
     941:  00:245D                    ~             endif
     941:  00:245D                    ~ 
     941:  00:245D                    ~             else
     941:  00:245D  ED B0 00 00       >             db      op1,op2,op3,op4
     941:  00:2461                    >             endif
     941:  00:2461                    > 
     941:  00:2461  FF                >             db      f
     941:  00:2462                    > 
     941:  00:2462                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     941:  00:2462                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     941:  00:2462                    ~             else
     941:  00:2462  AA                >             db      a
     941:  00:2463                    >             endif
     941:  00:2463                    > 
     941:  00:2463                    >             dw      bc,de,hl,ix,iy
     941:  00:2463  00 00 30 04 0C 09 88 DD 77 FD 
     941:  00:246D  00 00             >             dw      mem
     941:  00:246F  00 C0             >             dw      sp
     941:  00:2471                    > 
     941:  00:2471  (00:010C)         > .@veccount := .@veccount+1
     941:  00:2471                    > 
     942:  00:2471                                  vec     0x00,0x00,0x00,0x00,mem,0x0009,a,0x09,f,0x00,bc,0x0001,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     942:  00:2471                    > 
     942:  00:2471                    >             if      postccf
     942:  00:2471                    ~ 
     942:  00:2471                    ~             if      ( .@veccount % 3 ) == 0
     942:  00:2471                    ~             inst    op1,op2,op3,op4,tail
     942:  00:2471                    ~ .@areg      :=      0
     942:  00:2471                    ~             else
     942:  00:2471                    ~             db      op1,op2,op3,op4,0
     942:  00:2471                    ~ .@areg      :=      .@areg | a
     942:  00:2471                    ~             endif
     942:  00:2471                    ~ 
     942:  00:2471                    ~             else
     942:  00:2471  00 00 00 00       >             db      op1,op2,op3,op4
     942:  00:2475                    >             endif
     942:  00:2475                    > 
     942:  00:2475  00                >             db      f
     942:  00:2476                    > 
     942:  00:2476                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     942:  00:2476                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     942:  00:2476                    ~             else
     942:  00:2476  09                >             db      a
     942:  00:2477                    >             endif
     942:  00:2477                    > 
     942:  00:2477                    >             dw      bc,de,hl,ix,iy
     942:  00:2477  01 00 00 00 00 00 00 00 00 00 
     942:  00:2481  09 00             >             dw      mem
     942:  00:2483  00 00             >             dw      sp
     942:  00:2485                    > 
     942:  00:2485  (00:010D)         > .@veccount := .@veccount+1
     942:  00:2485                    > 
     943:  00:2485                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xf6,f,0xff,bc,0xfffe,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     943:  00:2485                    > 
     943:  00:2485                    >             if      postccf
     943:  00:2485                    ~ 
     943:  00:2485                    ~             if      ( .@veccount % 3 ) == 0
     943:  00:2485                    ~             inst    op1,op2,op3,op4,tail
     943:  00:2485                    ~ .@areg      :=      0
     943:  00:2485                    ~             else
     943:  00:2485                    ~             db      op1,op2,op3,op4,0
     943:  00:2485                    ~ .@areg      :=      .@areg | a
     943:  00:2485                    ~             endif
     943:  00:2485                    ~ 
     943:  00:2485                    ~             else
     943:  00:2485  00 00 00 00       >             db      op1,op2,op3,op4
     943:  00:2489                    >             endif
     943:  00:2489                    > 
     943:  00:2489  FF                >             db      f
     943:  00:248A                    > 
     943:  00:248A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     943:  00:248A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     943:  00:248A                    ~             else
     943:  00:248A  F6                >             db      a
     943:  00:248B                    >             endif
     943:  00:248B                    > 
     943:  00:248B                    >             dw      bc,de,hl,ix,iy
     943:  00:248B  FE FF 00 00 00 00 00 00 00 00 
     943:  00:2495  00 00             >             dw      mem
     943:  00:2497  00 00             >             dw      sp
     943:  00:2499                    > 
     943:  00:2499  (00:010E)         > .@veccount := .@veccount+1
     943:  00:2499                    > 
     944:  00:2499                                  crcs    allflags,0x97c3bacf,all,0xcc93b5ec,docflags,0xa4de6faa,doc,0xef3c3c61,ccf,0x75886449,mptr,0x88679670
     944:  00:2499                    >             if      postccf
     944:  00:2499                    ~             ddbe    ccf
     944:  00:2499                    ~             elseif  memptr
     944:  00:2499                    ~             ddbe    mptr
     944:  00:2499                    ~             else
     944:  00:2499                    >             if      maskflags
     944:  00:2499                    >             if      onlyflags
     944:  00:2499                    ~             ddbe    docflags
     944:  00:2499                    ~             else
     944:  00:2499                    >             ddbe    doc
     944:  00:2499  EF                >             db      (n>>24)&0xff
     944:  00:249A  3C                >             db      (n>>16)&0xff
     944:  00:249B  3C                >             db      (n>>8)&0xff
     944:  00:249C  61                >             db      n&0xff
     944:  00:249D                    >             endif
     944:  00:249D                    >             else
     944:  00:249D                    ~             if      onlyflags
     944:  00:249D                    ~             ddbe    allflags
     944:  00:249D                    ~             else
     944:  00:249D                    ~             ddbe    all
     944:  00:249D                    ~             endif
     944:  00:249D                    ~             endif
     944:  00:249D                    >             endif
     945:  00:249D                                  name    "LDIR->NOP'"
     945:  00:249D                    >             dz      n
     945:  00:249D  4C 44 49 52 2D 3E 4E 4F 50 27 00 
     946:  00:24A8                      
     947:  00:24A8                      .lddr_nop   flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     947:  00:24A8                    >             if      maskflags
     947:  00:24A8                    >             db8     s,z,f5,hc,f3,pv,n,c
     947:  00:24A8  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     947:  00:24A9                    >             else
     947:  00:24A9                    ~             db      0xff
     947:  00:24A9                    ~             endif
     948:  00:24A9                                  vec     0xed,0xb8,stop,0x00,mem,0x0000,a,0xaa,f,0xff,bc,0x0000,de,self+1,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     948:  00:24A9                    > 
     948:  00:24A9                    >             if      postccf
     948:  00:24A9                    ~ 
     948:  00:24A9                    ~             if      ( .@veccount % 3 ) == 0
     948:  00:24A9                    ~             inst    op1,op2,op3,op4,tail
     948:  00:24A9                    ~ .@areg      :=      0
     948:  00:24A9                    ~             else
     948:  00:24A9                    ~             db      op1,op2,op3,op4,0
     948:  00:24A9                    ~ .@areg      :=      .@areg | a
     948:  00:24A9                    ~             endif
     948:  00:24A9                    ~ 
     948:  00:24A9                    ~             else
     948:  00:24A9  ED B8 00 00       >             db      op1,op2,op3,op4
     948:  00:24AD                    >             endif
     948:  00:24AD                    > 
     948:  00:24AD  FF                >             db      f
     948:  00:24AE                    > 
     948:  00:24AE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     948:  00:24AE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     948:  00:24AE                    ~             else
     948:  00:24AE  AA                >             db      a
     948:  00:24AF                    >             endif
     948:  00:24AF                    > 
     948:  00:24AF                    >             dw      bc,de,hl,ix,iy
     948:  00:24AF  00 00 30 04 0C 09 88 DD 77 FD 
     948:  00:24B9  00 00             >             dw      mem
     948:  00:24BB  00 C0             >             dw      sp
     948:  00:24BD                    > 
     948:  00:24BD  (00:010F)         > .@veccount := .@veccount+1
     948:  00:24BD                    > 
     949:  00:24BD                                  vec     0x00,0x00,0x00,0x00,mem,0x0009,a,0x09,f,0x00,bc,0x0001,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     949:  00:24BD                    > 
     949:  00:24BD                    >             if      postccf
     949:  00:24BD                    ~ 
     949:  00:24BD                    ~             if      ( .@veccount % 3 ) == 0
     949:  00:24BD                    ~             inst    op1,op2,op3,op4,tail
     949:  00:24BD                    ~ .@areg      :=      0
     949:  00:24BD                    ~             else
     949:  00:24BD                    ~             db      op1,op2,op3,op4,0
     949:  00:24BD                    ~ .@areg      :=      .@areg | a
     949:  00:24BD                    ~             endif
     949:  00:24BD                    ~ 
     949:  00:24BD                    ~             else
     949:  00:24BD  00 00 00 00       >             db      op1,op2,op3,op4
     949:  00:24C1                    >             endif
     949:  00:24C1                    > 
     949:  00:24C1  00                >             db      f
     949:  00:24C2                    > 
     949:  00:24C2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     949:  00:24C2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     949:  00:24C2                    ~             else
     949:  00:24C2  09                >             db      a
     949:  00:24C3                    >             endif
     949:  00:24C3                    > 
     949:  00:24C3                    >             dw      bc,de,hl,ix,iy
     949:  00:24C3  01 00 00 00 00 00 00 00 00 00 
     949:  00:24CD  09 00             >             dw      mem
     949:  00:24CF  00 00             >             dw      sp
     949:  00:24D1                    > 
     949:  00:24D1  (00:0110)         > .@veccount := .@veccount+1
     949:  00:24D1                    > 
     950:  00:24D1                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xf6,f,0xff,bc,0xfffe,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     950:  00:24D1                    > 
     950:  00:24D1                    >             if      postccf
     950:  00:24D1                    ~ 
     950:  00:24D1                    ~             if      ( .@veccount % 3 ) == 0
     950:  00:24D1                    ~             inst    op1,op2,op3,op4,tail
     950:  00:24D1                    ~ .@areg      :=      0
     950:  00:24D1                    ~             else
     950:  00:24D1                    ~             db      op1,op2,op3,op4,0
     950:  00:24D1                    ~ .@areg      :=      .@areg | a
     950:  00:24D1                    ~             endif
     950:  00:24D1                    ~ 
     950:  00:24D1                    ~             else
     950:  00:24D1  00 00 00 00       >             db      op1,op2,op3,op4
     950:  00:24D5                    >             endif
     950:  00:24D5                    > 
     950:  00:24D5  FF                >             db      f
     950:  00:24D6                    > 
     950:  00:24D6                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     950:  00:24D6                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     950:  00:24D6                    ~             else
     950:  00:24D6  F6                >             db      a
     950:  00:24D7                    >             endif
     950:  00:24D7                    > 
     950:  00:24D7                    >             dw      bc,de,hl,ix,iy
     950:  00:24D7  FE FF 00 00 00 00 00 00 00 00 
     950:  00:24E1  00 00             >             dw      mem
     950:  00:24E3  00 00             >             dw      sp
     950:  00:24E5                    > 
     950:  00:24E5  (00:0111)         > .@veccount := .@veccount+1
     950:  00:24E5                    > 
     951:  00:24E5                                  crcs    allflags,0x97c3bacf,all,0xcd491c09,docflags,0xa4de6faa,doc,0x5210121f,ccf,0x75886449,mptr,0x88679670
     951:  00:24E5                    >             if      postccf
     951:  00:24E5                    ~             ddbe    ccf
     951:  00:24E5                    ~             elseif  memptr
     951:  00:24E5                    ~             ddbe    mptr
     951:  00:24E5                    ~             else
     951:  00:24E5                    >             if      maskflags
     951:  00:24E5                    >             if      onlyflags
     951:  00:24E5                    ~             ddbe    docflags
     951:  00:24E5                    ~             else
     951:  00:24E5                    >             ddbe    doc
     951:  00:24E5  52                >             db      (n>>24)&0xff
     951:  00:24E6  10                >             db      (n>>16)&0xff
     951:  00:24E7  12                >             db      (n>>8)&0xff
     951:  00:24E8  1F                >             db      n&0xff
     951:  00:24E9                    >             endif
     951:  00:24E9                    >             else
     951:  00:24E9                    ~             if      onlyflags
     951:  00:24E9                    ~             ddbe    allflags
     951:  00:24E9                    ~             else
     951:  00:24E9                    ~             ddbe    all
     951:  00:24E9                    ~             endif
     951:  00:24E9                    ~             endif
     951:  00:24E9                    >             endif
     952:  00:24E9                                  name    "LDDR->NOP'"
     952:  00:24E9                    >             dz      n
     952:  00:24E9  4C 44 44 52 2D 3E 4E 4F 50 27 00 
     953:  00:24F4                      
     954:  00:24F4                      .cpi        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     954:  00:24F4                    >             if      maskflags
     954:  00:24F4                    >             db8     s,z,f5,hc,f3,pv,n,c
     954:  00:24F4  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     954:  00:24F5                    >             else
     954:  00:24F5                    ~             db      0xff
     954:  00:24F5                    ~             endif
     955:  00:24F5                                  vec     0xed,0xa1,stop,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0001,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     955:  00:24F5                    > 
     955:  00:24F5                    >             if      postccf
     955:  00:24F5                    ~ 
     955:  00:24F5                    ~             if      ( .@veccount % 3 ) == 0
     955:  00:24F5                    ~             inst    op1,op2,op3,op4,tail
     955:  00:24F5                    ~ .@areg      :=      0
     955:  00:24F5                    ~             else
     955:  00:24F5                    ~             db      op1,op2,op3,op4,0
     955:  00:24F5                    ~ .@areg      :=      .@areg | a
     955:  00:24F5                    ~             endif
     955:  00:24F5                    ~ 
     955:  00:24F5                    ~             else
     955:  00:24F5  ED A1 00 00       >             db      op1,op2,op3,op4
     955:  00:24F9                    >             endif
     955:  00:24F9                    > 
     955:  00:24F9  FF                >             db      f
     955:  00:24FA                    > 
     955:  00:24FA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     955:  00:24FA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     955:  00:24FA                    ~             else
     955:  00:24FA  00                >             db      a
     955:  00:24FB                    >             endif
     955:  00:24FB                    > 
     955:  00:24FB                    >             dw      bc,de,hl,ix,iy
     955:  00:24FB  01 00 EE DD 0C 09 88 DD 77 FD 
     955:  00:2505  00 00             >             dw      mem
     955:  00:2507  00 C0             >             dw      sp
     955:  00:2509                    > 
     955:  00:2509  (00:0112)         > .@veccount := .@veccount+1
     955:  00:2509                    > 
     956:  00:2509                                  vec     0x00,0x00,0x00,0x00,mem,0x0089,a,0x89,f,0x00,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     956:  00:2509                    > 
     956:  00:2509                    >             if      postccf
     956:  00:2509                    ~ 
     956:  00:2509                    ~             if      ( .@veccount % 3 ) == 0
     956:  00:2509                    ~             inst    op1,op2,op3,op4,tail
     956:  00:2509                    ~ .@areg      :=      0
     956:  00:2509                    ~             else
     956:  00:2509                    ~             db      op1,op2,op3,op4,0
     956:  00:2509                    ~ .@areg      :=      .@areg | a
     956:  00:2509                    ~             endif
     956:  00:2509                    ~ 
     956:  00:2509                    ~             else
     956:  00:2509  00 00 00 00       >             db      op1,op2,op3,op4
     956:  00:250D                    >             endif
     956:  00:250D                    > 
     956:  00:250D  00                >             db      f
     956:  00:250E                    > 
     956:  00:250E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     956:  00:250E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     956:  00:250E                    ~             else
     956:  00:250E  89                >             db      a
     956:  00:250F                    >             endif
     956:  00:250F                    > 
     956:  00:250F                    >             dw      bc,de,hl,ix,iy
     956:  00:250F  00 00 00 00 01 00 00 00 00 00 
     956:  00:2519  89 00             >             dw      mem
     956:  00:251B  00 00             >             dw      sp
     956:  00:251D                    > 
     956:  00:251D  (00:0113)         > .@veccount := .@veccount+1
     956:  00:251D                    > 
     957:  00:251D                                  vec     0x00,0x00,0x00,0x00,mem,0x0076,a,0x76,f,0xff,bc,0xffff,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     957:  00:251D                    > 
     957:  00:251D                    >             if      postccf
     957:  00:251D                    ~ 
     957:  00:251D                    ~             if      ( .@veccount % 3 ) == 0
     957:  00:251D                    ~             inst    op1,op2,op3,op4,tail
     957:  00:251D                    ~ .@areg      :=      0
     957:  00:251D                    ~             else
     957:  00:251D                    ~             db      op1,op2,op3,op4,0
     957:  00:251D                    ~ .@areg      :=      .@areg | a
     957:  00:251D                    ~             endif
     957:  00:251D                    ~ 
     957:  00:251D                    ~             else
     957:  00:251D  00 00 00 00       >             db      op1,op2,op3,op4
     957:  00:2521                    >             endif
     957:  00:2521                    > 
     957:  00:2521  FF                >             db      f
     957:  00:2522                    > 
     957:  00:2522                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     957:  00:2522                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     957:  00:2522                    ~             else
     957:  00:2522  76                >             db      a
     957:  00:2523                    >             endif
     957:  00:2523                    > 
     957:  00:2523                    >             dw      bc,de,hl,ix,iy
     957:  00:2523  FF FF 00 00 00 00 00 00 00 00 
     957:  00:252D  76 00             >             dw      mem
     957:  00:252F  00 00             >             dw      sp
     957:  00:2531                    > 
     957:  00:2531  (00:0114)         > .@veccount := .@veccount+1
     957:  00:2531                    > 
     958:  00:2531                                  crcs    allflags,0xb051c618,all,0xbe38bd05,docflags,0x563bc514,doc,0x1cb7d5cb,ccf,0x435c423d,mptr,0x82fe1009
     958:  00:2531                    >             if      postccf
     958:  00:2531                    ~             ddbe    ccf
     958:  00:2531                    ~             elseif  memptr
     958:  00:2531                    ~             ddbe    mptr
     958:  00:2531                    ~             else
     958:  00:2531                    >             if      maskflags
     958:  00:2531                    >             if      onlyflags
     958:  00:2531                    ~             ddbe    docflags
     958:  00:2531                    ~             else
     958:  00:2531                    >             ddbe    doc
     958:  00:2531  1C                >             db      (n>>24)&0xff
     958:  00:2532  B7                >             db      (n>>16)&0xff
     958:  00:2533  D5                >             db      (n>>8)&0xff
     958:  00:2534  CB                >             db      n&0xff
     958:  00:2535                    >             endif
     958:  00:2535                    >             else
     958:  00:2535                    ~             if      onlyflags
     958:  00:2535                    ~             ddbe    allflags
     958:  00:2535                    ~             else
     958:  00:2535                    ~             ddbe    all
     958:  00:2535                    ~             endif
     958:  00:2535                    ~             endif
     958:  00:2535                    >             endif
     959:  00:2535                                  name    "CPI"
     959:  00:2535  43 50 49 00       >             dz      n
     960:  00:2539                      
     961:  00:2539                      .cpd        flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     961:  00:2539                    >             if      maskflags
     961:  00:2539                    >             db8     s,z,f5,hc,f3,pv,n,c
     961:  00:2539  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     961:  00:253A                    >             else
     961:  00:253A                    ~             db      0xff
     961:  00:253A                    ~             endif
     962:  00:253A                                  vec     0xed,0xa9,stop,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0001,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     962:  00:253A                    > 
     962:  00:253A                    >             if      postccf
     962:  00:253A                    ~ 
     962:  00:253A                    ~             if      ( .@veccount % 3 ) == 0
     962:  00:253A                    ~             inst    op1,op2,op3,op4,tail
     962:  00:253A                    ~ .@areg      :=      0
     962:  00:253A                    ~             else
     962:  00:253A                    ~             db      op1,op2,op3,op4,0
     962:  00:253A                    ~ .@areg      :=      .@areg | a
     962:  00:253A                    ~             endif
     962:  00:253A                    ~ 
     962:  00:253A                    ~             else
     962:  00:253A  ED A9 00 00       >             db      op1,op2,op3,op4
     962:  00:253E                    >             endif
     962:  00:253E                    > 
     962:  00:253E  FF                >             db      f
     962:  00:253F                    > 
     962:  00:253F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     962:  00:253F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     962:  00:253F                    ~             else
     962:  00:253F  00                >             db      a
     962:  00:2540                    >             endif
     962:  00:2540                    > 
     962:  00:2540                    >             dw      bc,de,hl,ix,iy
     962:  00:2540  01 00 EE DD 0C 09 88 DD 77 FD 
     962:  00:254A  00 00             >             dw      mem
     962:  00:254C  00 C0             >             dw      sp
     962:  00:254E                    > 
     962:  00:254E  (00:0115)         > .@veccount := .@veccount+1
     962:  00:254E                    > 
     963:  00:254E                                  vec     0x00,0x00,0x00,0x00,mem,0x0089,a,0x89,f,0x00,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     963:  00:254E                    > 
     963:  00:254E                    >             if      postccf
     963:  00:254E                    ~ 
     963:  00:254E                    ~             if      ( .@veccount % 3 ) == 0
     963:  00:254E                    ~             inst    op1,op2,op3,op4,tail
     963:  00:254E                    ~ .@areg      :=      0
     963:  00:254E                    ~             else
     963:  00:254E                    ~             db      op1,op2,op3,op4,0
     963:  00:254E                    ~ .@areg      :=      .@areg | a
     963:  00:254E                    ~             endif
     963:  00:254E                    ~ 
     963:  00:254E                    ~             else
     963:  00:254E  00 00 00 00       >             db      op1,op2,op3,op4
     963:  00:2552                    >             endif
     963:  00:2552                    > 
     963:  00:2552  00                >             db      f
     963:  00:2553                    > 
     963:  00:2553                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     963:  00:2553                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     963:  00:2553                    ~             else
     963:  00:2553  89                >             db      a
     963:  00:2554                    >             endif
     963:  00:2554                    > 
     963:  00:2554                    >             dw      bc,de,hl,ix,iy
     963:  00:2554  00 00 00 00 01 00 00 00 00 00 
     963:  00:255E  89 00             >             dw      mem
     963:  00:2560  00 00             >             dw      sp
     963:  00:2562                    > 
     963:  00:2562  (00:0116)         > .@veccount := .@veccount+1
     963:  00:2562                    > 
     964:  00:2562                                  vec     0x00,0x00,0x00,0x00,mem,0x0076,a,0x76,f,0xff,bc,0xffff,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     964:  00:2562                    > 
     964:  00:2562                    >             if      postccf
     964:  00:2562                    ~ 
     964:  00:2562                    ~             if      ( .@veccount % 3 ) == 0
     964:  00:2562                    ~             inst    op1,op2,op3,op4,tail
     964:  00:2562                    ~ .@areg      :=      0
     964:  00:2562                    ~             else
     964:  00:2562                    ~             db      op1,op2,op3,op4,0
     964:  00:2562                    ~ .@areg      :=      .@areg | a
     964:  00:2562                    ~             endif
     964:  00:2562                    ~ 
     964:  00:2562                    ~             else
     964:  00:2562  00 00 00 00       >             db      op1,op2,op3,op4
     964:  00:2566                    >             endif
     964:  00:2566                    > 
     964:  00:2566  FF                >             db      f
     964:  00:2567                    > 
     964:  00:2567                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     964:  00:2567                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     964:  00:2567                    ~             else
     964:  00:2567  76                >             db      a
     964:  00:2568                    >             endif
     964:  00:2568                    > 
     964:  00:2568                    >             dw      bc,de,hl,ix,iy
     964:  00:2568  FF FF 00 00 00 00 00 00 00 00 
     964:  00:2572  76 00             >             dw      mem
     964:  00:2574  00 00             >             dw      sp
     964:  00:2576                    > 
     964:  00:2576  (00:0117)         > .@veccount := .@veccount+1
     964:  00:2576                    > 
     965:  00:2576                                  crcs    allflags,0xb051c618,all,0xc919bd72,docflags,0x563bc514,doc,0x6b96d5bc,ccf,0x435c423d,mptr,0x82fe1009
     965:  00:2576                    >             if      postccf
     965:  00:2576                    ~             ddbe    ccf
     965:  00:2576                    ~             elseif  memptr
     965:  00:2576                    ~             ddbe    mptr
     965:  00:2576                    ~             else
     965:  00:2576                    >             if      maskflags
     965:  00:2576                    >             if      onlyflags
     965:  00:2576                    ~             ddbe    docflags
     965:  00:2576                    ~             else
     965:  00:2576                    >             ddbe    doc
     965:  00:2576  6B                >             db      (n>>24)&0xff
     965:  00:2577  96                >             db      (n>>16)&0xff
     965:  00:2578  D5                >             db      (n>>8)&0xff
     965:  00:2579  BC                >             db      n&0xff
     965:  00:257A                    >             endif
     965:  00:257A                    >             else
     965:  00:257A                    ~             if      onlyflags
     965:  00:257A                    ~             ddbe    allflags
     965:  00:257A                    ~             else
     965:  00:257A                    ~             ddbe    all
     965:  00:257A                    ~             endif
     965:  00:257A                    ~             endif
     965:  00:257A                    >             endif
     966:  00:257A                                  name    "CPD"
     966:  00:257A  43 50 44 00       >             dz      n
     967:  00:257E                      
     968:  00:257E                      .cpir       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     968:  00:257E                    >             if      maskflags
     968:  00:257E                    >             db8     s,z,f5,hc,f3,pv,n,c
     968:  00:257E  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     968:  00:257F                    >             else
     968:  00:257F                    ~             db      0xff
     968:  00:257F                    ~             endif
     969:  00:257F                                  vec     0xed,0xb1,stop,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0001,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     969:  00:257F                    > 
     969:  00:257F                    >             if      postccf
     969:  00:257F                    ~ 
     969:  00:257F                    ~             if      ( .@veccount % 3 ) == 0
     969:  00:257F                    ~             inst    op1,op2,op3,op4,tail
     969:  00:257F                    ~ .@areg      :=      0
     969:  00:257F                    ~             else
     969:  00:257F                    ~             db      op1,op2,op3,op4,0
     969:  00:257F                    ~ .@areg      :=      .@areg | a
     969:  00:257F                    ~             endif
     969:  00:257F                    ~ 
     969:  00:257F                    ~             else
     969:  00:257F  ED B1 00 00       >             db      op1,op2,op3,op4
     969:  00:2583                    >             endif
     969:  00:2583                    > 
     969:  00:2583  FF                >             db      f
     969:  00:2584                    > 
     969:  00:2584                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     969:  00:2584                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     969:  00:2584                    ~             else
     969:  00:2584  00                >             db      a
     969:  00:2585                    >             endif
     969:  00:2585                    > 
     969:  00:2585                    >             dw      bc,de,hl,ix,iy
     969:  00:2585  01 00 EE DD 0C 09 88 DD 77 FD 
     969:  00:258F  00 00             >             dw      mem
     969:  00:2591  00 C0             >             dw      sp
     969:  00:2593                    > 
     969:  00:2593  (00:0118)         > .@veccount := .@veccount+1
     969:  00:2593                    > 
     970:  00:2593                                  vec     0x00,0x00,0x00,0x00,mem,0x0089,a,0x89,f,0x00,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     970:  00:2593                    > 
     970:  00:2593                    >             if      postccf
     970:  00:2593                    ~ 
     970:  00:2593                    ~             if      ( .@veccount % 3 ) == 0
     970:  00:2593                    ~             inst    op1,op2,op3,op4,tail
     970:  00:2593                    ~ .@areg      :=      0
     970:  00:2593                    ~             else
     970:  00:2593                    ~             db      op1,op2,op3,op4,0
     970:  00:2593                    ~ .@areg      :=      .@areg | a
     970:  00:2593                    ~             endif
     970:  00:2593                    ~ 
     970:  00:2593                    ~             else
     970:  00:2593  00 00 00 00       >             db      op1,op2,op3,op4
     970:  00:2597                    >             endif
     970:  00:2597                    > 
     970:  00:2597  00                >             db      f
     970:  00:2598                    > 
     970:  00:2598                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     970:  00:2598                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     970:  00:2598                    ~             else
     970:  00:2598  89                >             db      a
     970:  00:2599                    >             endif
     970:  00:2599                    > 
     970:  00:2599                    >             dw      bc,de,hl,ix,iy
     970:  00:2599  00 00 00 00 01 00 00 00 00 00 
     970:  00:25A3  89 00             >             dw      mem
     970:  00:25A5  00 00             >             dw      sp
     970:  00:25A7                    > 
     970:  00:25A7  (00:0119)         > .@veccount := .@veccount+1
     970:  00:25A7                    > 
     971:  00:25A7                                  vec     0x00,0x00,0x00,0x00,mem,0x0076,a,0x76,f,0xff,bc,0x0002,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     971:  00:25A7                    > 
     971:  00:25A7                    >             if      postccf
     971:  00:25A7                    ~ 
     971:  00:25A7                    ~             if      ( .@veccount % 3 ) == 0
     971:  00:25A7                    ~             inst    op1,op2,op3,op4,tail
     971:  00:25A7                    ~ .@areg      :=      0
     971:  00:25A7                    ~             else
     971:  00:25A7                    ~             db      op1,op2,op3,op4,0
     971:  00:25A7                    ~ .@areg      :=      .@areg | a
     971:  00:25A7                    ~             endif
     971:  00:25A7                    ~ 
     971:  00:25A7                    ~             else
     971:  00:25A7  00 00 00 00       >             db      op1,op2,op3,op4
     971:  00:25AB                    >             endif
     971:  00:25AB                    > 
     971:  00:25AB  FF                >             db      f
     971:  00:25AC                    > 
     971:  00:25AC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     971:  00:25AC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     971:  00:25AC                    ~             else
     971:  00:25AC  76                >             db      a
     971:  00:25AD                    >             endif
     971:  00:25AD                    > 
     971:  00:25AD                    >             dw      bc,de,hl,ix,iy
     971:  00:25AD  02 00 00 00 00 00 00 00 00 00 
     971:  00:25B7  76 00             >             dw      mem
     971:  00:25B9  00 00             >             dw      sp
     971:  00:25BB                    > 
     971:  00:25BB  (00:011A)         > .@veccount := .@veccount+1
     971:  00:25BB                    > 
     972:  00:25BB                                  crcs    allflags,0x7fe4a6e0,all,0x2e4300cb,docflags,0xe905a9e2,doc,0x54e35cb0,ccf,0xc93a1349,mptr,0xc83e7419
     972:  00:25BB                    >             if      postccf
     972:  00:25BB                    ~             ddbe    ccf
     972:  00:25BB                    ~             elseif  memptr
     972:  00:25BB                    ~             ddbe    mptr
     972:  00:25BB                    ~             else
     972:  00:25BB                    >             if      maskflags
     972:  00:25BB                    >             if      onlyflags
     972:  00:25BB                    ~             ddbe    docflags
     972:  00:25BB                    ~             else
     972:  00:25BB                    >             ddbe    doc
     972:  00:25BB  54                >             db      (n>>24)&0xff
     972:  00:25BC  E3                >             db      (n>>16)&0xff
     972:  00:25BD  5C                >             db      (n>>8)&0xff
     972:  00:25BE  B0                >             db      n&0xff
     972:  00:25BF                    >             endif
     972:  00:25BF                    >             else
     972:  00:25BF                    ~             if      onlyflags
     972:  00:25BF                    ~             ddbe    allflags
     972:  00:25BF                    ~             else
     972:  00:25BF                    ~             ddbe    all
     972:  00:25BF                    ~             endif
     972:  00:25BF                    ~             endif
     972:  00:25BF                    >             endif
     973:  00:25BF                                  name    "CPIR"
     973:  00:25BF  43 50 49 52 00    >             dz      n
     974:  00:25C4                      
     975:  00:25C4                      .cpdr       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     975:  00:25C4                    >             if      maskflags
     975:  00:25C4                    >             db8     s,z,f5,hc,f3,pv,n,c
     975:  00:25C4  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     975:  00:25C5                    >             else
     975:  00:25C5                    ~             db      0xff
     975:  00:25C5                    ~             endif
     976:  00:25C5                                  vec     0xed,0xb9,stop,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0001,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
     976:  00:25C5                    > 
     976:  00:25C5                    >             if      postccf
     976:  00:25C5                    ~ 
     976:  00:25C5                    ~             if      ( .@veccount % 3 ) == 0
     976:  00:25C5                    ~             inst    op1,op2,op3,op4,tail
     976:  00:25C5                    ~ .@areg      :=      0
     976:  00:25C5                    ~             else
     976:  00:25C5                    ~             db      op1,op2,op3,op4,0
     976:  00:25C5                    ~ .@areg      :=      .@areg | a
     976:  00:25C5                    ~             endif
     976:  00:25C5                    ~ 
     976:  00:25C5                    ~             else
     976:  00:25C5  ED B9 00 00       >             db      op1,op2,op3,op4
     976:  00:25C9                    >             endif
     976:  00:25C9                    > 
     976:  00:25C9  FF                >             db      f
     976:  00:25CA                    > 
     976:  00:25CA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     976:  00:25CA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     976:  00:25CA                    ~             else
     976:  00:25CA  00                >             db      a
     976:  00:25CB                    >             endif
     976:  00:25CB                    > 
     976:  00:25CB                    >             dw      bc,de,hl,ix,iy
     976:  00:25CB  01 00 EE DD 0C 09 88 DD 77 FD 
     976:  00:25D5  00 00             >             dw      mem
     976:  00:25D7  00 C0             >             dw      sp
     976:  00:25D9                    > 
     976:  00:25D9  (00:011B)         > .@veccount := .@veccount+1
     976:  00:25D9                    > 
     977:  00:25D9                                  vec     0x00,0x00,0x00,0x00,mem,0x8900,a,0x89,f,0x00,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
     977:  00:25D9                    > 
     977:  00:25D9                    >             if      postccf
     977:  00:25D9                    ~ 
     977:  00:25D9                    ~             if      ( .@veccount % 3 ) == 0
     977:  00:25D9                    ~             inst    op1,op2,op3,op4,tail
     977:  00:25D9                    ~ .@areg      :=      0
     977:  00:25D9                    ~             else
     977:  00:25D9                    ~             db      op1,op2,op3,op4,0
     977:  00:25D9                    ~ .@areg      :=      .@areg | a
     977:  00:25D9                    ~             endif
     977:  00:25D9                    ~ 
     977:  00:25D9                    ~             else
     977:  00:25D9  00 00 00 00       >             db      op1,op2,op3,op4
     977:  00:25DD                    >             endif
     977:  00:25DD                    > 
     977:  00:25DD  00                >             db      f
     977:  00:25DE                    > 
     977:  00:25DE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     977:  00:25DE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     977:  00:25DE                    ~             else
     977:  00:25DE  89                >             db      a
     977:  00:25DF                    >             endif
     977:  00:25DF                    > 
     977:  00:25DF                    >             dw      bc,de,hl,ix,iy
     977:  00:25DF  00 00 00 00 01 00 00 00 00 00 
     977:  00:25E9  00 89             >             dw      mem
     977:  00:25EB  00 00             >             dw      sp
     977:  00:25ED                    > 
     977:  00:25ED  (00:011C)         > .@veccount := .@veccount+1
     977:  00:25ED                    > 
     978:  00:25ED                                  vec     0x00,0x00,0x00,0x00,mem,0x7600,a,0x76,f,0xff,bc,0x0002,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     978:  00:25ED                    > 
     978:  00:25ED                    >             if      postccf
     978:  00:25ED                    ~ 
     978:  00:25ED                    ~             if      ( .@veccount % 3 ) == 0
     978:  00:25ED                    ~             inst    op1,op2,op3,op4,tail
     978:  00:25ED                    ~ .@areg      :=      0
     978:  00:25ED                    ~             else
     978:  00:25ED                    ~             db      op1,op2,op3,op4,0
     978:  00:25ED                    ~ .@areg      :=      .@areg | a
     978:  00:25ED                    ~             endif
     978:  00:25ED                    ~ 
     978:  00:25ED                    ~             else
     978:  00:25ED  00 00 00 00       >             db      op1,op2,op3,op4
     978:  00:25F1                    >             endif
     978:  00:25F1                    > 
     978:  00:25F1  FF                >             db      f
     978:  00:25F2                    > 
     978:  00:25F2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     978:  00:25F2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     978:  00:25F2                    ~             else
     978:  00:25F2  76                >             db      a
     978:  00:25F3                    >             endif
     978:  00:25F3                    > 
     978:  00:25F3                    >             dw      bc,de,hl,ix,iy
     978:  00:25F3  02 00 00 00 00 00 00 00 00 00 
     978:  00:25FD  00 76             >             dw      mem
     978:  00:25FF  00 00             >             dw      sp
     978:  00:2601                    > 
     978:  00:2601  (00:011D)         > .@veccount := .@veccount+1
     978:  00:2601                    > 
     979:  00:2601                                  crcs    allflags,0x76cc7038,all,0x9ddab56a,docflags,0x5dfed8d5,doc,0x38a78535,ccf,0xaea4d455,mptr,0xb9d65ad9
     979:  00:2601                    >             if      postccf
     979:  00:2601                    ~             ddbe    ccf
     979:  00:2601                    ~             elseif  memptr
     979:  00:2601                    ~             ddbe    mptr
     979:  00:2601                    ~             else
     979:  00:2601                    >             if      maskflags
     979:  00:2601                    >             if      onlyflags
     979:  00:2601                    ~             ddbe    docflags
     979:  00:2601                    ~             else
     979:  00:2601                    >             ddbe    doc
     979:  00:2601  38                >             db      (n>>24)&0xff
     979:  00:2602  A7                >             db      (n>>16)&0xff
     979:  00:2603  85                >             db      (n>>8)&0xff
     979:  00:2604  35                >             db      n&0xff
     979:  00:2605                    >             endif
     979:  00:2605                    >             else
     979:  00:2605                    ~             if      onlyflags
     979:  00:2605                    ~             ddbe    allflags
     979:  00:2605                    ~             else
     979:  00:2605                    ~             ddbe    all
     979:  00:2605                    ~             endif
     979:  00:2605                    ~             endif
     979:  00:2605                    >             endif
     980:  00:2605                                  name    "CPDR"
     980:  00:2605  43 50 44 52 00    >             dz      n
     981:  00:260A                                  
     982:  00:260A                                  ; Input/Output.
     983:  00:260A                      
     984:  00:260A                      .in_a_n     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
     984:  00:260A                    >             if      maskflags
     984:  00:260A                    >             db8     s,z,f5,hc,f3,pv,n,c
     984:  00:260A  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     984:  00:260B                    >             else
     984:  00:260B                    ~             db      0xff
     984:  00:260B                    ~             endif
     985:  00:260B                                  vec     0xdb,0xfe,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     985:  00:260B                    > 
     985:  00:260B                    >             if      postccf
     985:  00:260B                    ~ 
     985:  00:260B                    ~             if      ( .@veccount % 3 ) == 0
     985:  00:260B                    ~             inst    op1,op2,op3,op4,tail
     985:  00:260B                    ~ .@areg      :=      0
     985:  00:260B                    ~             else
     985:  00:260B                    ~             db      op1,op2,op3,op4,0
     985:  00:260B                    ~ .@areg      :=      .@areg | a
     985:  00:260B                    ~             endif
     985:  00:260B                    ~ 
     985:  00:260B                    ~             else
     985:  00:260B  DB FE 00 00       >             db      op1,op2,op3,op4
     985:  00:260F                    >             endif
     985:  00:260F                    > 
     985:  00:260F  FF                >             db      f
     985:  00:2610                    > 
     985:  00:2610                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     985:  00:2610                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     985:  00:2610                    ~             else
     985:  00:2610  AA                >             db      a
     985:  00:2611                    >             endif
     985:  00:2611                    > 
     985:  00:2611                    >             dw      bc,de,hl,ix,iy
     985:  00:2611  CC BB EE DD 11 44 88 DD 77 FD 
     985:  00:261B  34 12             >             dw      mem
     985:  00:261D  00 C0             >             dw      sp
     985:  00:261F                    > 
     985:  00:261F  (00:011E)         > .@veccount := .@veccount+1
     985:  00:261F                    > 
     986:  00:261F                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     986:  00:261F                    > 
     986:  00:261F                    >             if      postccf
     986:  00:261F                    ~ 
     986:  00:261F                    ~             if      ( .@veccount % 3 ) == 0
     986:  00:261F                    ~             inst    op1,op2,op3,op4,tail
     986:  00:261F                    ~ .@areg      :=      0
     986:  00:261F                    ~             else
     986:  00:261F                    ~             db      op1,op2,op3,op4,0
     986:  00:261F                    ~ .@areg      :=      .@areg | a
     986:  00:261F                    ~             endif
     986:  00:261F                    ~ 
     986:  00:261F                    ~             else
     986:  00:261F  00 00 00 00       >             db      op1,op2,op3,op4
     986:  00:2623                    >             endif
     986:  00:2623                    > 
     986:  00:2623  00                >             db      f
     986:  00:2624                    > 
     986:  00:2624                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     986:  00:2624                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     986:  00:2624                    ~             else
     986:  00:2624  00                >             db      a
     986:  00:2625                    >             endif
     986:  00:2625                    > 
     986:  00:2625                    >             dw      bc,de,hl,ix,iy
     986:  00:2625  00 00 00 00 00 00 00 00 00 00 
     986:  00:262F  00 00             >             dw      mem
     986:  00:2631  00 00             >             dw      sp
     986:  00:2633                    > 
     986:  00:2633  (00:011F)         > .@veccount := .@veccount+1
     986:  00:2633                    > 
     987:  00:2633                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     987:  00:2633                    > 
     987:  00:2633                    >             if      postccf
     987:  00:2633                    ~ 
     987:  00:2633                    ~             if      ( .@veccount % 3 ) == 0
     987:  00:2633                    ~             inst    op1,op2,op3,op4,tail
     987:  00:2633                    ~ .@areg      :=      0
     987:  00:2633                    ~             else
     987:  00:2633                    ~             db      op1,op2,op3,op4,0
     987:  00:2633                    ~ .@areg      :=      .@areg | a
     987:  00:2633                    ~             endif
     987:  00:2633                    ~ 
     987:  00:2633                    ~             else
     987:  00:2633  00 00 00 00       >             db      op1,op2,op3,op4
     987:  00:2637                    >             endif
     987:  00:2637                    > 
     987:  00:2637  FF                >             db      f
     987:  00:2638                    > 
     987:  00:2638                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     987:  00:2638                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     987:  00:2638                    ~             else
     987:  00:2638  00                >             db      a
     987:  00:2639                    >             endif
     987:  00:2639                    > 
     987:  00:2639                    >             dw      bc,de,hl,ix,iy
     987:  00:2639  00 00 00 00 00 00 00 00 00 00 
     987:  00:2643  00 00             >             dw      mem
     987:  00:2645  00 00             >             dw      sp
     987:  00:2647                    > 
     987:  00:2647  (00:0120)         > .@veccount := .@veccount+1
     987:  00:2647                    > 
     988:  00:2647                                  crcs    allflags,0x919e2255,all,0x15f7d9b8,docflags,0x919e2255,doc,0x15f7d9b8,ccf,0xc3f6460b,mptr,0x253c1992
     988:  00:2647                    >             if      postccf
     988:  00:2647                    ~             ddbe    ccf
     988:  00:2647                    ~             elseif  memptr
     988:  00:2647                    ~             ddbe    mptr
     988:  00:2647                    ~             else
     988:  00:2647                    >             if      maskflags
     988:  00:2647                    >             if      onlyflags
     988:  00:2647                    ~             ddbe    docflags
     988:  00:2647                    ~             else
     988:  00:2647                    >             ddbe    doc
     988:  00:2647  15                >             db      (n>>24)&0xff
     988:  00:2648  F7                >             db      (n>>16)&0xff
     988:  00:2649  D9                >             db      (n>>8)&0xff
     988:  00:264A  B8                >             db      n&0xff
     988:  00:264B                    >             endif
     988:  00:264B                    >             else
     988:  00:264B                    ~             if      onlyflags
     988:  00:264B                    ~             ddbe    allflags
     988:  00:264B                    ~             else
     988:  00:264B                    ~             ddbe    all
     988:  00:264B                    ~             endif
     988:  00:264B                    ~             endif
     988:  00:264B                    >             endif
     989:  00:264B                                  name    "IN A,(N)"
     989:  00:264B                    >             dz      n
     989:  00:264B  49 4E 20 41 2C 28 4E 29 00 
     990:  00:2654  01                              db      incheck
     991:  00:2655                      
     992:  00:2655                      .in_r_c    flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
     992:  00:2655                    >             if      maskflags
     992:  00:2655                    >             db8     s,z,f5,hc,f3,pv,n,c
     992:  00:2655  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
     992:  00:2656                    >             else
     992:  00:2656                    ~             db      0xff
     992:  00:2656                    ~             endif
     993:  00:2656                                  vec     0xed,0x40,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbfe,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
     993:  00:2656                    > 
     993:  00:2656                    >             if      postccf
     993:  00:2656                    ~ 
     993:  00:2656                    ~             if      ( .@veccount % 3 ) == 0
     993:  00:2656                    ~             inst    op1,op2,op3,op4,tail
     993:  00:2656                    ~ .@areg      :=      0
     993:  00:2656                    ~             else
     993:  00:2656                    ~             db      op1,op2,op3,op4,0
     993:  00:2656                    ~ .@areg      :=      .@areg | a
     993:  00:2656                    ~             endif
     993:  00:2656                    ~ 
     993:  00:2656                    ~             else
     993:  00:2656  ED 40 00 00       >             db      op1,op2,op3,op4
     993:  00:265A                    >             endif
     993:  00:265A                    > 
     993:  00:265A  FF                >             db      f
     993:  00:265B                    > 
     993:  00:265B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     993:  00:265B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     993:  00:265B                    ~             else
     993:  00:265B  AA                >             db      a
     993:  00:265C                    >             endif
     993:  00:265C                    > 
     993:  00:265C                    >             dw      bc,de,hl,ix,iy
     993:  00:265C  FE BB EE DD 11 44 88 DD 77 FD 
     993:  00:2666  34 12             >             dw      mem
     993:  00:2668  00 C0             >             dw      sp
     993:  00:266A                    > 
     993:  00:266A  (00:0121)         > .@veccount := .@veccount+1
     993:  00:266A                    > 
     994:  00:266A                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     994:  00:266A                    > 
     994:  00:266A                    >             if      postccf
     994:  00:266A                    ~ 
     994:  00:266A                    ~             if      ( .@veccount % 3 ) == 0
     994:  00:266A                    ~             inst    op1,op2,op3,op4,tail
     994:  00:266A                    ~ .@areg      :=      0
     994:  00:266A                    ~             else
     994:  00:266A                    ~             db      op1,op2,op3,op4,0
     994:  00:266A                    ~ .@areg      :=      .@areg | a
     994:  00:266A                    ~             endif
     994:  00:266A                    ~ 
     994:  00:266A                    ~             else
     994:  00:266A  00 38 00 00       >             db      op1,op2,op3,op4
     994:  00:266E                    >             endif
     994:  00:266E                    > 
     994:  00:266E  00                >             db      f
     994:  00:266F                    > 
     994:  00:266F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     994:  00:266F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     994:  00:266F                    ~             else
     994:  00:266F  00                >             db      a
     994:  00:2670                    >             endif
     994:  00:2670                    > 
     994:  00:2670                    >             dw      bc,de,hl,ix,iy
     994:  00:2670  00 00 00 00 00 00 00 00 00 00 
     994:  00:267A  00 00             >             dw      mem
     994:  00:267C  00 00             >             dw      sp
     994:  00:267E                    > 
     994:  00:267E  (00:0122)         > .@veccount := .@veccount+1
     994:  00:267E                    > 
     995:  00:267E                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
     995:  00:267E                    > 
     995:  00:267E                    >             if      postccf
     995:  00:267E                    ~ 
     995:  00:267E                    ~             if      ( .@veccount % 3 ) == 0
     995:  00:267E                    ~             inst    op1,op2,op3,op4,tail
     995:  00:267E                    ~ .@areg      :=      0
     995:  00:267E                    ~             else
     995:  00:267E                    ~             db      op1,op2,op3,op4,0
     995:  00:267E                    ~ .@areg      :=      .@areg | a
     995:  00:267E                    ~             endif
     995:  00:267E                    ~ 
     995:  00:267E                    ~             else
     995:  00:267E  00 00 00 00       >             db      op1,op2,op3,op4
     995:  00:2682                    >             endif
     995:  00:2682                    > 
     995:  00:2682  FF                >             db      f
     995:  00:2683                    > 
     995:  00:2683                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
     995:  00:2683                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
     995:  00:2683                    ~             else
     995:  00:2683  00                >             db      a
     995:  00:2684                    >             endif
     995:  00:2684                    > 
     995:  00:2684                    >             dw      bc,de,hl,ix,iy
     995:  00:2684  00 00 00 00 00 00 00 00 00 00 
     995:  00:268E  00 00             >             dw      mem
     995:  00:2690  00 00             >             dw      sp
     995:  00:2692                    > 
     995:  00:2692  (00:0123)         > .@veccount := .@veccount+1
     995:  00:2692                    > 
     996:  00:2692                                  crcs    allflags,0x61f21a52,all,0xea2912bf,docflags,0xb6433321,doc,0x9c9c07ec,ccf,0x4801a633,mptr,0x587e9d23
     996:  00:2692                    >             if      postccf
     996:  00:2692                    ~             ddbe    ccf
     996:  00:2692                    ~             elseif  memptr
     996:  00:2692                    ~             ddbe    mptr
     996:  00:2692                    ~             else
     996:  00:2692                    >             if      maskflags
     996:  00:2692                    >             if      onlyflags
     996:  00:2692                    ~             ddbe    docflags
     996:  00:2692                    ~             else
     996:  00:2692                    >             ddbe    doc
     996:  00:2692  9C                >             db      (n>>24)&0xff
     996:  00:2693  9C                >             db      (n>>16)&0xff
     996:  00:2694  07                >             db      (n>>8)&0xff
     996:  00:2695  EC                >             db      n&0xff
     996:  00:2696                    >             endif
     996:  00:2696                    >             else
     996:  00:2696                    ~             if      onlyflags
     996:  00:2696                    ~             ddbe    allflags
     996:  00:2696                    ~             else
     996:  00:2696                    ~             ddbe    all
     996:  00:2696                    ~             endif
     996:  00:2696                    ~             endif
     996:  00:2696                    >             endif
     997:  00:2696                                  name    "IN R,(C)"
     997:  00:2696                    >             dz      n
     997:  00:2696  49 4E 20 52 2C 28 43 29 00 
     998:  00:269F  01                              db      incheck
     999:  00:26A0                      
    1000:  00:26A0                      .in_c       flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
    1000:  00:26A0                    >             if      maskflags
    1000:  00:26A0                    >             db8     s,z,f5,hc,f3,pv,n,c
    1000:  00:26A0  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1000:  00:26A1                    >             else
    1000:  00:26A1                    ~             db      0xff
    1000:  00:26A1                    ~             endif
    1001:  00:26A1                                  vec     0xed,0x70,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbfe,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1001:  00:26A1                    > 
    1001:  00:26A1                    >             if      postccf
    1001:  00:26A1                    ~ 
    1001:  00:26A1                    ~             if      ( .@veccount % 3 ) == 0
    1001:  00:26A1                    ~             inst    op1,op2,op3,op4,tail
    1001:  00:26A1                    ~ .@areg      :=      0
    1001:  00:26A1                    ~             else
    1001:  00:26A1                    ~             db      op1,op2,op3,op4,0
    1001:  00:26A1                    ~ .@areg      :=      .@areg | a
    1001:  00:26A1                    ~             endif
    1001:  00:26A1                    ~ 
    1001:  00:26A1                    ~             else
    1001:  00:26A1  ED 70 00 00       >             db      op1,op2,op3,op4
    1001:  00:26A5                    >             endif
    1001:  00:26A5                    > 
    1001:  00:26A5  FF                >             db      f
    1001:  00:26A6                    > 
    1001:  00:26A6                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1001:  00:26A6                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1001:  00:26A6                    ~             else
    1001:  00:26A6  AA                >             db      a
    1001:  00:26A7                    >             endif
    1001:  00:26A7                    > 
    1001:  00:26A7                    >             dw      bc,de,hl,ix,iy
    1001:  00:26A7  FE BB EE DD 11 44 88 DD 77 FD 
    1001:  00:26B1  34 12             >             dw      mem
    1001:  00:26B3  00 C0             >             dw      sp
    1001:  00:26B5                    > 
    1001:  00:26B5  (00:0124)         > .@veccount := .@veccount+1
    1001:  00:26B5                    > 
    1002:  00:26B5                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1002:  00:26B5                    > 
    1002:  00:26B5                    >             if      postccf
    1002:  00:26B5                    ~ 
    1002:  00:26B5                    ~             if      ( .@veccount % 3 ) == 0
    1002:  00:26B5                    ~             inst    op1,op2,op3,op4,tail
    1002:  00:26B5                    ~ .@areg      :=      0
    1002:  00:26B5                    ~             else
    1002:  00:26B5                    ~             db      op1,op2,op3,op4,0
    1002:  00:26B5                    ~ .@areg      :=      .@areg | a
    1002:  00:26B5                    ~             endif
    1002:  00:26B5                    ~ 
    1002:  00:26B5                    ~             else
    1002:  00:26B5  00 00 00 00       >             db      op1,op2,op3,op4
    1002:  00:26B9                    >             endif
    1002:  00:26B9                    > 
    1002:  00:26B9  00                >             db      f
    1002:  00:26BA                    > 
    1002:  00:26BA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1002:  00:26BA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1002:  00:26BA                    ~             else
    1002:  00:26BA  00                >             db      a
    1002:  00:26BB                    >             endif
    1002:  00:26BB                    > 
    1002:  00:26BB                    >             dw      bc,de,hl,ix,iy
    1002:  00:26BB  00 00 00 00 00 00 00 00 00 00 
    1002:  00:26C5  00 00             >             dw      mem
    1002:  00:26C7  00 00             >             dw      sp
    1002:  00:26C9                    > 
    1002:  00:26C9  (00:0125)         > .@veccount := .@veccount+1
    1002:  00:26C9                    > 
    1003:  00:26C9                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1003:  00:26C9                    > 
    1003:  00:26C9                    >             if      postccf
    1003:  00:26C9                    ~ 
    1003:  00:26C9                    ~             if      ( .@veccount % 3 ) == 0
    1003:  00:26C9                    ~             inst    op1,op2,op3,op4,tail
    1003:  00:26C9                    ~ .@areg      :=      0
    1003:  00:26C9                    ~             else
    1003:  00:26C9                    ~             db      op1,op2,op3,op4,0
    1003:  00:26C9                    ~ .@areg      :=      .@areg | a
    1003:  00:26C9                    ~             endif
    1003:  00:26C9                    ~ 
    1003:  00:26C9                    ~             else
    1003:  00:26C9  00 00 00 00       >             db      op1,op2,op3,op4
    1003:  00:26CD                    >             endif
    1003:  00:26CD                    > 
    1003:  00:26CD  FF                >             db      f
    1003:  00:26CE                    > 
    1003:  00:26CE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1003:  00:26CE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1003:  00:26CE                    ~             else
    1003:  00:26CE  00                >             db      a
    1003:  00:26CF                    >             endif
    1003:  00:26CF                    > 
    1003:  00:26CF                    >             dw      bc,de,hl,ix,iy
    1003:  00:26CF  00 00 00 00 00 00 00 00 00 00 
    1003:  00:26D9  00 00             >             dw      mem
    1003:  00:26DB  00 00             >             dw      sp
    1003:  00:26DD                    > 
    1003:  00:26DD  (00:0126)         > .@veccount := .@veccount+1
    1003:  00:26DD                    > 
    1004:  00:26DD                                  crcs    allflags,0x8f4b242f,all,0x68392c0e,docflags,0x41dd7fcb,doc,0xb285546f,ccf,0x1efcf040,mptr,0x253c1992
    1004:  00:26DD                    >             if      postccf
    1004:  00:26DD                    ~             ddbe    ccf
    1004:  00:26DD                    ~             elseif  memptr
    1004:  00:26DD                    ~             ddbe    mptr
    1004:  00:26DD                    ~             else
    1004:  00:26DD                    >             if      maskflags
    1004:  00:26DD                    >             if      onlyflags
    1004:  00:26DD                    ~             ddbe    docflags
    1004:  00:26DD                    ~             else
    1004:  00:26DD                    >             ddbe    doc
    1004:  00:26DD  B2                >             db      (n>>24)&0xff
    1004:  00:26DE  85                >             db      (n>>16)&0xff
    1004:  00:26DF  54                >             db      (n>>8)&0xff
    1004:  00:26E0  6F                >             db      n&0xff
    1004:  00:26E1                    >             endif
    1004:  00:26E1                    >             else
    1004:  00:26E1                    ~             if      onlyflags
    1004:  00:26E1                    ~             ddbe    allflags
    1004:  00:26E1                    ~             else
    1004:  00:26E1                    ~             ddbe    all
    1004:  00:26E1                    ~             endif
    1004:  00:26E1                    ~             endif
    1004:  00:26E1                    >             endif
    1005:  00:26E1                                  name    "IN (C)"
    1005:  00:26E1                    >             dz      n
    1005:  00:26E1  49 4E 20 28 43 29 00 
    1006:  00:26E8  01                              db      incheck
    1007:  00:26E9                      
    1008:  00:26E9                      .ini        flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1008:  00:26E9                    >             if      maskflags
    1008:  00:26E9                    >             db8     s,z,f5,hc,f3,pv,n,c
    1008:  00:26E9  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1008:  00:26EA                    >             else
    1008:  00:26EA                    ~             db      0xff
    1008:  00:26EA                    ~             endif
    1009:  00:26EA                                  vec     0xed,0xa2,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x00fe,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1009:  00:26EA                    > 
    1009:  00:26EA                    >             if      postccf
    1009:  00:26EA                    ~ 
    1009:  00:26EA                    ~             if      ( .@veccount % 3 ) == 0
    1009:  00:26EA                    ~             inst    op1,op2,op3,op4,tail
    1009:  00:26EA                    ~ .@areg      :=      0
    1009:  00:26EA                    ~             else
    1009:  00:26EA                    ~             db      op1,op2,op3,op4,0
    1009:  00:26EA                    ~ .@areg      :=      .@areg | a
    1009:  00:26EA                    ~             endif
    1009:  00:26EA                    ~ 
    1009:  00:26EA                    ~             else
    1009:  00:26EA  ED A2 00 00       >             db      op1,op2,op3,op4
    1009:  00:26EE                    >             endif
    1009:  00:26EE                    > 
    1009:  00:26EE  FF                >             db      f
    1009:  00:26EF                    > 
    1009:  00:26EF                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1009:  00:26EF                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1009:  00:26EF                    ~             else
    1009:  00:26EF  AA                >             db      a
    1009:  00:26F0                    >             endif
    1009:  00:26F0                    > 
    1009:  00:26F0                    >             dw      bc,de,hl,ix,iy
    1009:  00:26F0  FE 00 EE DD 0C 09 88 DD 77 FD 
    1009:  00:26FA  34 12             >             dw      mem
    1009:  00:26FC  00 C0             >             dw      sp
    1009:  00:26FE                    > 
    1009:  00:26FE  (00:0127)         > .@veccount := .@veccount+1
    1009:  00:26FE                    > 
    1010:  00:26FE                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0xff00,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1010:  00:26FE                    > 
    1010:  00:26FE                    >             if      postccf
    1010:  00:26FE                    ~ 
    1010:  00:26FE                    ~             if      ( .@veccount % 3 ) == 0
    1010:  00:26FE                    ~             inst    op1,op2,op3,op4,tail
    1010:  00:26FE                    ~ .@areg      :=      0
    1010:  00:26FE                    ~             else
    1010:  00:26FE                    ~             db      op1,op2,op3,op4,0
    1010:  00:26FE                    ~ .@areg      :=      .@areg | a
    1010:  00:26FE                    ~             endif
    1010:  00:26FE                    ~ 
    1010:  00:26FE                    ~             else
    1010:  00:26FE  00 00 00 00       >             db      op1,op2,op3,op4
    1010:  00:2702                    >             endif
    1010:  00:2702                    > 
    1010:  00:2702  00                >             db      f
    1010:  00:2703                    > 
    1010:  00:2703                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1010:  00:2703                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1010:  00:2703                    ~             else
    1010:  00:2703  00                >             db      a
    1010:  00:2704                    >             endif
    1010:  00:2704                    > 
    1010:  00:2704                    >             dw      bc,de,hl,ix,iy
    1010:  00:2704  00 FF 00 00 00 00 00 00 00 00 
    1010:  00:270E  00 00             >             dw      mem
    1010:  00:2710  00 00             >             dw      sp
    1010:  00:2712                    > 
    1010:  00:2712  (00:0128)         > .@veccount := .@veccount+1
    1010:  00:2712                    > 
    1011:  00:2712                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1011:  00:2712                    > 
    1011:  00:2712                    >             if      postccf
    1011:  00:2712                    ~ 
    1011:  00:2712                    ~             if      ( .@veccount % 3 ) == 0
    1011:  00:2712                    ~             inst    op1,op2,op3,op4,tail
    1011:  00:2712                    ~ .@areg      :=      0
    1011:  00:2712                    ~             else
    1011:  00:2712                    ~             db      op1,op2,op3,op4,0
    1011:  00:2712                    ~ .@areg      :=      .@areg | a
    1011:  00:2712                    ~             endif
    1011:  00:2712                    ~ 
    1011:  00:2712                    ~             else
    1011:  00:2712  00 00 00 00       >             db      op1,op2,op3,op4
    1011:  00:2716                    >             endif
    1011:  00:2716                    > 
    1011:  00:2716  FF                >             db      f
    1011:  00:2717                    > 
    1011:  00:2717                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1011:  00:2717                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1011:  00:2717                    ~             else
    1011:  00:2717  00                >             db      a
    1011:  00:2718                    >             endif
    1011:  00:2718                    > 
    1011:  00:2718                    >             dw      bc,de,hl,ix,iy
    1011:  00:2718  00 00 00 00 01 00 00 00 00 00 
    1011:  00:2722  00 00             >             dw      mem
    1011:  00:2724  00 00             >             dw      sp
    1011:  00:2726                    > 
    1011:  00:2726  (00:0129)         > .@veccount := .@veccount+1
    1011:  00:2726                    > 
    1012:  00:2726                                  crcs    allflags,0x45c2bf9a,all,0x03da7534,docflags,0xdf14e043,doc,0x07d1b0d1,ccf,0x3c480ae3,mptr,0x630733cb
    1012:  00:2726                    >             if      postccf
    1012:  00:2726                    ~             ddbe    ccf
    1012:  00:2726                    ~             elseif  memptr
    1012:  00:2726                    ~             ddbe    mptr
    1012:  00:2726                    ~             else
    1012:  00:2726                    >             if      maskflags
    1012:  00:2726                    >             if      onlyflags
    1012:  00:2726                    ~             ddbe    docflags
    1012:  00:2726                    ~             else
    1012:  00:2726                    >             ddbe    doc
    1012:  00:2726  07                >             db      (n>>24)&0xff
    1012:  00:2727  D1                >             db      (n>>16)&0xff
    1012:  00:2728  B0                >             db      (n>>8)&0xff
    1012:  00:2729  D1                >             db      n&0xff
    1012:  00:272A                    >             endif
    1012:  00:272A                    >             else
    1012:  00:272A                    ~             if      onlyflags
    1012:  00:272A                    ~             ddbe    allflags
    1012:  00:272A                    ~             else
    1012:  00:272A                    ~             ddbe    all
    1012:  00:272A                    ~             endif
    1012:  00:272A                    ~             endif
    1012:  00:272A                    >             endif
    1013:  00:272A                                  name    "INI"
    1013:  00:272A  49 4E 49 00       >             dz      n
    1014:  00:272E  01                              db      incheck
    1015:  00:272F                      
    1016:  00:272F                      .ind        flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1016:  00:272F                    >             if      maskflags
    1016:  00:272F                    >             db8     s,z,f5,hc,f3,pv,n,c
    1016:  00:272F  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1016:  00:2730                    >             else
    1016:  00:2730                    ~             db      0xff
    1016:  00:2730                    ~             endif
    1017:  00:2730                                  vec     0xed,0xaa,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x00fe,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1017:  00:2730                    > 
    1017:  00:2730                    >             if      postccf
    1017:  00:2730                    ~ 
    1017:  00:2730                    ~             if      ( .@veccount % 3 ) == 0
    1017:  00:2730                    ~             inst    op1,op2,op3,op4,tail
    1017:  00:2730                    ~ .@areg      :=      0
    1017:  00:2730                    ~             else
    1017:  00:2730                    ~             db      op1,op2,op3,op4,0
    1017:  00:2730                    ~ .@areg      :=      .@areg | a
    1017:  00:2730                    ~             endif
    1017:  00:2730                    ~ 
    1017:  00:2730                    ~             else
    1017:  00:2730  ED AA 00 00       >             db      op1,op2,op3,op4
    1017:  00:2734                    >             endif
    1017:  00:2734                    > 
    1017:  00:2734  FF                >             db      f
    1017:  00:2735                    > 
    1017:  00:2735                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1017:  00:2735                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1017:  00:2735                    ~             else
    1017:  00:2735  AA                >             db      a
    1017:  00:2736                    >             endif
    1017:  00:2736                    > 
    1017:  00:2736                    >             dw      bc,de,hl,ix,iy
    1017:  00:2736  FE 00 EE DD 0C 09 88 DD 77 FD 
    1017:  00:2740  34 12             >             dw      mem
    1017:  00:2742  00 C0             >             dw      sp
    1017:  00:2744                    > 
    1017:  00:2744  (00:012A)         > .@veccount := .@veccount+1
    1017:  00:2744                    > 
    1018:  00:2744                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0xff00,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1018:  00:2744                    > 
    1018:  00:2744                    >             if      postccf
    1018:  00:2744                    ~ 
    1018:  00:2744                    ~             if      ( .@veccount % 3 ) == 0
    1018:  00:2744                    ~             inst    op1,op2,op3,op4,tail
    1018:  00:2744                    ~ .@areg      :=      0
    1018:  00:2744                    ~             else
    1018:  00:2744                    ~             db      op1,op2,op3,op4,0
    1018:  00:2744                    ~ .@areg      :=      .@areg | a
    1018:  00:2744                    ~             endif
    1018:  00:2744                    ~ 
    1018:  00:2744                    ~             else
    1018:  00:2744  00 00 00 00       >             db      op1,op2,op3,op4
    1018:  00:2748                    >             endif
    1018:  00:2748                    > 
    1018:  00:2748  00                >             db      f
    1018:  00:2749                    > 
    1018:  00:2749                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1018:  00:2749                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1018:  00:2749                    ~             else
    1018:  00:2749  00                >             db      a
    1018:  00:274A                    >             endif
    1018:  00:274A                    > 
    1018:  00:274A                    >             dw      bc,de,hl,ix,iy
    1018:  00:274A  00 FF 00 00 00 00 00 00 00 00 
    1018:  00:2754  00 00             >             dw      mem
    1018:  00:2756  00 00             >             dw      sp
    1018:  00:2758                    > 
    1018:  00:2758  (00:012B)         > .@veccount := .@veccount+1
    1018:  00:2758                    > 
    1019:  00:2758                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1019:  00:2758                    > 
    1019:  00:2758                    >             if      postccf
    1019:  00:2758                    ~ 
    1019:  00:2758                    ~             if      ( .@veccount % 3 ) == 0
    1019:  00:2758                    ~             inst    op1,op2,op3,op4,tail
    1019:  00:2758                    ~ .@areg      :=      0
    1019:  00:2758                    ~             else
    1019:  00:2758                    ~             db      op1,op2,op3,op4,0
    1019:  00:2758                    ~ .@areg      :=      .@areg | a
    1019:  00:2758                    ~             endif
    1019:  00:2758                    ~ 
    1019:  00:2758                    ~             else
    1019:  00:2758  00 00 00 00       >             db      op1,op2,op3,op4
    1019:  00:275C                    >             endif
    1019:  00:275C                    > 
    1019:  00:275C  FF                >             db      f
    1019:  00:275D                    > 
    1019:  00:275D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1019:  00:275D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1019:  00:275D                    ~             else
    1019:  00:275D  00                >             db      a
    1019:  00:275E                    >             endif
    1019:  00:275E                    > 
    1019:  00:275E                    >             dw      bc,de,hl,ix,iy
    1019:  00:275E  00 00 00 00 01 00 00 00 00 00 
    1019:  00:2768  00 00             >             dw      mem
    1019:  00:276A  00 00             >             dw      sp
    1019:  00:276C                    > 
    1019:  00:276C  (00:012C)         > .@veccount := .@veccount+1
    1019:  00:276C                    > 
    1020:  00:276C                                  crcs    allflags,0xa349e955,all,0x4c306b87,docflags,0xdf14e043,doc,0x3dc685fa,ccf,0xc90849ab,mptr,0x630733cb
    1020:  00:276C                    >             if      postccf
    1020:  00:276C                    ~             ddbe    ccf
    1020:  00:276C                    ~             elseif  memptr
    1020:  00:276C                    ~             ddbe    mptr
    1020:  00:276C                    ~             else
    1020:  00:276C                    >             if      maskflags
    1020:  00:276C                    >             if      onlyflags
    1020:  00:276C                    ~             ddbe    docflags
    1020:  00:276C                    ~             else
    1020:  00:276C                    >             ddbe    doc
    1020:  00:276C  3D                >             db      (n>>24)&0xff
    1020:  00:276D  C6                >             db      (n>>16)&0xff
    1020:  00:276E  85                >             db      (n>>8)&0xff
    1020:  00:276F  FA                >             db      n&0xff
    1020:  00:2770                    >             endif
    1020:  00:2770                    >             else
    1020:  00:2770                    ~             if      onlyflags
    1020:  00:2770                    ~             ddbe    allflags
    1020:  00:2770                    ~             else
    1020:  00:2770                    ~             ddbe    all
    1020:  00:2770                    ~             endif
    1020:  00:2770                    ~             endif
    1020:  00:2770                    >             endif
    1021:  00:2770                                  name    "IND"
    1021:  00:2770  49 4E 44 00       >             dz      n
    1022:  00:2774  01                              db      incheck
    1023:  00:2775                      
    1024:  00:2775                      .inir       flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1024:  00:2775                    >             if      maskflags
    1024:  00:2775                    >             db8     s,z,f5,hc,f3,pv,n,c
    1024:  00:2775  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1024:  00:2776                    >             else
    1024:  00:2776                    ~             db      0xff
    1024:  00:2776                    ~             endif
    1025:  00:2776                                  vec     0xed,0xb2,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x01fe,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1025:  00:2776                    > 
    1025:  00:2776                    >             if      postccf
    1025:  00:2776                    ~ 
    1025:  00:2776                    ~             if      ( .@veccount % 3 ) == 0
    1025:  00:2776                    ~             inst    op1,op2,op3,op4,tail
    1025:  00:2776                    ~ .@areg      :=      0
    1025:  00:2776                    ~             else
    1025:  00:2776                    ~             db      op1,op2,op3,op4,0
    1025:  00:2776                    ~ .@areg      :=      .@areg | a
    1025:  00:2776                    ~             endif
    1025:  00:2776                    ~ 
    1025:  00:2776                    ~             else
    1025:  00:2776  ED B2 00 00       >             db      op1,op2,op3,op4
    1025:  00:277A                    >             endif
    1025:  00:277A                    > 
    1025:  00:277A  FF                >             db      f
    1025:  00:277B                    > 
    1025:  00:277B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1025:  00:277B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1025:  00:277B                    ~             else
    1025:  00:277B  AA                >             db      a
    1025:  00:277C                    >             endif
    1025:  00:277C                    > 
    1025:  00:277C                    >             dw      bc,de,hl,ix,iy
    1025:  00:277C  FE 01 EE DD 0C 09 88 DD 77 FD 
    1025:  00:2786  34 12             >             dw      mem
    1025:  00:2788  00 C0             >             dw      sp
    1025:  00:278A                    > 
    1025:  00:278A  (00:012D)         > .@veccount := .@veccount+1
    1025:  00:278A                    > 
    1026:  00:278A                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1026:  00:278A                    > 
    1026:  00:278A                    >             if      postccf
    1026:  00:278A                    ~ 
    1026:  00:278A                    ~             if      ( .@veccount % 3 ) == 0
    1026:  00:278A                    ~             inst    op1,op2,op3,op4,tail
    1026:  00:278A                    ~ .@areg      :=      0
    1026:  00:278A                    ~             else
    1026:  00:278A                    ~             db      op1,op2,op3,op4,0
    1026:  00:278A                    ~ .@areg      :=      .@areg | a
    1026:  00:278A                    ~             endif
    1026:  00:278A                    ~ 
    1026:  00:278A                    ~             else
    1026:  00:278A  00 00 00 00       >             db      op1,op2,op3,op4
    1026:  00:278E                    >             endif
    1026:  00:278E                    > 
    1026:  00:278E  00                >             db      f
    1026:  00:278F                    > 
    1026:  00:278F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1026:  00:278F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1026:  00:278F                    ~             else
    1026:  00:278F  00                >             db      a
    1026:  00:2790                    >             endif
    1026:  00:2790                    > 
    1026:  00:2790                    >             dw      bc,de,hl,ix,iy
    1026:  00:2790  00 00 00 00 00 00 00 00 00 00 
    1026:  00:279A  00 00             >             dw      mem
    1026:  00:279C  00 00             >             dw      sp
    1026:  00:279E                    > 
    1026:  00:279E  (00:012E)         > .@veccount := .@veccount+1
    1026:  00:279E                    > 
    1027:  00:279E                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0200,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1027:  00:279E                    > 
    1027:  00:279E                    >             if      postccf
    1027:  00:279E                    ~ 
    1027:  00:279E                    ~             if      ( .@veccount % 3 ) == 0
    1027:  00:279E                    ~             inst    op1,op2,op3,op4,tail
    1027:  00:279E                    ~ .@areg      :=      0
    1027:  00:279E                    ~             else
    1027:  00:279E                    ~             db      op1,op2,op3,op4,0
    1027:  00:279E                    ~ .@areg      :=      .@areg | a
    1027:  00:279E                    ~             endif
    1027:  00:279E                    ~ 
    1027:  00:279E                    ~             else
    1027:  00:279E  00 00 00 00       >             db      op1,op2,op3,op4
    1027:  00:27A2                    >             endif
    1027:  00:27A2                    > 
    1027:  00:27A2  FF                >             db      f
    1027:  00:27A3                    > 
    1027:  00:27A3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1027:  00:27A3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1027:  00:27A3                    ~             else
    1027:  00:27A3  00                >             db      a
    1027:  00:27A4                    >             endif
    1027:  00:27A4                    > 
    1027:  00:27A4                    >             dw      bc,de,hl,ix,iy
    1027:  00:27A4  00 02 00 00 01 00 00 00 00 00 
    1027:  00:27AE  00 00             >             dw      mem
    1027:  00:27B0  00 00             >             dw      sp
    1027:  00:27B2                    > 
    1027:  00:27B2  (00:012F)         > .@veccount := .@veccount+1
    1027:  00:27B2                    > 
    1028:  00:27B2                                  crcs    allflags,0x95f331a2,all,0xb1c580a1,docflags,0x550e6d82,doc,0xf9e081a3,ccf,0x34683092,mptr,0x371c7dba
    1028:  00:27B2                    >             if      postccf
    1028:  00:27B2                    ~             ddbe    ccf
    1028:  00:27B2                    ~             elseif  memptr
    1028:  00:27B2                    ~             ddbe    mptr
    1028:  00:27B2                    ~             else
    1028:  00:27B2                    >             if      maskflags
    1028:  00:27B2                    >             if      onlyflags
    1028:  00:27B2                    ~             ddbe    docflags
    1028:  00:27B2                    ~             else
    1028:  00:27B2                    >             ddbe    doc
    1028:  00:27B2  F9                >             db      (n>>24)&0xff
    1028:  00:27B3  E0                >             db      (n>>16)&0xff
    1028:  00:27B4  81                >             db      (n>>8)&0xff
    1028:  00:27B5  A3                >             db      n&0xff
    1028:  00:27B6                    >             endif
    1028:  00:27B6                    >             else
    1028:  00:27B6                    ~             if      onlyflags
    1028:  00:27B6                    ~             ddbe    allflags
    1028:  00:27B6                    ~             else
    1028:  00:27B6                    ~             ddbe    all
    1028:  00:27B6                    ~             endif
    1028:  00:27B6                    ~             endif
    1028:  00:27B6                    >             endif
    1029:  00:27B6                                  name    "INIR"
    1029:  00:27B6  49 4E 49 52 00    >             dz      n
    1030:  00:27BB  01                              db      incheck
    1031:  00:27BC                      
    1032:  00:27BC                      .indr       flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1032:  00:27BC                    >             if      maskflags
    1032:  00:27BC                    >             db8     s,z,f5,hc,f3,pv,n,c
    1032:  00:27BC  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1032:  00:27BD                    >             else
    1032:  00:27BD                    ~             db      0xff
    1032:  00:27BD                    ~             endif
    1033:  00:27BD                                  vec     0xed,0xba,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x01fe,de,0xddee,hl,mem+1 ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1033:  00:27BD                    > 
    1033:  00:27BD                    >             if      postccf
    1033:  00:27BD                    ~ 
    1033:  00:27BD                    ~             if      ( .@veccount % 3 ) == 0
    1033:  00:27BD                    ~             inst    op1,op2,op3,op4,tail
    1033:  00:27BD                    ~ .@areg      :=      0
    1033:  00:27BD                    ~             else
    1033:  00:27BD                    ~             db      op1,op2,op3,op4,0
    1033:  00:27BD                    ~ .@areg      :=      .@areg | a
    1033:  00:27BD                    ~             endif
    1033:  00:27BD                    ~ 
    1033:  00:27BD                    ~             else
    1033:  00:27BD  ED BA 00 00       >             db      op1,op2,op3,op4
    1033:  00:27C1                    >             endif
    1033:  00:27C1                    > 
    1033:  00:27C1  FF                >             db      f
    1033:  00:27C2                    > 
    1033:  00:27C2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1033:  00:27C2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1033:  00:27C2                    ~             else
    1033:  00:27C2  AA                >             db      a
    1033:  00:27C3                    >             endif
    1033:  00:27C3                    > 
    1033:  00:27C3                    >             dw      bc,de,hl,ix,iy
    1033:  00:27C3  FE 01 EE DD 0D 09 88 DD 77 FD 
    1033:  00:27CD  34 12             >             dw      mem
    1033:  00:27CF  00 C0             >             dw      sp
    1033:  00:27D1                    > 
    1033:  00:27D1  (00:0130)         > .@veccount := .@veccount+1
    1033:  00:27D1                    > 
    1034:  00:27D1                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1034:  00:27D1                    > 
    1034:  00:27D1                    >             if      postccf
    1034:  00:27D1                    ~ 
    1034:  00:27D1                    ~             if      ( .@veccount % 3 ) == 0
    1034:  00:27D1                    ~             inst    op1,op2,op3,op4,tail
    1034:  00:27D1                    ~ .@areg      :=      0
    1034:  00:27D1                    ~             else
    1034:  00:27D1                    ~             db      op1,op2,op3,op4,0
    1034:  00:27D1                    ~ .@areg      :=      .@areg | a
    1034:  00:27D1                    ~             endif
    1034:  00:27D1                    ~ 
    1034:  00:27D1                    ~             else
    1034:  00:27D1  00 00 00 00       >             db      op1,op2,op3,op4
    1034:  00:27D5                    >             endif
    1034:  00:27D5                    > 
    1034:  00:27D5  00                >             db      f
    1034:  00:27D6                    > 
    1034:  00:27D6                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1034:  00:27D6                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1034:  00:27D6                    ~             else
    1034:  00:27D6  00                >             db      a
    1034:  00:27D7                    >             endif
    1034:  00:27D7                    > 
    1034:  00:27D7                    >             dw      bc,de,hl,ix,iy
    1034:  00:27D7  00 00 00 00 00 00 00 00 00 00 
    1034:  00:27E1  00 00             >             dw      mem
    1034:  00:27E3  00 00             >             dw      sp
    1034:  00:27E5                    > 
    1034:  00:27E5  (00:0131)         > .@veccount := .@veccount+1
    1034:  00:27E5                    > 
    1035:  00:27E5                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0200,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1035:  00:27E5                    > 
    1035:  00:27E5                    >             if      postccf
    1035:  00:27E5                    ~ 
    1035:  00:27E5                    ~             if      ( .@veccount % 3 ) == 0
    1035:  00:27E5                    ~             inst    op1,op2,op3,op4,tail
    1035:  00:27E5                    ~ .@areg      :=      0
    1035:  00:27E5                    ~             else
    1035:  00:27E5                    ~             db      op1,op2,op3,op4,0
    1035:  00:27E5                    ~ .@areg      :=      .@areg | a
    1035:  00:27E5                    ~             endif
    1035:  00:27E5                    ~ 
    1035:  00:27E5                    ~             else
    1035:  00:27E5  00 00 00 00       >             db      op1,op2,op3,op4
    1035:  00:27E9                    >             endif
    1035:  00:27E9                    > 
    1035:  00:27E9  FF                >             db      f
    1035:  00:27EA                    > 
    1035:  00:27EA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1035:  00:27EA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1035:  00:27EA                    ~             else
    1035:  00:27EA  00                >             db      a
    1035:  00:27EB                    >             endif
    1035:  00:27EB                    > 
    1035:  00:27EB                    >             dw      bc,de,hl,ix,iy
    1035:  00:27EB  00 02 00 00 01 00 00 00 00 00 
    1035:  00:27F5  00 00             >             dw      mem
    1035:  00:27F7  00 00             >             dw      sp
    1035:  00:27F9                    > 
    1035:  00:27F9  (00:0132)         > .@veccount := .@veccount+1
    1035:  00:27F9                    > 
    1036:  00:27F9                                  crcs    allflags,0x845343ff,all,0x88f004aa,docflags,0x550e6d82,doc,0x62e607cf,ccf,0xe6771326,mptr,0x371c7dba
    1036:  00:27F9                    >             if      postccf
    1036:  00:27F9                    ~             ddbe    ccf
    1036:  00:27F9                    ~             elseif  memptr
    1036:  00:27F9                    ~             ddbe    mptr
    1036:  00:27F9                    ~             else
    1036:  00:27F9                    >             if      maskflags
    1036:  00:27F9                    >             if      onlyflags
    1036:  00:27F9                    ~             ddbe    docflags
    1036:  00:27F9                    ~             else
    1036:  00:27F9                    >             ddbe    doc
    1036:  00:27F9  62                >             db      (n>>24)&0xff
    1036:  00:27FA  E6                >             db      (n>>16)&0xff
    1036:  00:27FB  07                >             db      (n>>8)&0xff
    1036:  00:27FC  CF                >             db      n&0xff
    1036:  00:27FD                    >             endif
    1036:  00:27FD                    >             else
    1036:  00:27FD                    ~             if      onlyflags
    1036:  00:27FD                    ~             ddbe    allflags
    1036:  00:27FD                    ~             else
    1036:  00:27FD                    ~             ddbe    all
    1036:  00:27FD                    ~             endif
    1036:  00:27FD                    ~             endif
    1036:  00:27FD                    >             endif
    1037:  00:27FD                                  name    "INDR"
    1037:  00:27FD  49 4E 44 52 00    >             dz      n
    1038:  00:2802  01                              db      incheck
    1039:  00:2803                      
    1040:  00:2803                      .inir_nop   flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1040:  00:2803                    >             if      maskflags
    1040:  00:2803                    >             db8     s,z,f5,hc,f3,pv,n,c
    1040:  00:2803  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1040:  00:2804                    >             else
    1040:  00:2804                    ~             db      0xff
    1040:  00:2804                    ~             endif
    1041:  00:2804                                  vec     0xed,0xb2,stop,0x00,mem,0x0000,a,0xaa,f,0xff,bc,0x00fe,de,0xddee,hl,self+1,ix,0xdd88,iy,0xfd77,sp,0xc000
    1041:  00:2804                    > 
    1041:  00:2804                    >             if      postccf
    1041:  00:2804                    ~ 
    1041:  00:2804                    ~             if      ( .@veccount % 3 ) == 0
    1041:  00:2804                    ~             inst    op1,op2,op3,op4,tail
    1041:  00:2804                    ~ .@areg      :=      0
    1041:  00:2804                    ~             else
    1041:  00:2804                    ~             db      op1,op2,op3,op4,0
    1041:  00:2804                    ~ .@areg      :=      .@areg | a
    1041:  00:2804                    ~             endif
    1041:  00:2804                    ~ 
    1041:  00:2804                    ~             else
    1041:  00:2804  ED B2 00 00       >             db      op1,op2,op3,op4
    1041:  00:2808                    >             endif
    1041:  00:2808                    > 
    1041:  00:2808  FF                >             db      f
    1041:  00:2809                    > 
    1041:  00:2809                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1041:  00:2809                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1041:  00:2809                    ~             else
    1041:  00:2809  AA                >             db      a
    1041:  00:280A                    >             endif
    1041:  00:280A                    > 
    1041:  00:280A                    >             dw      bc,de,hl,ix,iy
    1041:  00:280A  FE 00 EE DD 30 04 88 DD 77 FD 
    1041:  00:2814  00 00             >             dw      mem
    1041:  00:2816  00 C0             >             dw      sp
    1041:  00:2818                    > 
    1041:  00:2818  (00:0133)         > .@veccount := .@veccount+1
    1041:  00:2818                    > 
    1042:  00:2818                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x38,bc,0x0100,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1042:  00:2818                    > 
    1042:  00:2818                    >             if      postccf
    1042:  00:2818                    ~ 
    1042:  00:2818                    ~             if      ( .@veccount % 3 ) == 0
    1042:  00:2818                    ~             inst    op1,op2,op3,op4,tail
    1042:  00:2818                    ~ .@areg      :=      0
    1042:  00:2818                    ~             else
    1042:  00:2818                    ~             db      op1,op2,op3,op4,0
    1042:  00:2818                    ~ .@areg      :=      .@areg | a
    1042:  00:2818                    ~             endif
    1042:  00:2818                    ~ 
    1042:  00:2818                    ~             else
    1042:  00:2818  00 00 00 00       >             db      op1,op2,op3,op4
    1042:  00:281C                    >             endif
    1042:  00:281C                    > 
    1042:  00:281C  38                >             db      f
    1042:  00:281D                    > 
    1042:  00:281D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1042:  00:281D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1042:  00:281D                    ~             else
    1042:  00:281D  00                >             db      a
    1042:  00:281E                    >             endif
    1042:  00:281E                    > 
    1042:  00:281E                    >             dw      bc,de,hl,ix,iy
    1042:  00:281E  00 01 00 00 00 00 00 00 00 00 
    1042:  00:2828  00 00             >             dw      mem
    1042:  00:282A  00 00             >             dw      sp
    1042:  00:282C                    > 
    1042:  00:282C  (00:0134)         > .@veccount := .@veccount+1
    1042:  00:282C                    > 
    1043:  00:282C                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xc7,bc,0xfe00,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1043:  00:282C                    > 
    1043:  00:282C                    >             if      postccf
    1043:  00:282C                    ~ 
    1043:  00:282C                    ~             if      ( .@veccount % 3 ) == 0
    1043:  00:282C                    ~             inst    op1,op2,op3,op4,tail
    1043:  00:282C                    ~ .@areg      :=      0
    1043:  00:282C                    ~             else
    1043:  00:282C                    ~             db      op1,op2,op3,op4,0
    1043:  00:282C                    ~ .@areg      :=      .@areg | a
    1043:  00:282C                    ~             endif
    1043:  00:282C                    ~ 
    1043:  00:282C                    ~             else
    1043:  00:282C  00 00 00 00       >             db      op1,op2,op3,op4
    1043:  00:2830                    >             endif
    1043:  00:2830                    > 
    1043:  00:2830  C7                >             db      f
    1043:  00:2831                    > 
    1043:  00:2831                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1043:  00:2831                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1043:  00:2831                    ~             else
    1043:  00:2831  00                >             db      a
    1043:  00:2832                    >             endif
    1043:  00:2832                    > 
    1043:  00:2832                    >             dw      bc,de,hl,ix,iy
    1043:  00:2832  00 FE 00 00 00 00 00 00 00 00 
    1043:  00:283C  00 00             >             dw      mem
    1043:  00:283E  00 00             >             dw      sp
    1043:  00:2840                    > 
    1043:  00:2840  (00:0135)         > .@veccount := .@veccount+1
    1043:  00:2840                    > 
    1044:  00:2840                                  crcs    allflags,0x9d0cadce,all,0x454e3531,docflags,0x5cf12460,doc,0x3bbe489c,ccf,0xeee49e3b,mptr,0x0a537b63
    1044:  00:2840                    >             if      postccf
    1044:  00:2840                    ~             ddbe    ccf
    1044:  00:2840                    ~             elseif  memptr
    1044:  00:2840                    ~             ddbe    mptr
    1044:  00:2840                    ~             else
    1044:  00:2840                    >             if      maskflags
    1044:  00:2840                    >             if      onlyflags
    1044:  00:2840                    ~             ddbe    docflags
    1044:  00:2840                    ~             else
    1044:  00:2840                    >             ddbe    doc
    1044:  00:2840  3B                >             db      (n>>24)&0xff
    1044:  00:2841  BE                >             db      (n>>16)&0xff
    1044:  00:2842  48                >             db      (n>>8)&0xff
    1044:  00:2843  9C                >             db      n&0xff
    1044:  00:2844                    >             endif
    1044:  00:2844                    >             else
    1044:  00:2844                    ~             if      onlyflags
    1044:  00:2844                    ~             ddbe    allflags
    1044:  00:2844                    ~             else
    1044:  00:2844                    ~             ddbe    all
    1044:  00:2844                    ~             endif
    1044:  00:2844                    ~             endif
    1044:  00:2844                    >             endif
    1045:  00:2844                                  name    "INIR->NOP'"
    1045:  00:2844                    >             dz      n
    1045:  00:2844  49 4E 49 52 2D 3E 4E 4F 50 27 00 
    1046:  00:284F  01                              db      incheck
    1047:  00:2850                      
    1048:  00:2850                      .indr_nop   flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1048:  00:2850                    >             if      maskflags
    1048:  00:2850                    >             db8     s,z,f5,hc,f3,pv,n,c
    1048:  00:2850  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1048:  00:2851                    >             else
    1048:  00:2851                    ~             db      0xff
    1048:  00:2851                    ~             endif
    1049:  00:2851                                  vec     0xed,0xba,stop,0x00,mem,0x0000,a,0xaa,f,0xff,bc,0x00fe,de,0xddee,hl,self+1,ix,0xdd88,iy,0xfd77,sp,0xc000
    1049:  00:2851                    > 
    1049:  00:2851                    >             if      postccf
    1049:  00:2851                    ~ 
    1049:  00:2851                    ~             if      ( .@veccount % 3 ) == 0
    1049:  00:2851                    ~             inst    op1,op2,op3,op4,tail
    1049:  00:2851                    ~ .@areg      :=      0
    1049:  00:2851                    ~             else
    1049:  00:2851                    ~             db      op1,op2,op3,op4,0
    1049:  00:2851                    ~ .@areg      :=      .@areg | a
    1049:  00:2851                    ~             endif
    1049:  00:2851                    ~ 
    1049:  00:2851                    ~             else
    1049:  00:2851  ED BA 00 00       >             db      op1,op2,op3,op4
    1049:  00:2855                    >             endif
    1049:  00:2855                    > 
    1049:  00:2855  FF                >             db      f
    1049:  00:2856                    > 
    1049:  00:2856                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1049:  00:2856                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1049:  00:2856                    ~             else
    1049:  00:2856  AA                >             db      a
    1049:  00:2857                    >             endif
    1049:  00:2857                    > 
    1049:  00:2857                    >             dw      bc,de,hl,ix,iy
    1049:  00:2857  FE 00 EE DD 30 04 88 DD 77 FD 
    1049:  00:2861  00 00             >             dw      mem
    1049:  00:2863  00 C0             >             dw      sp
    1049:  00:2865                    > 
    1049:  00:2865  (00:0136)         > .@veccount := .@veccount+1
    1049:  00:2865                    > 
    1050:  00:2865                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x38,bc,0x0100,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1050:  00:2865                    > 
    1050:  00:2865                    >             if      postccf
    1050:  00:2865                    ~ 
    1050:  00:2865                    ~             if      ( .@veccount % 3 ) == 0
    1050:  00:2865                    ~             inst    op1,op2,op3,op4,tail
    1050:  00:2865                    ~ .@areg      :=      0
    1050:  00:2865                    ~             else
    1050:  00:2865                    ~             db      op1,op2,op3,op4,0
    1050:  00:2865                    ~ .@areg      :=      .@areg | a
    1050:  00:2865                    ~             endif
    1050:  00:2865                    ~ 
    1050:  00:2865                    ~             else
    1050:  00:2865  00 00 00 00       >             db      op1,op2,op3,op4
    1050:  00:2869                    >             endif
    1050:  00:2869                    > 
    1050:  00:2869  38                >             db      f
    1050:  00:286A                    > 
    1050:  00:286A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1050:  00:286A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1050:  00:286A                    ~             else
    1050:  00:286A  00                >             db      a
    1050:  00:286B                    >             endif
    1050:  00:286B                    > 
    1050:  00:286B                    >             dw      bc,de,hl,ix,iy
    1050:  00:286B  00 01 00 00 00 00 00 00 00 00 
    1050:  00:2875  00 00             >             dw      mem
    1050:  00:2877  00 00             >             dw      sp
    1050:  00:2879                    > 
    1050:  00:2879  (00:0137)         > .@veccount := .@veccount+1
    1050:  00:2879                    > 
    1051:  00:2879                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xc7,bc,0xfe00,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1051:  00:2879                    > 
    1051:  00:2879                    >             if      postccf
    1051:  00:2879                    ~ 
    1051:  00:2879                    ~             if      ( .@veccount % 3 ) == 0
    1051:  00:2879                    ~             inst    op1,op2,op3,op4,tail
    1051:  00:2879                    ~ .@areg      :=      0
    1051:  00:2879                    ~             else
    1051:  00:2879                    ~             db      op1,op2,op3,op4,0
    1051:  00:2879                    ~ .@areg      :=      .@areg | a
    1051:  00:2879                    ~             endif
    1051:  00:2879                    ~ 
    1051:  00:2879                    ~             else
    1051:  00:2879  00 00 00 00       >             db      op1,op2,op3,op4
    1051:  00:287D                    >             endif
    1051:  00:287D                    > 
    1051:  00:287D  C7                >             db      f
    1051:  00:287E                    > 
    1051:  00:287E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1051:  00:287E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1051:  00:287E                    ~             else
    1051:  00:287E  00                >             db      a
    1051:  00:287F                    >             endif
    1051:  00:287F                    > 
    1051:  00:287F                    >             dw      bc,de,hl,ix,iy
    1051:  00:287F  00 FE 00 00 00 00 00 00 00 00 
    1051:  00:2889  00 00             >             dw      mem
    1051:  00:288B  00 00             >             dw      sp
    1051:  00:288D                    > 
    1051:  00:288D  (00:0138)         > .@veccount := .@veccount+1
    1051:  00:288D                    > 
    1052:  00:288D                                  crcs    allflags,0x739789b5,all,0x06bc40c4,docflags,0x5cf12460,doc,0x59928974,ccf,0xd2da9b2f,mptr,0x0a537b63
    1052:  00:288D                    >             if      postccf
    1052:  00:288D                    ~             ddbe    ccf
    1052:  00:288D                    ~             elseif  memptr
    1052:  00:288D                    ~             ddbe    mptr
    1052:  00:288D                    ~             else
    1052:  00:288D                    >             if      maskflags
    1052:  00:288D                    >             if      onlyflags
    1052:  00:288D                    ~             ddbe    docflags
    1052:  00:288D                    ~             else
    1052:  00:288D                    >             ddbe    doc
    1052:  00:288D  59                >             db      (n>>24)&0xff
    1052:  00:288E  92                >             db      (n>>16)&0xff
    1052:  00:288F  89                >             db      (n>>8)&0xff
    1052:  00:2890  74                >             db      n&0xff
    1052:  00:2891                    >             endif
    1052:  00:2891                    >             else
    1052:  00:2891                    ~             if      onlyflags
    1052:  00:2891                    ~             ddbe    allflags
    1052:  00:2891                    ~             else
    1052:  00:2891                    ~             ddbe    all
    1052:  00:2891                    ~             endif
    1052:  00:2891                    ~             endif
    1052:  00:2891                    >             endif
    1053:  00:2891                                  name    "INDR->NOP'"
    1053:  00:2891                    >             dz      n
    1053:  00:2891  49 4E 44 52 2D 3E 4E 4F 50 27 00 
    1054:  00:289C  01                              db      incheck
    1055:  00:289D                      
    1056:  00:289D                      .out_n_a    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1056:  00:289D                    >             if      maskflags
    1056:  00:289D                    >             db8     s,z,f5,hc,f3,pv,n,c
    1056:  00:289D  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1056:  00:289E                    >             else
    1056:  00:289E                    ~             db      0xff
    1056:  00:289E                    ~             endif
    1057:  00:289E                                  vec     0xd3,0xfe,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1057:  00:289E                    > 
    1057:  00:289E                    >             if      postccf
    1057:  00:289E                    ~ 
    1057:  00:289E                    ~             if      ( .@veccount % 3 ) == 0
    1057:  00:289E                    ~             inst    op1,op2,op3,op4,tail
    1057:  00:289E                    ~ .@areg      :=      0
    1057:  00:289E                    ~             else
    1057:  00:289E                    ~             db      op1,op2,op3,op4,0
    1057:  00:289E                    ~ .@areg      :=      .@areg | a
    1057:  00:289E                    ~             endif
    1057:  00:289E                    ~ 
    1057:  00:289E                    ~             else
    1057:  00:289E  D3 FE 00 00       >             db      op1,op2,op3,op4
    1057:  00:28A2                    >             endif
    1057:  00:28A2                    > 
    1057:  00:28A2  FF                >             db      f
    1057:  00:28A3                    > 
    1057:  00:28A3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1057:  00:28A3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1057:  00:28A3                    ~             else
    1057:  00:28A3  AA                >             db      a
    1057:  00:28A4                    >             endif
    1057:  00:28A4                    > 
    1057:  00:28A4                    >             dw      bc,de,hl,ix,iy
    1057:  00:28A4  CC BB EE DD 11 44 88 DD 77 FD 
    1057:  00:28AE  34 12             >             dw      mem
    1057:  00:28B0  00 C0             >             dw      sp
    1057:  00:28B2                    > 
    1057:  00:28B2  (00:0139)         > .@veccount := .@veccount+1
    1057:  00:28B2                    > 
    1058:  00:28B2                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1058:  00:28B2                    > 
    1058:  00:28B2                    >             if      postccf
    1058:  00:28B2                    ~ 
    1058:  00:28B2                    ~             if      ( .@veccount % 3 ) == 0
    1058:  00:28B2                    ~             inst    op1,op2,op3,op4,tail
    1058:  00:28B2                    ~ .@areg      :=      0
    1058:  00:28B2                    ~             else
    1058:  00:28B2                    ~             db      op1,op2,op3,op4,0
    1058:  00:28B2                    ~ .@areg      :=      .@areg | a
    1058:  00:28B2                    ~             endif
    1058:  00:28B2                    ~ 
    1058:  00:28B2                    ~             else
    1058:  00:28B2  00 00 00 00       >             db      op1,op2,op3,op4
    1058:  00:28B6                    >             endif
    1058:  00:28B6                    > 
    1058:  00:28B6  00                >             db      f
    1058:  00:28B7                    > 
    1058:  00:28B7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1058:  00:28B7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1058:  00:28B7                    ~             else
    1058:  00:28B7  FF                >             db      a
    1058:  00:28B8                    >             endif
    1058:  00:28B8                    > 
    1058:  00:28B8                    >             dw      bc,de,hl,ix,iy
    1058:  00:28B8  00 00 00 00 00 00 00 00 00 00 
    1058:  00:28C2  00 00             >             dw      mem
    1058:  00:28C4  00 00             >             dw      sp
    1058:  00:28C6                    > 
    1058:  00:28C6  (00:013A)         > .@veccount := .@veccount+1
    1058:  00:28C6                    > 
    1059:  00:28C6                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1059:  00:28C6                    > 
    1059:  00:28C6                    >             if      postccf
    1059:  00:28C6                    ~ 
    1059:  00:28C6                    ~             if      ( .@veccount % 3 ) == 0
    1059:  00:28C6                    ~             inst    op1,op2,op3,op4,tail
    1059:  00:28C6                    ~ .@areg      :=      0
    1059:  00:28C6                    ~             else
    1059:  00:28C6                    ~             db      op1,op2,op3,op4,0
    1059:  00:28C6                    ~ .@areg      :=      .@areg | a
    1059:  00:28C6                    ~             endif
    1059:  00:28C6                    ~ 
    1059:  00:28C6                    ~             else
    1059:  00:28C6  00 00 00 00       >             db      op1,op2,op3,op4
    1059:  00:28CA                    >             endif
    1059:  00:28CA                    > 
    1059:  00:28CA  FF                >             db      f
    1059:  00:28CB                    > 
    1059:  00:28CB                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1059:  00:28CB                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1059:  00:28CB                    ~             else
    1059:  00:28CB  00                >             db      a
    1059:  00:28CC                    >             endif
    1059:  00:28CC                    > 
    1059:  00:28CC                    >             dw      bc,de,hl,ix,iy
    1059:  00:28CC  00 00 00 00 00 00 00 00 00 00 
    1059:  00:28D6  00 00             >             dw      mem
    1059:  00:28D8  00 00             >             dw      sp
    1059:  00:28DA                    > 
    1059:  00:28DA  (00:013B)         > .@veccount := .@veccount+1
    1059:  00:28DA                    > 
    1060:  00:28DA                                  crcs    allflags,0xf99ab3eb,all,0xfaafa4d0,docflags,0xf99ab3eb,doc,0xfaafa4d0,ccf,0x04270b9e,mptr,0x6d2bbd2a
    1060:  00:28DA                    >             if      postccf
    1060:  00:28DA                    ~             ddbe    ccf
    1060:  00:28DA                    ~             elseif  memptr
    1060:  00:28DA                    ~             ddbe    mptr
    1060:  00:28DA                    ~             else
    1060:  00:28DA                    >             if      maskflags
    1060:  00:28DA                    >             if      onlyflags
    1060:  00:28DA                    ~             ddbe    docflags
    1060:  00:28DA                    ~             else
    1060:  00:28DA                    >             ddbe    doc
    1060:  00:28DA  FA                >             db      (n>>24)&0xff
    1060:  00:28DB  AF                >             db      (n>>16)&0xff
    1060:  00:28DC  A4                >             db      (n>>8)&0xff
    1060:  00:28DD  D0                >             db      n&0xff
    1060:  00:28DE                    >             endif
    1060:  00:28DE                    >             else
    1060:  00:28DE                    ~             if      onlyflags
    1060:  00:28DE                    ~             ddbe    allflags
    1060:  00:28DE                    ~             else
    1060:  00:28DE                    ~             ddbe    all
    1060:  00:28DE                    ~             endif
    1060:  00:28DE                    ~             endif
    1060:  00:28DE                    >             endif
    1061:  00:28DE                                  name    "OUT (N),A"
    1061:  00:28DE                    >             dz      n
    1061:  00:28DE  4F 55 54 20 28 4E 29 2C 41 00 
    1062:  00:28E8                      
    1063:  00:28E8                      .out_c_r    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1063:  00:28E8                    >             if      maskflags
    1063:  00:28E8                    >             db8     s,z,f5,hc,f3,pv,n,c
    1063:  00:28E8  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1063:  00:28E9                    >             else
    1063:  00:28E9                    ~             db      0xff
    1063:  00:28E9                    ~             endif
    1064:  00:28E9                                  vec     0xed,0x41,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x00fe,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1064:  00:28E9                    > 
    1064:  00:28E9                    >             if      postccf
    1064:  00:28E9                    ~ 
    1064:  00:28E9                    ~             if      ( .@veccount % 3 ) == 0
    1064:  00:28E9                    ~             inst    op1,op2,op3,op4,tail
    1064:  00:28E9                    ~ .@areg      :=      0
    1064:  00:28E9                    ~             else
    1064:  00:28E9                    ~             db      op1,op2,op3,op4,0
    1064:  00:28E9                    ~ .@areg      :=      .@areg | a
    1064:  00:28E9                    ~             endif
    1064:  00:28E9                    ~ 
    1064:  00:28E9                    ~             else
    1064:  00:28E9  ED 41 00 00       >             db      op1,op2,op3,op4
    1064:  00:28ED                    >             endif
    1064:  00:28ED                    > 
    1064:  00:28ED  FF                >             db      f
    1064:  00:28EE                    > 
    1064:  00:28EE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1064:  00:28EE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1064:  00:28EE                    ~             else
    1064:  00:28EE  AA                >             db      a
    1064:  00:28EF                    >             endif
    1064:  00:28EF                    > 
    1064:  00:28EF                    >             dw      bc,de,hl,ix,iy
    1064:  00:28EF  FE 00 EE DD 11 44 88 DD 77 FD 
    1064:  00:28F9  34 12             >             dw      mem
    1064:  00:28FB  00 C0             >             dw      sp
    1064:  00:28FD                    > 
    1064:  00:28FD  (00:013C)         > .@veccount := .@veccount+1
    1064:  00:28FD                    > 
    1065:  00:28FD                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1065:  00:28FD                    > 
    1065:  00:28FD                    >             if      postccf
    1065:  00:28FD                    ~ 
    1065:  00:28FD                    ~             if      ( .@veccount % 3 ) == 0
    1065:  00:28FD                    ~             inst    op1,op2,op3,op4,tail
    1065:  00:28FD                    ~ .@areg      :=      0
    1065:  00:28FD                    ~             else
    1065:  00:28FD                    ~             db      op1,op2,op3,op4,0
    1065:  00:28FD                    ~ .@areg      :=      .@areg | a
    1065:  00:28FD                    ~             endif
    1065:  00:28FD                    ~ 
    1065:  00:28FD                    ~             else
    1065:  00:28FD  00 38 00 00       >             db      op1,op2,op3,op4
    1065:  00:2901                    >             endif
    1065:  00:2901                    > 
    1065:  00:2901  00                >             db      f
    1065:  00:2902                    > 
    1065:  00:2902                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1065:  00:2902                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1065:  00:2902                    ~             else
    1065:  00:2902  00                >             db      a
    1065:  00:2903                    >             endif
    1065:  00:2903                    > 
    1065:  00:2903                    >             dw      bc,de,hl,ix,iy
    1065:  00:2903  00 00 00 00 00 00 00 00 00 00 
    1065:  00:290D  00 00             >             dw      mem
    1065:  00:290F  00 00             >             dw      sp
    1065:  00:2911                    > 
    1065:  00:2911  (00:013D)         > .@veccount := .@veccount+1
    1065:  00:2911                    > 
    1066:  00:2911                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0xff,bc,0xff00,de,0xffff,hl,0xffff,ix,0x0000,iy,0x0000,sp,0x0000
    1066:  00:2911                    > 
    1066:  00:2911                    >             if      postccf
    1066:  00:2911                    ~ 
    1066:  00:2911                    ~             if      ( .@veccount % 3 ) == 0
    1066:  00:2911                    ~             inst    op1,op2,op3,op4,tail
    1066:  00:2911                    ~ .@areg      :=      0
    1066:  00:2911                    ~             else
    1066:  00:2911                    ~             db      op1,op2,op3,op4,0
    1066:  00:2911                    ~ .@areg      :=      .@areg | a
    1066:  00:2911                    ~             endif
    1066:  00:2911                    ~ 
    1066:  00:2911                    ~             else
    1066:  00:2911  00 00 00 00       >             db      op1,op2,op3,op4
    1066:  00:2915                    >             endif
    1066:  00:2915                    > 
    1066:  00:2915  FF                >             db      f
    1066:  00:2916                    > 
    1066:  00:2916                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1066:  00:2916                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1066:  00:2916                    ~             else
    1066:  00:2916  FF                >             db      a
    1066:  00:2917                    >             endif
    1066:  00:2917                    > 
    1066:  00:2917                    >             dw      bc,de,hl,ix,iy
    1066:  00:2917  00 FF FF FF FF FF 00 00 00 00 
    1066:  00:2921  00 00             >             dw      mem
    1066:  00:2923  00 00             >             dw      sp
    1066:  00:2925                    > 
    1066:  00:2925  (00:013E)         > .@veccount := .@veccount+1
    1066:  00:2925                    > 
    1067:  00:2925                                  crcs    allflags,0x2c0d4f69,all,0x57e2afd4,docflags,0x2c0d4f69,doc,0x57e2afd4,ccf,0x36547c3c,mptr,0xbf071c7d
    1067:  00:2925                    >             if      postccf
    1067:  00:2925                    ~             ddbe    ccf
    1067:  00:2925                    ~             elseif  memptr
    1067:  00:2925                    ~             ddbe    mptr
    1067:  00:2925                    ~             else
    1067:  00:2925                    >             if      maskflags
    1067:  00:2925                    >             if      onlyflags
    1067:  00:2925                    ~             ddbe    docflags
    1067:  00:2925                    ~             else
    1067:  00:2925                    >             ddbe    doc
    1067:  00:2925  57                >             db      (n>>24)&0xff
    1067:  00:2926  E2                >             db      (n>>16)&0xff
    1067:  00:2927  AF                >             db      (n>>8)&0xff
    1067:  00:2928  D4                >             db      n&0xff
    1067:  00:2929                    >             endif
    1067:  00:2929                    >             else
    1067:  00:2929                    ~             if      onlyflags
    1067:  00:2929                    ~             ddbe    allflags
    1067:  00:2929                    ~             else
    1067:  00:2929                    ~             ddbe    all
    1067:  00:2929                    ~             endif
    1067:  00:2929                    ~             endif
    1067:  00:2929                    >             endif
    1068:  00:2929                                  name    "OUT (C),R"
    1068:  00:2929                    >             dz      n
    1068:  00:2929  4F 55 54 20 28 43 29 2C 52 00 
    1069:  00:2933                                  
    1070:  00:2933                      .out_c_0    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1070:  00:2933                    >             if      maskflags
    1070:  00:2933                    >             db8     s,z,f5,hc,f3,pv,n,c
    1070:  00:2933  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1070:  00:2934                    >             else
    1070:  00:2934                    ~             db      0xff
    1070:  00:2934                    ~             endif
    1071:  00:2934                                  vec     0xed,0x71,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0x00fe,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1071:  00:2934                    > 
    1071:  00:2934                    >             if      postccf
    1071:  00:2934                    ~ 
    1071:  00:2934                    ~             if      ( .@veccount % 3 ) == 0
    1071:  00:2934                    ~             inst    op1,op2,op3,op4,tail
    1071:  00:2934                    ~ .@areg      :=      0
    1071:  00:2934                    ~             else
    1071:  00:2934                    ~             db      op1,op2,op3,op4,0
    1071:  00:2934                    ~ .@areg      :=      .@areg | a
    1071:  00:2934                    ~             endif
    1071:  00:2934                    ~ 
    1071:  00:2934                    ~             else
    1071:  00:2934  ED 71 00 00       >             db      op1,op2,op3,op4
    1071:  00:2938                    >             endif
    1071:  00:2938                    > 
    1071:  00:2938  FF                >             db      f
    1071:  00:2939                    > 
    1071:  00:2939                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1071:  00:2939                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1071:  00:2939                    ~             else
    1071:  00:2939  AA                >             db      a
    1071:  00:293A                    >             endif
    1071:  00:293A                    > 
    1071:  00:293A                    >             dw      bc,de,hl,ix,iy
    1071:  00:293A  FE 00 EE DD 11 44 88 DD 77 FD 
    1071:  00:2944  34 12             >             dw      mem
    1071:  00:2946  00 C0             >             dw      sp
    1071:  00:2948                    > 
    1071:  00:2948  (00:013F)         > .@veccount := .@veccount+1
    1071:  00:2948                    > 
    1072:  00:2948                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1072:  00:2948                    > 
    1072:  00:2948                    >             if      postccf
    1072:  00:2948                    ~ 
    1072:  00:2948                    ~             if      ( .@veccount % 3 ) == 0
    1072:  00:2948                    ~             inst    op1,op2,op3,op4,tail
    1072:  00:2948                    ~ .@areg      :=      0
    1072:  00:2948                    ~             else
    1072:  00:2948                    ~             db      op1,op2,op3,op4,0
    1072:  00:2948                    ~ .@areg      :=      .@areg | a
    1072:  00:2948                    ~             endif
    1072:  00:2948                    ~ 
    1072:  00:2948                    ~             else
    1072:  00:2948  00 00 00 00       >             db      op1,op2,op3,op4
    1072:  00:294C                    >             endif
    1072:  00:294C                    > 
    1072:  00:294C  00                >             db      f
    1072:  00:294D                    > 
    1072:  00:294D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1072:  00:294D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1072:  00:294D                    ~             else
    1072:  00:294D  00                >             db      a
    1072:  00:294E                    >             endif
    1072:  00:294E                    > 
    1072:  00:294E                    >             dw      bc,de,hl,ix,iy
    1072:  00:294E  00 00 00 00 00 00 00 00 00 00 
    1072:  00:2958  00 00             >             dw      mem
    1072:  00:295A  00 00             >             dw      sp
    1072:  00:295C                    > 
    1072:  00:295C  (00:0140)         > .@veccount := .@veccount+1
    1072:  00:295C                    > 
    1073:  00:295C                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0xff,bc,0xff00,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1073:  00:295C                    > 
    1073:  00:295C                    >             if      postccf
    1073:  00:295C                    ~ 
    1073:  00:295C                    ~             if      ( .@veccount % 3 ) == 0
    1073:  00:295C                    ~             inst    op1,op2,op3,op4,tail
    1073:  00:295C                    ~ .@areg      :=      0
    1073:  00:295C                    ~             else
    1073:  00:295C                    ~             db      op1,op2,op3,op4,0
    1073:  00:295C                    ~ .@areg      :=      .@areg | a
    1073:  00:295C                    ~             endif
    1073:  00:295C                    ~ 
    1073:  00:295C                    ~             else
    1073:  00:295C  00 00 00 00       >             db      op1,op2,op3,op4
    1073:  00:2960                    >             endif
    1073:  00:2960                    > 
    1073:  00:2960  FF                >             db      f
    1073:  00:2961                    > 
    1073:  00:2961                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1073:  00:2961                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1073:  00:2961                    ~             else
    1073:  00:2961  FF                >             db      a
    1073:  00:2962                    >             endif
    1073:  00:2962                    > 
    1073:  00:2962                    >             dw      bc,de,hl,ix,iy
    1073:  00:2962  00 FF 00 00 00 00 00 00 00 00 
    1073:  00:296C  00 00             >             dw      mem
    1073:  00:296E  00 00             >             dw      sp
    1073:  00:2970                    > 
    1073:  00:2970  (00:0141)         > .@veccount := .@veccount+1
    1073:  00:2970                    > 
    1074:  00:2970                                  crcs    allflags,0xa6eacb74,all,0x5472fbd0,docflags,0xa6eacb74,doc,0x5472fbd0,ccf,0x226855e0,mptr,0xb7b56c76
    1074:  00:2970                    >             if      postccf
    1074:  00:2970                    ~             ddbe    ccf
    1074:  00:2970                    ~             elseif  memptr
    1074:  00:2970                    ~             ddbe    mptr
    1074:  00:2970                    ~             else
    1074:  00:2970                    >             if      maskflags
    1074:  00:2970                    >             if      onlyflags
    1074:  00:2970                    ~             ddbe    docflags
    1074:  00:2970                    ~             else
    1074:  00:2970                    >             ddbe    doc
    1074:  00:2970  54                >             db      (n>>24)&0xff
    1074:  00:2971  72                >             db      (n>>16)&0xff
    1074:  00:2972  FB                >             db      (n>>8)&0xff
    1074:  00:2973  D0                >             db      n&0xff
    1074:  00:2974                    >             endif
    1074:  00:2974                    >             else
    1074:  00:2974                    ~             if      onlyflags
    1074:  00:2974                    ~             ddbe    allflags
    1074:  00:2974                    ~             else
    1074:  00:2974                    ~             ddbe    all
    1074:  00:2974                    ~             endif
    1074:  00:2974                    ~             endif
    1074:  00:2974                    >             endif
    1075:  00:2974                                  name    "OUT (C),0"
    1075:  00:2974                    >             dz      n
    1075:  00:2974  4F 55 54 20 28 43 29 2C 30 00 
    1076:  00:297E                      
    1077:  00:297E                      .outi       flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1077:  00:297E                    >             if      maskflags
    1077:  00:297E                    >             db8     s,z,f5,hc,f3,pv,n,c
    1077:  00:297E  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1077:  00:297F                    >             else
    1077:  00:297F                    ~             db      0xff
    1077:  00:297F                    ~             endif
    1078:  00:297F                                  vec     0xed,0xa3,stop,0x00,mem,0x0000,a,0xaa,f,0xff,bc,0x00fe,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1078:  00:297F                    > 
    1078:  00:297F                    >             if      postccf
    1078:  00:297F                    ~ 
    1078:  00:297F                    ~             if      ( .@veccount % 3 ) == 0
    1078:  00:297F                    ~             inst    op1,op2,op3,op4,tail
    1078:  00:297F                    ~ .@areg      :=      0
    1078:  00:297F                    ~             else
    1078:  00:297F                    ~             db      op1,op2,op3,op4,0
    1078:  00:297F                    ~ .@areg      :=      .@areg | a
    1078:  00:297F                    ~             endif
    1078:  00:297F                    ~ 
    1078:  00:297F                    ~             else
    1078:  00:297F  ED A3 00 00       >             db      op1,op2,op3,op4
    1078:  00:2983                    >             endif
    1078:  00:2983                    > 
    1078:  00:2983  FF                >             db      f
    1078:  00:2984                    > 
    1078:  00:2984                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1078:  00:2984                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1078:  00:2984                    ~             else
    1078:  00:2984  AA                >             db      a
    1078:  00:2985                    >             endif
    1078:  00:2985                    > 
    1078:  00:2985                    >             dw      bc,de,hl,ix,iy
    1078:  00:2985  FE 00 EE DD 0C 09 88 DD 77 FD 
    1078:  00:298F  00 00             >             dw      mem
    1078:  00:2991  00 C0             >             dw      sp
    1078:  00:2993                    > 
    1078:  00:2993  (00:0142)         > .@veccount := .@veccount+1
    1078:  00:2993                    > 
    1079:  00:2993                                  vec     0x00,0x00,0x00,0x00,mem,0x0087,a,0x00,f,0x00,bc,0x8700,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1079:  00:2993                    > 
    1079:  00:2993                    >             if      postccf
    1079:  00:2993                    ~ 
    1079:  00:2993                    ~             if      ( .@veccount % 3 ) == 0
    1079:  00:2993                    ~             inst    op1,op2,op3,op4,tail
    1079:  00:2993                    ~ .@areg      :=      0
    1079:  00:2993                    ~             else
    1079:  00:2993                    ~             db      op1,op2,op3,op4,0
    1079:  00:2993                    ~ .@areg      :=      .@areg | a
    1079:  00:2993                    ~             endif
    1079:  00:2993                    ~ 
    1079:  00:2993                    ~             else
    1079:  00:2993  00 00 00 00       >             db      op1,op2,op3,op4
    1079:  00:2997                    >             endif
    1079:  00:2997                    > 
    1079:  00:2997  00                >             db      f
    1079:  00:2998                    > 
    1079:  00:2998                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1079:  00:2998                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1079:  00:2998                    ~             else
    1079:  00:2998  00                >             db      a
    1079:  00:2999                    >             endif
    1079:  00:2999                    > 
    1079:  00:2999                    >             dw      bc,de,hl,ix,iy
    1079:  00:2999  00 87 00 00 00 00 00 00 00 00 
    1079:  00:29A3  87 00             >             dw      mem
    1079:  00:29A5  00 00             >             dw      sp
    1079:  00:29A7                    > 
    1079:  00:29A7  (00:0143)         > .@veccount := .@veccount+1
    1079:  00:29A7                    > 
    1080:  00:29A7                                  vec     0x00,0x00,0x00,0x00,mem,0x0078,a,0x00,f,0xff,bc,0x7800,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1080:  00:29A7                    > 
    1080:  00:29A7                    >             if      postccf
    1080:  00:29A7                    ~ 
    1080:  00:29A7                    ~             if      ( .@veccount % 3 ) == 0
    1080:  00:29A7                    ~             inst    op1,op2,op3,op4,tail
    1080:  00:29A7                    ~ .@areg      :=      0
    1080:  00:29A7                    ~             else
    1080:  00:29A7                    ~             db      op1,op2,op3,op4,0
    1080:  00:29A7                    ~ .@areg      :=      .@areg | a
    1080:  00:29A7                    ~             endif
    1080:  00:29A7                    ~ 
    1080:  00:29A7                    ~             else
    1080:  00:29A7  00 00 00 00       >             db      op1,op2,op3,op4
    1080:  00:29AB                    >             endif
    1080:  00:29AB                    > 
    1080:  00:29AB  FF                >             db      f
    1080:  00:29AC                    > 
    1080:  00:29AC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1080:  00:29AC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1080:  00:29AC                    ~             else
    1080:  00:29AC  00                >             db      a
    1080:  00:29AD                    >             endif
    1080:  00:29AD                    > 
    1080:  00:29AD                    >             dw      bc,de,hl,ix,iy
    1080:  00:29AD  00 78 00 00 01 00 00 00 00 00 
    1080:  00:29B7  78 00             >             dw      mem
    1080:  00:29B9  00 00             >             dw      sp
    1080:  00:29BB                    > 
    1080:  00:29BB  (00:0144)         > .@veccount := .@veccount+1
    1080:  00:29BB                    > 
    1081:  00:29BB                                  crcs    allflags,0xf0c58202,all,0x6b09c8e2,docflags,0x27b692d1,doc,0x58c80d63,ccf,0xba903ab0,mptr,0xa8b663f9
    1081:  00:29BB                    >             if      postccf
    1081:  00:29BB                    ~             ddbe    ccf
    1081:  00:29BB                    ~             elseif  memptr
    1081:  00:29BB                    ~             ddbe    mptr
    1081:  00:29BB                    ~             else
    1081:  00:29BB                    >             if      maskflags
    1081:  00:29BB                    >             if      onlyflags
    1081:  00:29BB                    ~             ddbe    docflags
    1081:  00:29BB                    ~             else
    1081:  00:29BB                    >             ddbe    doc
    1081:  00:29BB  58                >             db      (n>>24)&0xff
    1081:  00:29BC  C8                >             db      (n>>16)&0xff
    1081:  00:29BD  0D                >             db      (n>>8)&0xff
    1081:  00:29BE  63                >             db      n&0xff
    1081:  00:29BF                    >             endif
    1081:  00:29BF                    >             else
    1081:  00:29BF                    ~             if      onlyflags
    1081:  00:29BF                    ~             ddbe    allflags
    1081:  00:29BF                    ~             else
    1081:  00:29BF                    ~             ddbe    all
    1081:  00:29BF                    ~             endif
    1081:  00:29BF                    ~             endif
    1081:  00:29BF                    >             endif
    1082:  00:29BF                                  name    "OUTI"
    1082:  00:29BF  4F 55 54 49 00    >             dz      n
    1083:  00:29C4                      
    1084:  00:29C4                      .outd       flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1084:  00:29C4                    >             if      maskflags
    1084:  00:29C4                    >             db8     s,z,f5,hc,f3,pv,n,c
    1084:  00:29C4  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1084:  00:29C5                    >             else
    1084:  00:29C5                    ~             db      0xff
    1084:  00:29C5                    ~             endif
    1085:  00:29C5                                  vec     0xed,0xab,stop,0x00,mem,0x0000,a,0xaa,f,0xff,bc,0x00fe,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1085:  00:29C5                    > 
    1085:  00:29C5                    >             if      postccf
    1085:  00:29C5                    ~ 
    1085:  00:29C5                    ~             if      ( .@veccount % 3 ) == 0
    1085:  00:29C5                    ~             inst    op1,op2,op3,op4,tail
    1085:  00:29C5                    ~ .@areg      :=      0
    1085:  00:29C5                    ~             else
    1085:  00:29C5                    ~             db      op1,op2,op3,op4,0
    1085:  00:29C5                    ~ .@areg      :=      .@areg | a
    1085:  00:29C5                    ~             endif
    1085:  00:29C5                    ~ 
    1085:  00:29C5                    ~             else
    1085:  00:29C5  ED AB 00 00       >             db      op1,op2,op3,op4
    1085:  00:29C9                    >             endif
    1085:  00:29C9                    > 
    1085:  00:29C9  FF                >             db      f
    1085:  00:29CA                    > 
    1085:  00:29CA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1085:  00:29CA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1085:  00:29CA                    ~             else
    1085:  00:29CA  AA                >             db      a
    1085:  00:29CB                    >             endif
    1085:  00:29CB                    > 
    1085:  00:29CB                    >             dw      bc,de,hl,ix,iy
    1085:  00:29CB  FE 00 EE DD 0C 09 88 DD 77 FD 
    1085:  00:29D5  00 00             >             dw      mem
    1085:  00:29D7  00 C0             >             dw      sp
    1085:  00:29D9                    > 
    1085:  00:29D9  (00:0145)         > .@veccount := .@veccount+1
    1085:  00:29D9                    > 
    1086:  00:29D9                                  vec     0x00,0x00,0x00,0x00,mem,0x0087,a,0x00,f,0x00,bc,0x8700,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1086:  00:29D9                    > 
    1086:  00:29D9                    >             if      postccf
    1086:  00:29D9                    ~ 
    1086:  00:29D9                    ~             if      ( .@veccount % 3 ) == 0
    1086:  00:29D9                    ~             inst    op1,op2,op3,op4,tail
    1086:  00:29D9                    ~ .@areg      :=      0
    1086:  00:29D9                    ~             else
    1086:  00:29D9                    ~             db      op1,op2,op3,op4,0
    1086:  00:29D9                    ~ .@areg      :=      .@areg | a
    1086:  00:29D9                    ~             endif
    1086:  00:29D9                    ~ 
    1086:  00:29D9                    ~             else
    1086:  00:29D9  00 00 00 00       >             db      op1,op2,op3,op4
    1086:  00:29DD                    >             endif
    1086:  00:29DD                    > 
    1086:  00:29DD  00                >             db      f
    1086:  00:29DE                    > 
    1086:  00:29DE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1086:  00:29DE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1086:  00:29DE                    ~             else
    1086:  00:29DE  00                >             db      a
    1086:  00:29DF                    >             endif
    1086:  00:29DF                    > 
    1086:  00:29DF                    >             dw      bc,de,hl,ix,iy
    1086:  00:29DF  00 87 00 00 00 00 00 00 00 00 
    1086:  00:29E9  87 00             >             dw      mem
    1086:  00:29EB  00 00             >             dw      sp
    1086:  00:29ED                    > 
    1086:  00:29ED  (00:0146)         > .@veccount := .@veccount+1
    1086:  00:29ED                    > 
    1087:  00:29ED                                  vec     0x00,0x00,0x00,0x00,mem,0x0078,a,0x00,f,0xff,bc,0x7800,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1087:  00:29ED                    > 
    1087:  00:29ED                    >             if      postccf
    1087:  00:29ED                    ~ 
    1087:  00:29ED                    ~             if      ( .@veccount % 3 ) == 0
    1087:  00:29ED                    ~             inst    op1,op2,op3,op4,tail
    1087:  00:29ED                    ~ .@areg      :=      0
    1087:  00:29ED                    ~             else
    1087:  00:29ED                    ~             db      op1,op2,op3,op4,0
    1087:  00:29ED                    ~ .@areg      :=      .@areg | a
    1087:  00:29ED                    ~             endif
    1087:  00:29ED                    ~ 
    1087:  00:29ED                    ~             else
    1087:  00:29ED  00 00 00 00       >             db      op1,op2,op3,op4
    1087:  00:29F1                    >             endif
    1087:  00:29F1                    > 
    1087:  00:29F1  FF                >             db      f
    1087:  00:29F2                    > 
    1087:  00:29F2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1087:  00:29F2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1087:  00:29F2                    ~             else
    1087:  00:29F2  00                >             db      a
    1087:  00:29F3                    >             endif
    1087:  00:29F3                    > 
    1087:  00:29F3                    >             dw      bc,de,hl,ix,iy
    1087:  00:29F3  00 78 00 00 01 00 00 00 00 00 
    1087:  00:29FD  78 00             >             dw      mem
    1087:  00:29FF  00 00             >             dw      sp
    1087:  00:2A01                    > 
    1087:  00:2A01  (00:0147)         > .@veccount := .@veccount+1
    1087:  00:2A01                    > 
    1088:  00:2A01                                  crcs    allflags,0xfa1ad03e,all,0xc186ed7f,docflags,0x27b692d1,doc,0x5425a97b,ccf,0x03275bee,mptr,0xa8b663f9
    1088:  00:2A01                    >             if      postccf
    1088:  00:2A01                    ~             ddbe    ccf
    1088:  00:2A01                    ~             elseif  memptr
    1088:  00:2A01                    ~             ddbe    mptr
    1088:  00:2A01                    ~             else
    1088:  00:2A01                    >             if      maskflags
    1088:  00:2A01                    >             if      onlyflags
    1088:  00:2A01                    ~             ddbe    docflags
    1088:  00:2A01                    ~             else
    1088:  00:2A01                    >             ddbe    doc
    1088:  00:2A01  54                >             db      (n>>24)&0xff
    1088:  00:2A02  25                >             db      (n>>16)&0xff
    1088:  00:2A03  A9                >             db      (n>>8)&0xff
    1088:  00:2A04  7B                >             db      n&0xff
    1088:  00:2A05                    >             endif
    1088:  00:2A05                    >             else
    1088:  00:2A05                    ~             if      onlyflags
    1088:  00:2A05                    ~             ddbe    allflags
    1088:  00:2A05                    ~             else
    1088:  00:2A05                    ~             ddbe    all
    1088:  00:2A05                    ~             endif
    1088:  00:2A05                    ~             endif
    1088:  00:2A05                    >             endif
    1089:  00:2A05                                  name    "OUTD"
    1089:  00:2A05  4F 55 54 44 00    >             dz      n
    1090:  00:2A0A                      
    1091:  00:2A0A                      .otir       flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1091:  00:2A0A                    >             if      maskflags
    1091:  00:2A0A                    >             db8     s,z,f5,hc,f3,pv,n,c
    1091:  00:2A0A  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1091:  00:2A0B                    >             else
    1091:  00:2A0B                    ~             db      0xff
    1091:  00:2A0B                    ~             endif
    1092:  00:2A0B                                  vec     0xed,0xb3,stop,0x00,mem,0x0000,a,0xaa,f,0xff,bc,0x01fe,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1092:  00:2A0B                    > 
    1092:  00:2A0B                    >             if      postccf
    1092:  00:2A0B                    ~ 
    1092:  00:2A0B                    ~             if      ( .@veccount % 3 ) == 0
    1092:  00:2A0B                    ~             inst    op1,op2,op3,op4,tail
    1092:  00:2A0B                    ~ .@areg      :=      0
    1092:  00:2A0B                    ~             else
    1092:  00:2A0B                    ~             db      op1,op2,op3,op4,0
    1092:  00:2A0B                    ~ .@areg      :=      .@areg | a
    1092:  00:2A0B                    ~             endif
    1092:  00:2A0B                    ~ 
    1092:  00:2A0B                    ~             else
    1092:  00:2A0B  ED B3 00 00       >             db      op1,op2,op3,op4
    1092:  00:2A0F                    >             endif
    1092:  00:2A0F                    > 
    1092:  00:2A0F  FF                >             db      f
    1092:  00:2A10                    > 
    1092:  00:2A10                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1092:  00:2A10                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1092:  00:2A10                    ~             else
    1092:  00:2A10  AA                >             db      a
    1092:  00:2A11                    >             endif
    1092:  00:2A11                    > 
    1092:  00:2A11                    >             dw      bc,de,hl,ix,iy
    1092:  00:2A11  FE 01 EE DD 0C 09 88 DD 77 FD 
    1092:  00:2A1B  00 00             >             dw      mem
    1092:  00:2A1D  00 C0             >             dw      sp
    1092:  00:2A1F                    > 
    1092:  00:2A1F  (00:0148)         > .@veccount := .@veccount+1
    1092:  00:2A1F                    > 
    1093:  00:2A1F                                  vec     0x00,0x00,0x00,0x00,mem,0x0087,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1093:  00:2A1F                    > 
    1093:  00:2A1F                    >             if      postccf
    1093:  00:2A1F                    ~ 
    1093:  00:2A1F                    ~             if      ( .@veccount % 3 ) == 0
    1093:  00:2A1F                    ~             inst    op1,op2,op3,op4,tail
    1093:  00:2A1F                    ~ .@areg      :=      0
    1093:  00:2A1F                    ~             else
    1093:  00:2A1F                    ~             db      op1,op2,op3,op4,0
    1093:  00:2A1F                    ~ .@areg      :=      .@areg | a
    1093:  00:2A1F                    ~             endif
    1093:  00:2A1F                    ~ 
    1093:  00:2A1F                    ~             else
    1093:  00:2A1F  00 00 00 00       >             db      op1,op2,op3,op4
    1093:  00:2A23                    >             endif
    1093:  00:2A23                    > 
    1093:  00:2A23  00                >             db      f
    1093:  00:2A24                    > 
    1093:  00:2A24                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1093:  00:2A24                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1093:  00:2A24                    ~             else
    1093:  00:2A24  00                >             db      a
    1093:  00:2A25                    >             endif
    1093:  00:2A25                    > 
    1093:  00:2A25                    >             dw      bc,de,hl,ix,iy
    1093:  00:2A25  00 00 00 00 00 00 00 00 00 00 
    1093:  00:2A2F  87 00             >             dw      mem
    1093:  00:2A31  00 00             >             dw      sp
    1093:  00:2A33                    > 
    1093:  00:2A33  (00:0149)         > .@veccount := .@veccount+1
    1093:  00:2A33                    > 
    1094:  00:2A33                                  vec     0x00,0x00,0x00,0x00,mem,0x0078,a,0x00,f,0xff,bc,0x0200,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1094:  00:2A33                    > 
    1094:  00:2A33                    >             if      postccf
    1094:  00:2A33                    ~ 
    1094:  00:2A33                    ~             if      ( .@veccount % 3 ) == 0
    1094:  00:2A33                    ~             inst    op1,op2,op3,op4,tail
    1094:  00:2A33                    ~ .@areg      :=      0
    1094:  00:2A33                    ~             else
    1094:  00:2A33                    ~             db      op1,op2,op3,op4,0
    1094:  00:2A33                    ~ .@areg      :=      .@areg | a
    1094:  00:2A33                    ~             endif
    1094:  00:2A33                    ~ 
    1094:  00:2A33                    ~             else
    1094:  00:2A33  00 00 00 00       >             db      op1,op2,op3,op4
    1094:  00:2A37                    >             endif
    1094:  00:2A37                    > 
    1094:  00:2A37  FF                >             db      f
    1094:  00:2A38                    > 
    1094:  00:2A38                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1094:  00:2A38                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1094:  00:2A38                    ~             else
    1094:  00:2A38  00                >             db      a
    1094:  00:2A39                    >             endif
    1094:  00:2A39                    > 
    1094:  00:2A39                    >             dw      bc,de,hl,ix,iy
    1094:  00:2A39  00 02 00 00 01 00 00 00 00 00 
    1094:  00:2A43  78 00             >             dw      mem
    1094:  00:2A45  00 00             >             dw      sp
    1094:  00:2A47                    > 
    1094:  00:2A47  (00:014A)         > .@veccount := .@veccount+1
    1094:  00:2A47                    > 
    1095:  00:2A47                                  crcs    allflags,0x1a975ed3,all,0x366e1554,docflags,0x369c862e,doc,0xa24c0ff2,ccf,0x275e3430,mptr,0x9ff6297f
    1095:  00:2A47                    >             if      postccf
    1095:  00:2A47                    ~             ddbe    ccf
    1095:  00:2A47                    ~             elseif  memptr
    1095:  00:2A47                    ~             ddbe    mptr
    1095:  00:2A47                    ~             else
    1095:  00:2A47                    >             if      maskflags
    1095:  00:2A47                    >             if      onlyflags
    1095:  00:2A47                    ~             ddbe    docflags
    1095:  00:2A47                    ~             else
    1095:  00:2A47                    >             ddbe    doc
    1095:  00:2A47  A2                >             db      (n>>24)&0xff
    1095:  00:2A48  4C                >             db      (n>>16)&0xff
    1095:  00:2A49  0F                >             db      (n>>8)&0xff
    1095:  00:2A4A  F2                >             db      n&0xff
    1095:  00:2A4B                    >             endif
    1095:  00:2A4B                    >             else
    1095:  00:2A4B                    ~             if      onlyflags
    1095:  00:2A4B                    ~             ddbe    allflags
    1095:  00:2A4B                    ~             else
    1095:  00:2A4B                    ~             ddbe    all
    1095:  00:2A4B                    ~             endif
    1095:  00:2A4B                    ~             endif
    1095:  00:2A4B                    >             endif
    1096:  00:2A4B                                  name    "OTIR"
    1096:  00:2A4B  4F 54 49 52 00    >             dz      n
    1097:  00:2A50                      
    1098:  00:2A50                      .otdr       flags   s,0,z,1,f5,0,hc,0,f3,0,pv,0,n,0,c,0
    1098:  00:2A50                    >             if      maskflags
    1098:  00:2A50                    >             db8     s,z,f5,hc,f3,pv,n,c
    1098:  00:2A50  40                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1098:  00:2A51                    >             else
    1098:  00:2A51                    ~             db      0xff
    1098:  00:2A51                    ~             endif
    1099:  00:2A51                                  vec     0xed,0xbb,stop,0x00,mem,0x0000,a,0xaa,f,0xff,bc,0x01fe,de,0xddee,hl,mem+1 ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1099:  00:2A51                    > 
    1099:  00:2A51                    >             if      postccf
    1099:  00:2A51                    ~ 
    1099:  00:2A51                    ~             if      ( .@veccount % 3 ) == 0
    1099:  00:2A51                    ~             inst    op1,op2,op3,op4,tail
    1099:  00:2A51                    ~ .@areg      :=      0
    1099:  00:2A51                    ~             else
    1099:  00:2A51                    ~             db      op1,op2,op3,op4,0
    1099:  00:2A51                    ~ .@areg      :=      .@areg | a
    1099:  00:2A51                    ~             endif
    1099:  00:2A51                    ~ 
    1099:  00:2A51                    ~             else
    1099:  00:2A51  ED BB 00 00       >             db      op1,op2,op3,op4
    1099:  00:2A55                    >             endif
    1099:  00:2A55                    > 
    1099:  00:2A55  FF                >             db      f
    1099:  00:2A56                    > 
    1099:  00:2A56                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1099:  00:2A56                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1099:  00:2A56                    ~             else
    1099:  00:2A56  AA                >             db      a
    1099:  00:2A57                    >             endif
    1099:  00:2A57                    > 
    1099:  00:2A57                    >             dw      bc,de,hl,ix,iy
    1099:  00:2A57  FE 01 EE DD 0D 09 88 DD 77 FD 
    1099:  00:2A61  00 00             >             dw      mem
    1099:  00:2A63  00 C0             >             dw      sp
    1099:  00:2A65                    > 
    1099:  00:2A65  (00:014B)         > .@veccount := .@veccount+1
    1099:  00:2A65                    > 
    1100:  00:2A65                                  vec     0x00,0x00,0x00,0x00,mem,0x8700,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1100:  00:2A65                    > 
    1100:  00:2A65                    >             if      postccf
    1100:  00:2A65                    ~ 
    1100:  00:2A65                    ~             if      ( .@veccount % 3 ) == 0
    1100:  00:2A65                    ~             inst    op1,op2,op3,op4,tail
    1100:  00:2A65                    ~ .@areg      :=      0
    1100:  00:2A65                    ~             else
    1100:  00:2A65                    ~             db      op1,op2,op3,op4,0
    1100:  00:2A65                    ~ .@areg      :=      .@areg | a
    1100:  00:2A65                    ~             endif
    1100:  00:2A65                    ~ 
    1100:  00:2A65                    ~             else
    1100:  00:2A65  00 00 00 00       >             db      op1,op2,op3,op4
    1100:  00:2A69                    >             endif
    1100:  00:2A69                    > 
    1100:  00:2A69  00                >             db      f
    1100:  00:2A6A                    > 
    1100:  00:2A6A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1100:  00:2A6A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1100:  00:2A6A                    ~             else
    1100:  00:2A6A  00                >             db      a
    1100:  00:2A6B                    >             endif
    1100:  00:2A6B                    > 
    1100:  00:2A6B                    >             dw      bc,de,hl,ix,iy
    1100:  00:2A6B  00 00 00 00 00 00 00 00 00 00 
    1100:  00:2A75  00 87             >             dw      mem
    1100:  00:2A77  00 00             >             dw      sp
    1100:  00:2A79                    > 
    1100:  00:2A79  (00:014C)         > .@veccount := .@veccount+1
    1100:  00:2A79                    > 
    1101:  00:2A79                                  vec     0x00,0x00,0x00,0x00,mem,0x7800,a,0x00,f,0xff,bc,0x0200,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1101:  00:2A79                    > 
    1101:  00:2A79                    >             if      postccf
    1101:  00:2A79                    ~ 
    1101:  00:2A79                    ~             if      ( .@veccount % 3 ) == 0
    1101:  00:2A79                    ~             inst    op1,op2,op3,op4,tail
    1101:  00:2A79                    ~ .@areg      :=      0
    1101:  00:2A79                    ~             else
    1101:  00:2A79                    ~             db      op1,op2,op3,op4,0
    1101:  00:2A79                    ~ .@areg      :=      .@areg | a
    1101:  00:2A79                    ~             endif
    1101:  00:2A79                    ~ 
    1101:  00:2A79                    ~             else
    1101:  00:2A79  00 00 00 00       >             db      op1,op2,op3,op4
    1101:  00:2A7D                    >             endif
    1101:  00:2A7D                    > 
    1101:  00:2A7D  FF                >             db      f
    1101:  00:2A7E                    > 
    1101:  00:2A7E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1101:  00:2A7E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1101:  00:2A7E                    ~             else
    1101:  00:2A7E  00                >             db      a
    1101:  00:2A7F                    >             endif
    1101:  00:2A7F                    > 
    1101:  00:2A7F                    >             dw      bc,de,hl,ix,iy
    1101:  00:2A7F  00 02 00 00 01 00 00 00 00 00 
    1101:  00:2A89  00 78             >             dw      mem
    1101:  00:2A8B  00 00             >             dw      sp
    1101:  00:2A8D                    > 
    1101:  00:2A8D  (00:014D)         > .@veccount := .@veccount+1
    1101:  00:2A8D                    > 
    1102:  00:2A8D                                  crcs    allflags,0xb611c16f,all,0x1781b976,docflags,0x369c862e,doc,0x23b560db,ccf,0xde272f70,mptr,0xd7cf070f
    1102:  00:2A8D                    >             if      postccf
    1102:  00:2A8D                    ~             ddbe    ccf
    1102:  00:2A8D                    ~             elseif  memptr
    1102:  00:2A8D                    ~             ddbe    mptr
    1102:  00:2A8D                    ~             else
    1102:  00:2A8D                    >             if      maskflags
    1102:  00:2A8D                    >             if      onlyflags
    1102:  00:2A8D                    ~             ddbe    docflags
    1102:  00:2A8D                    ~             else
    1102:  00:2A8D                    >             ddbe    doc
    1102:  00:2A8D  23                >             db      (n>>24)&0xff
    1102:  00:2A8E  B5                >             db      (n>>16)&0xff
    1102:  00:2A8F  60                >             db      (n>>8)&0xff
    1102:  00:2A90  DB                >             db      n&0xff
    1102:  00:2A91                    >             endif
    1102:  00:2A91                    >             else
    1102:  00:2A91                    ~             if      onlyflags
    1102:  00:2A91                    ~             ddbe    allflags
    1102:  00:2A91                    ~             else
    1102:  00:2A91                    ~             ddbe    all
    1102:  00:2A91                    ~             endif
    1102:  00:2A91                    ~             endif
    1102:  00:2A91                    >             endif
    1103:  00:2A91                                  name    "OTDR"
    1103:  00:2A91  4F 54 44 52 00    >             dz      n
    1104:  00:2A96                                  
    1105:  00:2A96                                  ; Jumps.
    1106:  00:2A96                      
    1107:  00:2A96                      .jp_nn      flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1107:  00:2A96                    >             if      maskflags
    1107:  00:2A96                    >             db8     s,z,f5,hc,f3,pv,n,c
    1107:  00:2A96  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1107:  00:2A97                    >             else
    1107:  00:2A97                    ~             db      0xff
    1107:  00:2A97                    ~             endif
    1108:  00:2A97                                  vec     0xc3,jmpl,jmph,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1108:  00:2A97                    > 
    1108:  00:2A97                    >             if      postccf
    1108:  00:2A97                    ~ 
    1108:  00:2A97                    ~             if      ( .@veccount % 3 ) == 0
    1108:  00:2A97                    ~             inst    op1,op2,op3,op4,tail
    1108:  00:2A97                    ~ .@areg      :=      0
    1108:  00:2A97                    ~             else
    1108:  00:2A97                    ~             db      op1,op2,op3,op4,0
    1108:  00:2A97                    ~ .@areg      :=      .@areg | a
    1108:  00:2A97                    ~             endif
    1108:  00:2A97                    ~ 
    1108:  00:2A97                    ~             else
    1108:  00:2A97  C3 10 09 00       >             db      op1,op2,op3,op4
    1108:  00:2A9B                    >             endif
    1108:  00:2A9B                    > 
    1108:  00:2A9B  FF                >             db      f
    1108:  00:2A9C                    > 
    1108:  00:2A9C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1108:  00:2A9C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1108:  00:2A9C                    ~             else
    1108:  00:2A9C  AA                >             db      a
    1108:  00:2A9D                    >             endif
    1108:  00:2A9D                    > 
    1108:  00:2A9D                    >             dw      bc,de,hl,ix,iy
    1108:  00:2A9D  CC BB EE DD 11 44 88 DD 77 FD 
    1108:  00:2AA7  34 12             >             dw      mem
    1108:  00:2AA9  00 C0             >             dw      sp
    1108:  00:2AAB                    > 
    1108:  00:2AAB  (00:014E)         > .@veccount := .@veccount+1
    1108:  00:2AAB                    > 
    1109:  00:2AAB                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1109:  00:2AAB                    > 
    1109:  00:2AAB                    >             if      postccf
    1109:  00:2AAB                    ~ 
    1109:  00:2AAB                    ~             if      ( .@veccount % 3 ) == 0
    1109:  00:2AAB                    ~             inst    op1,op2,op3,op4,tail
    1109:  00:2AAB                    ~ .@areg      :=      0
    1109:  00:2AAB                    ~             else
    1109:  00:2AAB                    ~             db      op1,op2,op3,op4,0
    1109:  00:2AAB                    ~ .@areg      :=      .@areg | a
    1109:  00:2AAB                    ~             endif
    1109:  00:2AAB                    ~ 
    1109:  00:2AAB                    ~             else
    1109:  00:2AAB  00 00 00 00       >             db      op1,op2,op3,op4
    1109:  00:2AAF                    >             endif
    1109:  00:2AAF                    > 
    1109:  00:2AAF  00                >             db      f
    1109:  00:2AB0                    > 
    1109:  00:2AB0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1109:  00:2AB0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1109:  00:2AB0                    ~             else
    1109:  00:2AB0  00                >             db      a
    1109:  00:2AB1                    >             endif
    1109:  00:2AB1                    > 
    1109:  00:2AB1                    >             dw      bc,de,hl,ix,iy
    1109:  00:2AB1  00 00 00 00 00 00 00 00 00 00 
    1109:  00:2ABB  00 00             >             dw      mem
    1109:  00:2ABD  00 00             >             dw      sp
    1109:  00:2ABF                    > 
    1109:  00:2ABF  (00:014F)         > .@veccount := .@veccount+1
    1109:  00:2ABF                    > 
    1110:  00:2ABF                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1110:  00:2ABF                    > 
    1110:  00:2ABF                    >             if      postccf
    1110:  00:2ABF                    ~ 
    1110:  00:2ABF                    ~             if      ( .@veccount % 3 ) == 0
    1110:  00:2ABF                    ~             inst    op1,op2,op3,op4,tail
    1110:  00:2ABF                    ~ .@areg      :=      0
    1110:  00:2ABF                    ~             else
    1110:  00:2ABF                    ~             db      op1,op2,op3,op4,0
    1110:  00:2ABF                    ~ .@areg      :=      .@areg | a
    1110:  00:2ABF                    ~             endif
    1110:  00:2ABF                    ~ 
    1110:  00:2ABF                    ~             else
    1110:  00:2ABF  00 00 00 00       >             db      op1,op2,op3,op4
    1110:  00:2AC3                    >             endif
    1110:  00:2AC3                    > 
    1110:  00:2AC3  FF                >             db      f
    1110:  00:2AC4                    > 
    1110:  00:2AC4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1110:  00:2AC4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1110:  00:2AC4                    ~             else
    1110:  00:2AC4  00                >             db      a
    1110:  00:2AC5                    >             endif
    1110:  00:2AC5                    > 
    1110:  00:2AC5                    >             dw      bc,de,hl,ix,iy
    1110:  00:2AC5  00 00 00 00 00 00 00 00 00 00 
    1110:  00:2ACF  00 00             >             dw      mem
    1110:  00:2AD1  00 00             >             dw      sp
    1110:  00:2AD3                    > 
    1110:  00:2AD3  (00:0150)         > .@veccount := .@veccount+1
    1110:  00:2AD3                    > 
    1111:  00:2AD3                                  crcs    allflags,0x919e2255,all,0x719d5e47,docflags,0x919e2255,doc,0x719d5e47,ccf,0xc3f6460b,mptr,0xebaa4276
    1111:  00:2AD3                    >             if      postccf
    1111:  00:2AD3                    ~             ddbe    ccf
    1111:  00:2AD3                    ~             elseif  memptr
    1111:  00:2AD3                    ~             ddbe    mptr
    1111:  00:2AD3                    ~             else
    1111:  00:2AD3                    >             if      maskflags
    1111:  00:2AD3                    >             if      onlyflags
    1111:  00:2AD3                    ~             ddbe    docflags
    1111:  00:2AD3                    ~             else
    1111:  00:2AD3                    >             ddbe    doc
    1111:  00:2AD3  71                >             db      (n>>24)&0xff
    1111:  00:2AD4  9D                >             db      (n>>16)&0xff
    1111:  00:2AD5  5E                >             db      (n>>8)&0xff
    1111:  00:2AD6  47                >             db      n&0xff
    1111:  00:2AD7                    >             endif
    1111:  00:2AD7                    >             else
    1111:  00:2AD7                    ~             if      onlyflags
    1111:  00:2AD7                    ~             ddbe    allflags
    1111:  00:2AD7                    ~             else
    1111:  00:2AD7                    ~             ddbe    all
    1111:  00:2AD7                    ~             endif
    1111:  00:2AD7                    ~             endif
    1111:  00:2AD7                    >             endif
    1112:  00:2AD7                                  name    "JP NN"
    1112:  00:2AD7  4A 50 20 4E 4E 00 >             dz      n
    1113:  00:2ADD                      
    1114:  00:2ADD                      .jp_cc_nn   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1114:  00:2ADD                    >             if      maskflags
    1114:  00:2ADD                    >             db8     s,z,f5,hc,f3,pv,n,c
    1114:  00:2ADD  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1114:  00:2ADE                    >             else
    1114:  00:2ADE                    ~             db      0xff
    1114:  00:2ADE                    ~             endif
    1115:  00:2ADE                                  vec     0xc2,jmpl,jmph,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1115:  00:2ADE                    > 
    1115:  00:2ADE                    >             if      postccf
    1115:  00:2ADE                    ~ 
    1115:  00:2ADE                    ~             if      ( .@veccount % 3 ) == 0
    1115:  00:2ADE                    ~             inst    op1,op2,op3,op4,tail
    1115:  00:2ADE                    ~ .@areg      :=      0
    1115:  00:2ADE                    ~             else
    1115:  00:2ADE                    ~             db      op1,op2,op3,op4,0
    1115:  00:2ADE                    ~ .@areg      :=      .@areg | a
    1115:  00:2ADE                    ~             endif
    1115:  00:2ADE                    ~ 
    1115:  00:2ADE                    ~             else
    1115:  00:2ADE  C2 10 09 00       >             db      op1,op2,op3,op4
    1115:  00:2AE2                    >             endif
    1115:  00:2AE2                    > 
    1115:  00:2AE2  FF                >             db      f
    1115:  00:2AE3                    > 
    1115:  00:2AE3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1115:  00:2AE3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1115:  00:2AE3                    ~             else
    1115:  00:2AE3  AA                >             db      a
    1115:  00:2AE4                    >             endif
    1115:  00:2AE4                    > 
    1115:  00:2AE4                    >             dw      bc,de,hl,ix,iy
    1115:  00:2AE4  CC BB EE DD 11 44 88 DD 77 FD 
    1115:  00:2AEE  34 12             >             dw      mem
    1115:  00:2AF0  00 C0             >             dw      sp
    1115:  00:2AF2                    > 
    1115:  00:2AF2  (00:0151)         > .@veccount := .@veccount+1
    1115:  00:2AF2                    > 
    1116:  00:2AF2                                  vec     0x38,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1116:  00:2AF2                    > 
    1116:  00:2AF2                    >             if      postccf
    1116:  00:2AF2                    ~ 
    1116:  00:2AF2                    ~             if      ( .@veccount % 3 ) == 0
    1116:  00:2AF2                    ~             inst    op1,op2,op3,op4,tail
    1116:  00:2AF2                    ~ .@areg      :=      0
    1116:  00:2AF2                    ~             else
    1116:  00:2AF2                    ~             db      op1,op2,op3,op4,0
    1116:  00:2AF2                    ~ .@areg      :=      .@areg | a
    1116:  00:2AF2                    ~             endif
    1116:  00:2AF2                    ~ 
    1116:  00:2AF2                    ~             else
    1116:  00:2AF2  38 00 00 00       >             db      op1,op2,op3,op4
    1116:  00:2AF6                    >             endif
    1116:  00:2AF6                    > 
    1116:  00:2AF6  00                >             db      f
    1116:  00:2AF7                    > 
    1116:  00:2AF7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1116:  00:2AF7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1116:  00:2AF7                    ~             else
    1116:  00:2AF7  00                >             db      a
    1116:  00:2AF8                    >             endif
    1116:  00:2AF8                    > 
    1116:  00:2AF8                    >             dw      bc,de,hl,ix,iy
    1116:  00:2AF8  00 00 00 00 00 00 00 00 00 00 
    1116:  00:2B02  00 00             >             dw      mem
    1116:  00:2B04  00 00             >             dw      sp
    1116:  00:2B06                    > 
    1116:  00:2B06  (00:0152)         > .@veccount := .@veccount+1
    1116:  00:2B06                    > 
    1117:  00:2B06                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1117:  00:2B06                    > 
    1117:  00:2B06                    >             if      postccf
    1117:  00:2B06                    ~ 
    1117:  00:2B06                    ~             if      ( .@veccount % 3 ) == 0
    1117:  00:2B06                    ~             inst    op1,op2,op3,op4,tail
    1117:  00:2B06                    ~ .@areg      :=      0
    1117:  00:2B06                    ~             else
    1117:  00:2B06                    ~             db      op1,op2,op3,op4,0
    1117:  00:2B06                    ~ .@areg      :=      .@areg | a
    1117:  00:2B06                    ~             endif
    1117:  00:2B06                    ~ 
    1117:  00:2B06                    ~             else
    1117:  00:2B06  00 00 00 00       >             db      op1,op2,op3,op4
    1117:  00:2B0A                    >             endif
    1117:  00:2B0A                    > 
    1117:  00:2B0A  FF                >             db      f
    1117:  00:2B0B                    > 
    1117:  00:2B0B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1117:  00:2B0B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1117:  00:2B0B                    ~             else
    1117:  00:2B0B  00                >             db      a
    1117:  00:2B0C                    >             endif
    1117:  00:2B0C                    > 
    1117:  00:2B0C                    >             dw      bc,de,hl,ix,iy
    1117:  00:2B0C  00 00 00 00 00 00 00 00 00 00 
    1117:  00:2B16  00 00             >             dw      mem
    1117:  00:2B18  00 00             >             dw      sp
    1117:  00:2B1A                    > 
    1117:  00:2B1A  (00:0153)         > .@veccount := .@veccount+1
    1117:  00:2B1A                    > 
    1118:  00:2B1A                                  crcs    allflags,0x8b69e182,all,0x0f8b6dcb,docflags,0x8b69e182,doc,0x0f8b6dcb,ccf,0x05e705e5,mptr,0x4f18bfbb
    1118:  00:2B1A                    >             if      postccf
    1118:  00:2B1A                    ~             ddbe    ccf
    1118:  00:2B1A                    ~             elseif  memptr
    1118:  00:2B1A                    ~             ddbe    mptr
    1118:  00:2B1A                    ~             else
    1118:  00:2B1A                    >             if      maskflags
    1118:  00:2B1A                    >             if      onlyflags
    1118:  00:2B1A                    ~             ddbe    docflags
    1118:  00:2B1A                    ~             else
    1118:  00:2B1A                    >             ddbe    doc
    1118:  00:2B1A  0F                >             db      (n>>24)&0xff
    1118:  00:2B1B  8B                >             db      (n>>16)&0xff
    1118:  00:2B1C  6D                >             db      (n>>8)&0xff
    1118:  00:2B1D  CB                >             db      n&0xff
    1118:  00:2B1E                    >             endif
    1118:  00:2B1E                    >             else
    1118:  00:2B1E                    ~             if      onlyflags
    1118:  00:2B1E                    ~             ddbe    allflags
    1118:  00:2B1E                    ~             else
    1118:  00:2B1E                    ~             ddbe    all
    1118:  00:2B1E                    ~             endif
    1118:  00:2B1E                    ~             endif
    1118:  00:2B1E                    >             endif
    1119:  00:2B1E                                  name    "JP CC,NN"
    1119:  00:2B1E                    >             dz      n
    1119:  00:2B1E  4A 50 20 43 43 2C 4E 4E 00 
    1120:  00:2B27                      
    1121:  00:2B27                      .jp_hl      flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1121:  00:2B27                    >             if      maskflags
    1121:  00:2B27                    >             db8     s,z,f5,hc,f3,pv,n,c
    1121:  00:2B27  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1121:  00:2B28                    >             else
    1121:  00:2B28                    ~             db      0xff
    1121:  00:2B28                    ~             endif
    1122:  00:2B28                                  vec     0xe9,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,jmp   ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1122:  00:2B28                    > 
    1122:  00:2B28                    >             if      postccf
    1122:  00:2B28                    ~ 
    1122:  00:2B28                    ~             if      ( .@veccount % 3 ) == 0
    1122:  00:2B28                    ~             inst    op1,op2,op3,op4,tail
    1122:  00:2B28                    ~ .@areg      :=      0
    1122:  00:2B28                    ~             else
    1122:  00:2B28                    ~             db      op1,op2,op3,op4,0
    1122:  00:2B28                    ~ .@areg      :=      .@areg | a
    1122:  00:2B28                    ~             endif
    1122:  00:2B28                    ~ 
    1122:  00:2B28                    ~             else
    1122:  00:2B28  E9 00 00 00       >             db      op1,op2,op3,op4
    1122:  00:2B2C                    >             endif
    1122:  00:2B2C                    > 
    1122:  00:2B2C  FF                >             db      f
    1122:  00:2B2D                    > 
    1122:  00:2B2D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1122:  00:2B2D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1122:  00:2B2D                    ~             else
    1122:  00:2B2D  AA                >             db      a
    1122:  00:2B2E                    >             endif
    1122:  00:2B2E                    > 
    1122:  00:2B2E                    >             dw      bc,de,hl,ix,iy
    1122:  00:2B2E  CC BB EE DD 10 09 88 DD 77 FD 
    1122:  00:2B38  34 12             >             dw      mem
    1122:  00:2B3A  00 C0             >             dw      sp
    1122:  00:2B3C                    > 
    1122:  00:2B3C  (00:0154)         > .@veccount := .@veccount+1
    1122:  00:2B3C                    > 
    1123:  00:2B3C                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1123:  00:2B3C                    > 
    1123:  00:2B3C                    >             if      postccf
    1123:  00:2B3C                    ~ 
    1123:  00:2B3C                    ~             if      ( .@veccount % 3 ) == 0
    1123:  00:2B3C                    ~             inst    op1,op2,op3,op4,tail
    1123:  00:2B3C                    ~ .@areg      :=      0
    1123:  00:2B3C                    ~             else
    1123:  00:2B3C                    ~             db      op1,op2,op3,op4,0
    1123:  00:2B3C                    ~ .@areg      :=      .@areg | a
    1123:  00:2B3C                    ~             endif
    1123:  00:2B3C                    ~ 
    1123:  00:2B3C                    ~             else
    1123:  00:2B3C  00 00 00 00       >             db      op1,op2,op3,op4
    1123:  00:2B40                    >             endif
    1123:  00:2B40                    > 
    1123:  00:2B40  00                >             db      f
    1123:  00:2B41                    > 
    1123:  00:2B41                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1123:  00:2B41                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1123:  00:2B41                    ~             else
    1123:  00:2B41  00                >             db      a
    1123:  00:2B42                    >             endif
    1123:  00:2B42                    > 
    1123:  00:2B42                    >             dw      bc,de,hl,ix,iy
    1123:  00:2B42  00 00 00 00 00 00 00 00 00 00 
    1123:  00:2B4C  00 00             >             dw      mem
    1123:  00:2B4E  00 00             >             dw      sp
    1123:  00:2B50                    > 
    1123:  00:2B50  (00:0155)         > .@veccount := .@veccount+1
    1123:  00:2B50                    > 
    1124:  00:2B50                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1124:  00:2B50                    > 
    1124:  00:2B50                    >             if      postccf
    1124:  00:2B50                    ~ 
    1124:  00:2B50                    ~             if      ( .@veccount % 3 ) == 0
    1124:  00:2B50                    ~             inst    op1,op2,op3,op4,tail
    1124:  00:2B50                    ~ .@areg      :=      0
    1124:  00:2B50                    ~             else
    1124:  00:2B50                    ~             db      op1,op2,op3,op4,0
    1124:  00:2B50                    ~ .@areg      :=      .@areg | a
    1124:  00:2B50                    ~             endif
    1124:  00:2B50                    ~ 
    1124:  00:2B50                    ~             else
    1124:  00:2B50  00 00 00 00       >             db      op1,op2,op3,op4
    1124:  00:2B54                    >             endif
    1124:  00:2B54                    > 
    1124:  00:2B54  FF                >             db      f
    1124:  00:2B55                    > 
    1124:  00:2B55                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1124:  00:2B55                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1124:  00:2B55                    ~             else
    1124:  00:2B55  00                >             db      a
    1124:  00:2B56                    >             endif
    1124:  00:2B56                    > 
    1124:  00:2B56                    >             dw      bc,de,hl,ix,iy
    1124:  00:2B56  00 00 00 00 01 00 00 00 00 00 
    1124:  00:2B60  00 00             >             dw      mem
    1124:  00:2B62  00 00             >             dw      sp
    1124:  00:2B64                    > 
    1124:  00:2B64  (00:0156)         > .@veccount := .@veccount+1
    1124:  00:2B64                    > 
    1125:  00:2B64                                  crcs    allflags,0x3692d4d4,all,0xc45f00be,docflags,0x3692d4d4,doc,0xc45f00be,ccf,0xba13c043,mptr,0xd33d5eb9
    1125:  00:2B64                    >             if      postccf
    1125:  00:2B64                    ~             ddbe    ccf
    1125:  00:2B64                    ~             elseif  memptr
    1125:  00:2B64                    ~             ddbe    mptr
    1125:  00:2B64                    ~             else
    1125:  00:2B64                    >             if      maskflags
    1125:  00:2B64                    >             if      onlyflags
    1125:  00:2B64                    ~             ddbe    docflags
    1125:  00:2B64                    ~             else
    1125:  00:2B64                    >             ddbe    doc
    1125:  00:2B64  C4                >             db      (n>>24)&0xff
    1125:  00:2B65  5F                >             db      (n>>16)&0xff
    1125:  00:2B66  00                >             db      (n>>8)&0xff
    1125:  00:2B67  BE                >             db      n&0xff
    1125:  00:2B68                    >             endif
    1125:  00:2B68                    >             else
    1125:  00:2B68                    ~             if      onlyflags
    1125:  00:2B68                    ~             ddbe    allflags
    1125:  00:2B68                    ~             else
    1125:  00:2B68                    ~             ddbe    all
    1125:  00:2B68                    ~             endif
    1125:  00:2B68                    ~             endif
    1125:  00:2B68                    >             endif
    1126:  00:2B68                                  name    "JP (HL)"
    1126:  00:2B68                    >             dz      n
    1126:  00:2B68  4A 50 20 28 48 4C 29 00 
    1127:  00:2B70                      
    1128:  00:2B70                      .jp_xy      flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1128:  00:2B70                    >             if      maskflags
    1128:  00:2B70                    >             db8     s,z,f5,hc,f3,pv,n,c
    1128:  00:2B70  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1128:  00:2B71                    >             else
    1128:  00:2B71                    ~             db      0xff
    1128:  00:2B71                    ~             endif
    1129:  00:2B71                                  vec     0xdd,0xe9,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,jmp   ,iy,jmp   ,sp,0xc000
    1129:  00:2B71                    > 
    1129:  00:2B71                    >             if      postccf
    1129:  00:2B71                    ~ 
    1129:  00:2B71                    ~             if      ( .@veccount % 3 ) == 0
    1129:  00:2B71                    ~             inst    op1,op2,op3,op4,tail
    1129:  00:2B71                    ~ .@areg      :=      0
    1129:  00:2B71                    ~             else
    1129:  00:2B71                    ~             db      op1,op2,op3,op4,0
    1129:  00:2B71                    ~ .@areg      :=      .@areg | a
    1129:  00:2B71                    ~             endif
    1129:  00:2B71                    ~ 
    1129:  00:2B71                    ~             else
    1129:  00:2B71  DD E9 00 00       >             db      op1,op2,op3,op4
    1129:  00:2B75                    >             endif
    1129:  00:2B75                    > 
    1129:  00:2B75  FF                >             db      f
    1129:  00:2B76                    > 
    1129:  00:2B76                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1129:  00:2B76                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1129:  00:2B76                    ~             else
    1129:  00:2B76  AA                >             db      a
    1129:  00:2B77                    >             endif
    1129:  00:2B77                    > 
    1129:  00:2B77                    >             dw      bc,de,hl,ix,iy
    1129:  00:2B77  CC BB EE DD 11 44 10 09 10 09 
    1129:  00:2B81  34 12             >             dw      mem
    1129:  00:2B83  00 C0             >             dw      sp
    1129:  00:2B85                    > 
    1129:  00:2B85  (00:0157)         > .@veccount := .@veccount+1
    1129:  00:2B85                    > 
    1130:  00:2B85                                  vec     0x20,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1130:  00:2B85                    > 
    1130:  00:2B85                    >             if      postccf
    1130:  00:2B85                    ~ 
    1130:  00:2B85                    ~             if      ( .@veccount % 3 ) == 0
    1130:  00:2B85                    ~             inst    op1,op2,op3,op4,tail
    1130:  00:2B85                    ~ .@areg      :=      0
    1130:  00:2B85                    ~             else
    1130:  00:2B85                    ~             db      op1,op2,op3,op4,0
    1130:  00:2B85                    ~ .@areg      :=      .@areg | a
    1130:  00:2B85                    ~             endif
    1130:  00:2B85                    ~ 
    1130:  00:2B85                    ~             else
    1130:  00:2B85  20 00 00 00       >             db      op1,op2,op3,op4
    1130:  00:2B89                    >             endif
    1130:  00:2B89                    > 
    1130:  00:2B89  00                >             db      f
    1130:  00:2B8A                    > 
    1130:  00:2B8A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1130:  00:2B8A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1130:  00:2B8A                    ~             else
    1130:  00:2B8A  00                >             db      a
    1130:  00:2B8B                    >             endif
    1130:  00:2B8B                    > 
    1130:  00:2B8B                    >             dw      bc,de,hl,ix,iy
    1130:  00:2B8B  00 00 00 00 00 00 00 00 00 00 
    1130:  00:2B95  00 00             >             dw      mem
    1130:  00:2B97  00 00             >             dw      sp
    1130:  00:2B99                    > 
    1130:  00:2B99  (00:0158)         > .@veccount := .@veccount+1
    1130:  00:2B99                    > 
    1131:  00:2B99                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
    1131:  00:2B99                    > 
    1131:  00:2B99                    >             if      postccf
    1131:  00:2B99                    ~ 
    1131:  00:2B99                    ~             if      ( .@veccount % 3 ) == 0
    1131:  00:2B99                    ~             inst    op1,op2,op3,op4,tail
    1131:  00:2B99                    ~ .@areg      :=      0
    1131:  00:2B99                    ~             else
    1131:  00:2B99                    ~             db      op1,op2,op3,op4,0
    1131:  00:2B99                    ~ .@areg      :=      .@areg | a
    1131:  00:2B99                    ~             endif
    1131:  00:2B99                    ~ 
    1131:  00:2B99                    ~             else
    1131:  00:2B99  00 00 00 00       >             db      op1,op2,op3,op4
    1131:  00:2B9D                    >             endif
    1131:  00:2B9D                    > 
    1131:  00:2B9D  FF                >             db      f
    1131:  00:2B9E                    > 
    1131:  00:2B9E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1131:  00:2B9E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1131:  00:2B9E                    ~             else
    1131:  00:2B9E  00                >             db      a
    1131:  00:2B9F                    >             endif
    1131:  00:2B9F                    > 
    1131:  00:2B9F                    >             dw      bc,de,hl,ix,iy
    1131:  00:2B9F  00 00 00 00 00 00 01 00 01 00 
    1131:  00:2BA9  00 00             >             dw      mem
    1131:  00:2BAB  00 00             >             dw      sp
    1131:  00:2BAD                    > 
    1131:  00:2BAD  (00:0159)         > .@veccount := .@veccount+1
    1131:  00:2BAD                    > 
    1132:  00:2BAD                                  crcs    allflags,0xa33672df,all,0x799089df,docflags,0xa33672df,doc,0x799089df,ccf,0x865af2b2,mptr,0xc4b20f8c
    1132:  00:2BAD                    >             if      postccf
    1132:  00:2BAD                    ~             ddbe    ccf
    1132:  00:2BAD                    ~             elseif  memptr
    1132:  00:2BAD                    ~             ddbe    mptr
    1132:  00:2BAD                    ~             else
    1132:  00:2BAD                    >             if      maskflags
    1132:  00:2BAD                    >             if      onlyflags
    1132:  00:2BAD                    ~             ddbe    docflags
    1132:  00:2BAD                    ~             else
    1132:  00:2BAD                    >             ddbe    doc
    1132:  00:2BAD  79                >             db      (n>>24)&0xff
    1132:  00:2BAE  90                >             db      (n>>16)&0xff
    1132:  00:2BAF  89                >             db      (n>>8)&0xff
    1132:  00:2BB0  DF                >             db      n&0xff
    1132:  00:2BB1                    >             endif
    1132:  00:2BB1                    >             else
    1132:  00:2BB1                    ~             if      onlyflags
    1132:  00:2BB1                    ~             ddbe    allflags
    1132:  00:2BB1                    ~             else
    1132:  00:2BB1                    ~             ddbe    all
    1132:  00:2BB1                    ~             endif
    1132:  00:2BB1                    ~             endif
    1132:  00:2BB1                    >             endif
    1133:  00:2BB1                                  name    "JP (XY)"
    1133:  00:2BB1                    >             dz      n
    1133:  00:2BB1  4A 50 20 28 58 59 29 00 
    1134:  00:2BB9                      
    1135:  00:2BB9                      .jr_n       flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1135:  00:2BB9                    >             if      maskflags
    1135:  00:2BB9                    >             db8     s,z,f5,hc,f3,pv,n,c
    1135:  00:2BB9  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1135:  00:2BBA                    >             else
    1135:  00:2BBA                    ~             db      0xff
    1135:  00:2BBA                    ~             endif
    1136:  00:2BBA                                  vec     0x18,0x00,0x03,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1136:  00:2BBA                    > 
    1136:  00:2BBA                    >             if      postccf
    1136:  00:2BBA                    ~ 
    1136:  00:2BBA                    ~             if      ( .@veccount % 3 ) == 0
    1136:  00:2BBA                    ~             inst    op1,op2,op3,op4,tail
    1136:  00:2BBA                    ~ .@areg      :=      0
    1136:  00:2BBA                    ~             else
    1136:  00:2BBA                    ~             db      op1,op2,op3,op4,0
    1136:  00:2BBA                    ~ .@areg      :=      .@areg | a
    1136:  00:2BBA                    ~             endif
    1136:  00:2BBA                    ~ 
    1136:  00:2BBA                    ~             else
    1136:  00:2BBA  18 00 03 00       >             db      op1,op2,op3,op4
    1136:  00:2BBE                    >             endif
    1136:  00:2BBE                    > 
    1136:  00:2BBE  FF                >             db      f
    1136:  00:2BBF                    > 
    1136:  00:2BBF                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1136:  00:2BBF                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1136:  00:2BBF                    ~             else
    1136:  00:2BBF  AA                >             db      a
    1136:  00:2BC0                    >             endif
    1136:  00:2BC0                    > 
    1136:  00:2BC0                    >             dw      bc,de,hl,ix,iy
    1136:  00:2BC0  CC BB EE DD 11 44 88 DD 77 FD 
    1136:  00:2BCA  34 12             >             dw      mem
    1136:  00:2BCC  00 C0             >             dw      sp
    1136:  00:2BCE                    > 
    1136:  00:2BCE  (00:015A)         > .@veccount := .@veccount+1
    1136:  00:2BCE                    > 
    1137:  00:2BCE                                  vec     0x00,0x01,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1137:  00:2BCE                    > 
    1137:  00:2BCE                    >             if      postccf
    1137:  00:2BCE                    ~ 
    1137:  00:2BCE                    ~             if      ( .@veccount % 3 ) == 0
    1137:  00:2BCE                    ~             inst    op1,op2,op3,op4,tail
    1137:  00:2BCE                    ~ .@areg      :=      0
    1137:  00:2BCE                    ~             else
    1137:  00:2BCE                    ~             db      op1,op2,op3,op4,0
    1137:  00:2BCE                    ~ .@areg      :=      .@areg | a
    1137:  00:2BCE                    ~             endif
    1137:  00:2BCE                    ~ 
    1137:  00:2BCE                    ~             else
    1137:  00:2BCE  00 01 00 00       >             db      op1,op2,op3,op4
    1137:  00:2BD2                    >             endif
    1137:  00:2BD2                    > 
    1137:  00:2BD2  00                >             db      f
    1137:  00:2BD3                    > 
    1137:  00:2BD3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1137:  00:2BD3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1137:  00:2BD3                    ~             else
    1137:  00:2BD3  00                >             db      a
    1137:  00:2BD4                    >             endif
    1137:  00:2BD4                    > 
    1137:  00:2BD4                    >             dw      bc,de,hl,ix,iy
    1137:  00:2BD4  00 00 00 00 00 00 00 00 00 00 
    1137:  00:2BDE  00 00             >             dw      mem
    1137:  00:2BE0  00 00             >             dw      sp
    1137:  00:2BE2                    > 
    1137:  00:2BE2  (00:015B)         > .@veccount := .@veccount+1
    1137:  00:2BE2                    > 
    1138:  00:2BE2                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1138:  00:2BE2                    > 
    1138:  00:2BE2                    >             if      postccf
    1138:  00:2BE2                    ~ 
    1138:  00:2BE2                    ~             if      ( .@veccount % 3 ) == 0
    1138:  00:2BE2                    ~             inst    op1,op2,op3,op4,tail
    1138:  00:2BE2                    ~ .@areg      :=      0
    1138:  00:2BE2                    ~             else
    1138:  00:2BE2                    ~             db      op1,op2,op3,op4,0
    1138:  00:2BE2                    ~ .@areg      :=      .@areg | a
    1138:  00:2BE2                    ~             endif
    1138:  00:2BE2                    ~ 
    1138:  00:2BE2                    ~             else
    1138:  00:2BE2  00 00 00 00       >             db      op1,op2,op3,op4
    1138:  00:2BE6                    >             endif
    1138:  00:2BE6                    > 
    1138:  00:2BE6  FF                >             db      f
    1138:  00:2BE7                    > 
    1138:  00:2BE7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1138:  00:2BE7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1138:  00:2BE7                    ~             else
    1138:  00:2BE7  00                >             db      a
    1138:  00:2BE8                    >             endif
    1138:  00:2BE8                    > 
    1138:  00:2BE8                    >             dw      bc,de,hl,ix,iy
    1138:  00:2BE8  00 00 00 00 00 00 00 00 00 00 
    1138:  00:2BF2  00 00             >             dw      mem
    1138:  00:2BF4  00 00             >             dw      sp
    1138:  00:2BF6                    > 
    1138:  00:2BF6  (00:015C)         > .@veccount := .@veccount+1
    1138:  00:2BF6                    > 
    1139:  00:2BF6                                  crcs    allflags,0xafe685dd,all,0x47c8f363,docflags,0xafe685dd,doc,0x47c8f363,ccf,0x699bbcea,mptr,0xe0cb1a62
    1139:  00:2BF6                    >             if      postccf
    1139:  00:2BF6                    ~             ddbe    ccf
    1139:  00:2BF6                    ~             elseif  memptr
    1139:  00:2BF6                    ~             ddbe    mptr
    1139:  00:2BF6                    ~             else
    1139:  00:2BF6                    >             if      maskflags
    1139:  00:2BF6                    >             if      onlyflags
    1139:  00:2BF6                    ~             ddbe    docflags
    1139:  00:2BF6                    ~             else
    1139:  00:2BF6                    >             ddbe    doc
    1139:  00:2BF6  47                >             db      (n>>24)&0xff
    1139:  00:2BF7  C8                >             db      (n>>16)&0xff
    1139:  00:2BF8  F3                >             db      (n>>8)&0xff
    1139:  00:2BF9  63                >             db      n&0xff
    1139:  00:2BFA                    >             endif
    1139:  00:2BFA                    >             else
    1139:  00:2BFA                    ~             if      onlyflags
    1139:  00:2BFA                    ~             ddbe    allflags
    1139:  00:2BFA                    ~             else
    1139:  00:2BFA                    ~             ddbe    all
    1139:  00:2BFA                    ~             endif
    1139:  00:2BFA                    ~             endif
    1139:  00:2BFA                    >             endif
    1140:  00:2BFA                                  name    "JR N"
    1140:  00:2BFA  4A 52 20 4E 00    >             dz      n
    1141:  00:2BFF                      
    1142:  00:2BFF                      .jr_cc_n    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1142:  00:2BFF                    >             if      maskflags
    1142:  00:2BFF                    >             db8     s,z,f5,hc,f3,pv,n,c
    1142:  00:2BFF  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1142:  00:2C00                    >             else
    1142:  00:2C00                    ~             db      0xff
    1142:  00:2C00                    ~             endif
    1143:  00:2C00                                  vec     0x20,0x00,0x03,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1143:  00:2C00                    > 
    1143:  00:2C00                    >             if      postccf
    1143:  00:2C00                    ~ 
    1143:  00:2C00                    ~             if      ( .@veccount % 3 ) == 0
    1143:  00:2C00                    ~             inst    op1,op2,op3,op4,tail
    1143:  00:2C00                    ~ .@areg      :=      0
    1143:  00:2C00                    ~             else
    1143:  00:2C00                    ~             db      op1,op2,op3,op4,0
    1143:  00:2C00                    ~ .@areg      :=      .@areg | a
    1143:  00:2C00                    ~             endif
    1143:  00:2C00                    ~ 
    1143:  00:2C00                    ~             else
    1143:  00:2C00  20 00 03 00       >             db      op1,op2,op3,op4
    1143:  00:2C04                    >             endif
    1143:  00:2C04                    > 
    1143:  00:2C04  FF                >             db      f
    1143:  00:2C05                    > 
    1143:  00:2C05                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1143:  00:2C05                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1143:  00:2C05                    ~             else
    1143:  00:2C05  AA                >             db      a
    1143:  00:2C06                    >             endif
    1143:  00:2C06                    > 
    1143:  00:2C06                    >             dw      bc,de,hl,ix,iy
    1143:  00:2C06  CC BB EE DD 11 44 88 DD 77 FD 
    1143:  00:2C10  34 12             >             dw      mem
    1143:  00:2C12  00 C0             >             dw      sp
    1143:  00:2C14                    > 
    1143:  00:2C14  (00:015D)         > .@veccount := .@veccount+1
    1143:  00:2C14                    > 
    1144:  00:2C14                                  vec     0x18,0x01,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1144:  00:2C14                    > 
    1144:  00:2C14                    >             if      postccf
    1144:  00:2C14                    ~ 
    1144:  00:2C14                    ~             if      ( .@veccount % 3 ) == 0
    1144:  00:2C14                    ~             inst    op1,op2,op3,op4,tail
    1144:  00:2C14                    ~ .@areg      :=      0
    1144:  00:2C14                    ~             else
    1144:  00:2C14                    ~             db      op1,op2,op3,op4,0
    1144:  00:2C14                    ~ .@areg      :=      .@areg | a
    1144:  00:2C14                    ~             endif
    1144:  00:2C14                    ~ 
    1144:  00:2C14                    ~             else
    1144:  00:2C14  18 01 00 00       >             db      op1,op2,op3,op4
    1144:  00:2C18                    >             endif
    1144:  00:2C18                    > 
    1144:  00:2C18  00                >             db      f
    1144:  00:2C19                    > 
    1144:  00:2C19                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1144:  00:2C19                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1144:  00:2C19                    ~             else
    1144:  00:2C19  00                >             db      a
    1144:  00:2C1A                    >             endif
    1144:  00:2C1A                    > 
    1144:  00:2C1A                    >             dw      bc,de,hl,ix,iy
    1144:  00:2C1A  00 00 00 00 00 00 00 00 00 00 
    1144:  00:2C24  00 00             >             dw      mem
    1144:  00:2C26  00 00             >             dw      sp
    1144:  00:2C28                    > 
    1144:  00:2C28  (00:015E)         > .@veccount := .@veccount+1
    1144:  00:2C28                    > 
    1145:  00:2C28                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1145:  00:2C28                    > 
    1145:  00:2C28                    >             if      postccf
    1145:  00:2C28                    ~ 
    1145:  00:2C28                    ~             if      ( .@veccount % 3 ) == 0
    1145:  00:2C28                    ~             inst    op1,op2,op3,op4,tail
    1145:  00:2C28                    ~ .@areg      :=      0
    1145:  00:2C28                    ~             else
    1145:  00:2C28                    ~             db      op1,op2,op3,op4,0
    1145:  00:2C28                    ~ .@areg      :=      .@areg | a
    1145:  00:2C28                    ~             endif
    1145:  00:2C28                    ~ 
    1145:  00:2C28                    ~             else
    1145:  00:2C28  00 00 00 00       >             db      op1,op2,op3,op4
    1145:  00:2C2C                    >             endif
    1145:  00:2C2C                    > 
    1145:  00:2C2C  FF                >             db      f
    1145:  00:2C2D                    > 
    1145:  00:2C2D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1145:  00:2C2D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1145:  00:2C2D                    ~             else
    1145:  00:2C2D  00                >             db      a
    1145:  00:2C2E                    >             endif
    1145:  00:2C2E                    > 
    1145:  00:2C2E                    >             dw      bc,de,hl,ix,iy
    1145:  00:2C2E  00 00 00 00 00 00 00 00 00 00 
    1145:  00:2C38  00 00             >             dw      mem
    1145:  00:2C3A  00 00             >             dw      sp
    1145:  00:2C3C                    > 
    1145:  00:2C3C  (00:015F)         > .@veccount := .@veccount+1
    1145:  00:2C3C                    > 
    1146:  00:2C3C                                  crcs    allflags,0x8b69e182,all,0xc7ef0fbd,docflags,0x8b69e182,doc,0xc7ef0fbd,ccf,0x05e705e5,mptr,0xd8878382
    1146:  00:2C3C                    >             if      postccf
    1146:  00:2C3C                    ~             ddbe    ccf
    1146:  00:2C3C                    ~             elseif  memptr
    1146:  00:2C3C                    ~             ddbe    mptr
    1146:  00:2C3C                    ~             else
    1146:  00:2C3C                    >             if      maskflags
    1146:  00:2C3C                    >             if      onlyflags
    1146:  00:2C3C                    ~             ddbe    docflags
    1146:  00:2C3C                    ~             else
    1146:  00:2C3C                    >             ddbe    doc
    1146:  00:2C3C  C7                >             db      (n>>24)&0xff
    1146:  00:2C3D  EF                >             db      (n>>16)&0xff
    1146:  00:2C3E  0F                >             db      (n>>8)&0xff
    1146:  00:2C3F  BD                >             db      n&0xff
    1146:  00:2C40                    >             endif
    1146:  00:2C40                    >             else
    1146:  00:2C40                    ~             if      onlyflags
    1146:  00:2C40                    ~             ddbe    allflags
    1146:  00:2C40                    ~             else
    1146:  00:2C40                    ~             ddbe    all
    1146:  00:2C40                    ~             endif
    1146:  00:2C40                    ~             endif
    1146:  00:2C40                    >             endif
    1147:  00:2C40                                  name    "JR CC,N"
    1147:  00:2C40                    >             dz      n
    1147:  00:2C40  4A 52 20 43 43 2C 4E 00 
    1148:  00:2C48                      
    1149:  00:2C48                      .djnz_n     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1149:  00:2C48                    >             if      maskflags
    1149:  00:2C48                    >             db8     s,z,f5,hc,f3,pv,n,c
    1149:  00:2C48  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1149:  00:2C49                    >             else
    1149:  00:2C49                    ~             db      0xff
    1149:  00:2C49                    ~             endif
    1150:  00:2C49                                  vec     0x10,0x00,0x03,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1150:  00:2C49                    > 
    1150:  00:2C49                    >             if      postccf
    1150:  00:2C49                    ~ 
    1150:  00:2C49                    ~             if      ( .@veccount % 3 ) == 0
    1150:  00:2C49                    ~             inst    op1,op2,op3,op4,tail
    1150:  00:2C49                    ~ .@areg      :=      0
    1150:  00:2C49                    ~             else
    1150:  00:2C49                    ~             db      op1,op2,op3,op4,0
    1150:  00:2C49                    ~ .@areg      :=      .@areg | a
    1150:  00:2C49                    ~             endif
    1150:  00:2C49                    ~ 
    1150:  00:2C49                    ~             else
    1150:  00:2C49  10 00 03 00       >             db      op1,op2,op3,op4
    1150:  00:2C4D                    >             endif
    1150:  00:2C4D                    > 
    1150:  00:2C4D  FF                >             db      f
    1150:  00:2C4E                    > 
    1150:  00:2C4E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1150:  00:2C4E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1150:  00:2C4E                    ~             else
    1150:  00:2C4E  AA                >             db      a
    1150:  00:2C4F                    >             endif
    1150:  00:2C4F                    > 
    1150:  00:2C4F                    >             dw      bc,de,hl,ix,iy
    1150:  00:2C4F  CC BB EE DD 11 44 88 DD 77 FD 
    1150:  00:2C59  34 12             >             dw      mem
    1150:  00:2C5B  00 C0             >             dw      sp
    1150:  00:2C5D                    > 
    1150:  00:2C5D  (00:0160)         > .@veccount := .@veccount+1
    1150:  00:2C5D                    > 
    1151:  00:2C5D                                  vec     0x00,0x01,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0xff00,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1151:  00:2C5D                    > 
    1151:  00:2C5D                    >             if      postccf
    1151:  00:2C5D                    ~ 
    1151:  00:2C5D                    ~             if      ( .@veccount % 3 ) == 0
    1151:  00:2C5D                    ~             inst    op1,op2,op3,op4,tail
    1151:  00:2C5D                    ~ .@areg      :=      0
    1151:  00:2C5D                    ~             else
    1151:  00:2C5D                    ~             db      op1,op2,op3,op4,0
    1151:  00:2C5D                    ~ .@areg      :=      .@areg | a
    1151:  00:2C5D                    ~             endif
    1151:  00:2C5D                    ~ 
    1151:  00:2C5D                    ~             else
    1151:  00:2C5D  00 01 00 00       >             db      op1,op2,op3,op4
    1151:  00:2C61                    >             endif
    1151:  00:2C61                    > 
    1151:  00:2C61  00                >             db      f
    1151:  00:2C62                    > 
    1151:  00:2C62                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1151:  00:2C62                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1151:  00:2C62                    ~             else
    1151:  00:2C62  00                >             db      a
    1151:  00:2C63                    >             endif
    1151:  00:2C63                    > 
    1151:  00:2C63                    >             dw      bc,de,hl,ix,iy
    1151:  00:2C63  00 FF 00 00 00 00 00 00 00 00 
    1151:  00:2C6D  00 00             >             dw      mem
    1151:  00:2C6F  00 00             >             dw      sp
    1151:  00:2C71                    > 
    1151:  00:2C71  (00:0161)         > .@veccount := .@veccount+1
    1151:  00:2C71                    > 
    1152:  00:2C71                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1152:  00:2C71                    > 
    1152:  00:2C71                    >             if      postccf
    1152:  00:2C71                    ~ 
    1152:  00:2C71                    ~             if      ( .@veccount % 3 ) == 0
    1152:  00:2C71                    ~             inst    op1,op2,op3,op4,tail
    1152:  00:2C71                    ~ .@areg      :=      0
    1152:  00:2C71                    ~             else
    1152:  00:2C71                    ~             db      op1,op2,op3,op4,0
    1152:  00:2C71                    ~ .@areg      :=      .@areg | a
    1152:  00:2C71                    ~             endif
    1152:  00:2C71                    ~ 
    1152:  00:2C71                    ~             else
    1152:  00:2C71  00 00 00 00       >             db      op1,op2,op3,op4
    1152:  00:2C75                    >             endif
    1152:  00:2C75                    > 
    1152:  00:2C75  FF                >             db      f
    1152:  00:2C76                    > 
    1152:  00:2C76                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1152:  00:2C76                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1152:  00:2C76                    ~             else
    1152:  00:2C76  00                >             db      a
    1152:  00:2C77                    >             endif
    1152:  00:2C77                    > 
    1152:  00:2C77                    >             dw      bc,de,hl,ix,iy
    1152:  00:2C77  00 00 00 00 00 00 00 00 00 00 
    1152:  00:2C81  00 00             >             dw      mem
    1152:  00:2C83  00 00             >             dw      sp
    1152:  00:2C85                    > 
    1152:  00:2C85  (00:0162)         > .@veccount := .@veccount+1
    1152:  00:2C85                    > 
    1153:  00:2C85                                  crcs    allflags,0x4031e70c,all,0x6c92b0b3,docflags,0x4031e70c,doc,0x6c92b0b3,ccf,0x44be1574,mptr,0x5ed4d6bd
    1153:  00:2C85                    >             if      postccf
    1153:  00:2C85                    ~             ddbe    ccf
    1153:  00:2C85                    ~             elseif  memptr
    1153:  00:2C85                    ~             ddbe    mptr
    1153:  00:2C85                    ~             else
    1153:  00:2C85                    >             if      maskflags
    1153:  00:2C85                    >             if      onlyflags
    1153:  00:2C85                    ~             ddbe    docflags
    1153:  00:2C85                    ~             else
    1153:  00:2C85                    >             ddbe    doc
    1153:  00:2C85  6C                >             db      (n>>24)&0xff
    1153:  00:2C86  92                >             db      (n>>16)&0xff
    1153:  00:2C87  B0                >             db      (n>>8)&0xff
    1153:  00:2C88  B3                >             db      n&0xff
    1153:  00:2C89                    >             endif
    1153:  00:2C89                    >             else
    1153:  00:2C89                    ~             if      onlyflags
    1153:  00:2C89                    ~             ddbe    allflags
    1153:  00:2C89                    ~             else
    1153:  00:2C89                    ~             ddbe    all
    1153:  00:2C89                    ~             endif
    1153:  00:2C89                    ~             endif
    1153:  00:2C89                    >             endif
    1154:  00:2C89                                  name    "DJNZ N"
    1154:  00:2C89                    >             dz      n
    1154:  00:2C89  44 4A 4E 5A 20 4E 00 
    1155:  00:2C90                                  
    1156:  00:2C90                                  ; Calls.
    1157:  00:2C90                                  
    1158:  00:2C90                      .call_nn    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1158:  00:2C90                    >             if      maskflags
    1158:  00:2C90                    >             db8     s,z,f5,hc,f3,pv,n,c
    1158:  00:2C90  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1158:  00:2C91                    >             else
    1158:  00:2C91                    ~             db      0xff
    1158:  00:2C91                    ~             endif
    1159:  00:2C91                                  vec     0xcd,jmpl,jmph,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem ; not memsp!
    1159:  00:2C91                    > 
    1159:  00:2C91                    >             if      postccf
    1159:  00:2C91                    ~ 
    1159:  00:2C91                    ~             if      ( .@veccount % 3 ) == 0
    1159:  00:2C91                    ~             inst    op1,op2,op3,op4,tail
    1159:  00:2C91                    ~ .@areg      :=      0
    1159:  00:2C91                    ~             else
    1159:  00:2C91                    ~             db      op1,op2,op3,op4,0
    1159:  00:2C91                    ~ .@areg      :=      .@areg | a
    1159:  00:2C91                    ~             endif
    1159:  00:2C91                    ~ 
    1159:  00:2C91                    ~             else
    1159:  00:2C91  CD 10 09 00       >             db      op1,op2,op3,op4
    1159:  00:2C95                    >             endif
    1159:  00:2C95                    > 
    1159:  00:2C95  FF                >             db      f
    1159:  00:2C96                    > 
    1159:  00:2C96                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1159:  00:2C96                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1159:  00:2C96                    ~             else
    1159:  00:2C96  AA                >             db      a
    1159:  00:2C97                    >             endif
    1159:  00:2C97                    > 
    1159:  00:2C97                    >             dw      bc,de,hl,ix,iy
    1159:  00:2C97  CC BB EE DD 11 44 88 DD 77 FD 
    1159:  00:2CA1  34 12             >             dw      mem
    1159:  00:2CA3  0C 09             >             dw      sp
    1159:  00:2CA5                    > 
    1159:  00:2CA5  (00:0163)         > .@veccount := .@veccount+1
    1159:  00:2CA5                    > 
    1160:  00:2CA5                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1160:  00:2CA5                    > 
    1160:  00:2CA5                    >             if      postccf
    1160:  00:2CA5                    ~ 
    1160:  00:2CA5                    ~             if      ( .@veccount % 3 ) == 0
    1160:  00:2CA5                    ~             inst    op1,op2,op3,op4,tail
    1160:  00:2CA5                    ~ .@areg      :=      0
    1160:  00:2CA5                    ~             else
    1160:  00:2CA5                    ~             db      op1,op2,op3,op4,0
    1160:  00:2CA5                    ~ .@areg      :=      .@areg | a
    1160:  00:2CA5                    ~             endif
    1160:  00:2CA5                    ~ 
    1160:  00:2CA5                    ~             else
    1160:  00:2CA5  00 00 00 00       >             db      op1,op2,op3,op4
    1160:  00:2CA9                    >             endif
    1160:  00:2CA9                    > 
    1160:  00:2CA9  00                >             db      f
    1160:  00:2CAA                    > 
    1160:  00:2CAA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1160:  00:2CAA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1160:  00:2CAA                    ~             else
    1160:  00:2CAA  00                >             db      a
    1160:  00:2CAB                    >             endif
    1160:  00:2CAB                    > 
    1160:  00:2CAB                    >             dw      bc,de,hl,ix,iy
    1160:  00:2CAB  00 00 00 00 00 00 00 00 00 00 
    1160:  00:2CB5  00 00             >             dw      mem
    1160:  00:2CB7  00 00             >             dw      sp
    1160:  00:2CB9                    > 
    1160:  00:2CB9  (00:0164)         > .@veccount := .@veccount+1
    1160:  00:2CB9                    > 
    1161:  00:2CB9                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1161:  00:2CB9                    > 
    1161:  00:2CB9                    >             if      postccf
    1161:  00:2CB9                    ~ 
    1161:  00:2CB9                    ~             if      ( .@veccount % 3 ) == 0
    1161:  00:2CB9                    ~             inst    op1,op2,op3,op4,tail
    1161:  00:2CB9                    ~ .@areg      :=      0
    1161:  00:2CB9                    ~             else
    1161:  00:2CB9                    ~             db      op1,op2,op3,op4,0
    1161:  00:2CB9                    ~ .@areg      :=      .@areg | a
    1161:  00:2CB9                    ~             endif
    1161:  00:2CB9                    ~ 
    1161:  00:2CB9                    ~             else
    1161:  00:2CB9  00 00 00 00       >             db      op1,op2,op3,op4
    1161:  00:2CBD                    >             endif
    1161:  00:2CBD                    > 
    1161:  00:2CBD  FF                >             db      f
    1161:  00:2CBE                    > 
    1161:  00:2CBE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1161:  00:2CBE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1161:  00:2CBE                    ~             else
    1161:  00:2CBE  00                >             db      a
    1161:  00:2CBF                    >             endif
    1161:  00:2CBF                    > 
    1161:  00:2CBF                    >             dw      bc,de,hl,ix,iy
    1161:  00:2CBF  00 00 00 00 00 00 00 00 00 00 
    1161:  00:2CC9  00 00             >             dw      mem
    1161:  00:2CCB  00 00             >             dw      sp
    1161:  00:2CCD                    > 
    1161:  00:2CCD  (00:0165)         > .@veccount := .@veccount+1
    1161:  00:2CCD                    > 
    1162:  00:2CCD                                  crcs    allflags,0x919e2255,all,0x95eb1599,docflags,0x919e2255,doc,0x95eb1599,ccf,0xc3f6460b,mptr,0xebaa4276
    1162:  00:2CCD                    >             if      postccf
    1162:  00:2CCD                    ~             ddbe    ccf
    1162:  00:2CCD                    ~             elseif  memptr
    1162:  00:2CCD                    ~             ddbe    mptr
    1162:  00:2CCD                    ~             else
    1162:  00:2CCD                    >             if      maskflags
    1162:  00:2CCD                    >             if      onlyflags
    1162:  00:2CCD                    ~             ddbe    docflags
    1162:  00:2CCD                    ~             else
    1162:  00:2CCD                    >             ddbe    doc
    1162:  00:2CCD  95                >             db      (n>>24)&0xff
    1162:  00:2CCE  EB                >             db      (n>>16)&0xff
    1162:  00:2CCF  15                >             db      (n>>8)&0xff
    1162:  00:2CD0  99                >             db      n&0xff
    1162:  00:2CD1                    >             endif
    1162:  00:2CD1                    >             else
    1162:  00:2CD1                    ~             if      onlyflags
    1162:  00:2CD1                    ~             ddbe    allflags
    1162:  00:2CD1                    ~             else
    1162:  00:2CD1                    ~             ddbe    all
    1162:  00:2CD1                    ~             endif
    1162:  00:2CD1                    ~             endif
    1162:  00:2CD1                    >             endif
    1163:  00:2CD1                                  name    "CALL NN"
    1163:  00:2CD1                    >             dz      n
    1163:  00:2CD1  43 41 4C 4C 20 4E 4E 00 
    1164:  00:2CD9                      
    1165:  00:2CD9                      .call_cc_nn flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1165:  00:2CD9                    >             if      maskflags
    1165:  00:2CD9                    >             db8     s,z,f5,hc,f3,pv,n,c
    1165:  00:2CD9  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1165:  00:2CDA                    >             else
    1165:  00:2CDA                    ~             db      0xff
    1165:  00:2CDA                    ~             endif
    1166:  00:2CDA                                  vec     0xc4,jmpl,jmph,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem ; not memsp!
    1166:  00:2CDA                    > 
    1166:  00:2CDA                    >             if      postccf
    1166:  00:2CDA                    ~ 
    1166:  00:2CDA                    ~             if      ( .@veccount % 3 ) == 0
    1166:  00:2CDA                    ~             inst    op1,op2,op3,op4,tail
    1166:  00:2CDA                    ~ .@areg      :=      0
    1166:  00:2CDA                    ~             else
    1166:  00:2CDA                    ~             db      op1,op2,op3,op4,0
    1166:  00:2CDA                    ~ .@areg      :=      .@areg | a
    1166:  00:2CDA                    ~             endif
    1166:  00:2CDA                    ~ 
    1166:  00:2CDA                    ~             else
    1166:  00:2CDA  C4 10 09 00       >             db      op1,op2,op3,op4
    1166:  00:2CDE                    >             endif
    1166:  00:2CDE                    > 
    1166:  00:2CDE  FF                >             db      f
    1166:  00:2CDF                    > 
    1166:  00:2CDF                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1166:  00:2CDF                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1166:  00:2CDF                    ~             else
    1166:  00:2CDF  AA                >             db      a
    1166:  00:2CE0                    >             endif
    1166:  00:2CE0                    > 
    1166:  00:2CE0                    >             dw      bc,de,hl,ix,iy
    1166:  00:2CE0  CC BB EE DD 11 44 88 DD 77 FD 
    1166:  00:2CEA  34 12             >             dw      mem
    1166:  00:2CEC  0C 09             >             dw      sp
    1166:  00:2CEE                    > 
    1166:  00:2CEE  (00:0166)         > .@veccount := .@veccount+1
    1166:  00:2CEE                    > 
    1167:  00:2CEE                                  vec     0x38,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1167:  00:2CEE                    > 
    1167:  00:2CEE                    >             if      postccf
    1167:  00:2CEE                    ~ 
    1167:  00:2CEE                    ~             if      ( .@veccount % 3 ) == 0
    1167:  00:2CEE                    ~             inst    op1,op2,op3,op4,tail
    1167:  00:2CEE                    ~ .@areg      :=      0
    1167:  00:2CEE                    ~             else
    1167:  00:2CEE                    ~             db      op1,op2,op3,op4,0
    1167:  00:2CEE                    ~ .@areg      :=      .@areg | a
    1167:  00:2CEE                    ~             endif
    1167:  00:2CEE                    ~ 
    1167:  00:2CEE                    ~             else
    1167:  00:2CEE  38 00 00 00       >             db      op1,op2,op3,op4
    1167:  00:2CF2                    >             endif
    1167:  00:2CF2                    > 
    1167:  00:2CF2  00                >             db      f
    1167:  00:2CF3                    > 
    1167:  00:2CF3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1167:  00:2CF3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1167:  00:2CF3                    ~             else
    1167:  00:2CF3  00                >             db      a
    1167:  00:2CF4                    >             endif
    1167:  00:2CF4                    > 
    1167:  00:2CF4                    >             dw      bc,de,hl,ix,iy
    1167:  00:2CF4  00 00 00 00 00 00 00 00 00 00 
    1167:  00:2CFE  00 00             >             dw      mem
    1167:  00:2D00  00 00             >             dw      sp
    1167:  00:2D02                    > 
    1167:  00:2D02  (00:0167)         > .@veccount := .@veccount+1
    1167:  00:2D02                    > 
    1168:  00:2D02                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1168:  00:2D02                    > 
    1168:  00:2D02                    >             if      postccf
    1168:  00:2D02                    ~ 
    1168:  00:2D02                    ~             if      ( .@veccount % 3 ) == 0
    1168:  00:2D02                    ~             inst    op1,op2,op3,op4,tail
    1168:  00:2D02                    ~ .@areg      :=      0
    1168:  00:2D02                    ~             else
    1168:  00:2D02                    ~             db      op1,op2,op3,op4,0
    1168:  00:2D02                    ~ .@areg      :=      .@areg | a
    1168:  00:2D02                    ~             endif
    1168:  00:2D02                    ~ 
    1168:  00:2D02                    ~             else
    1168:  00:2D02  00 00 00 00       >             db      op1,op2,op3,op4
    1168:  00:2D06                    >             endif
    1168:  00:2D06                    > 
    1168:  00:2D06  FF                >             db      f
    1168:  00:2D07                    > 
    1168:  00:2D07                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1168:  00:2D07                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1168:  00:2D07                    ~             else
    1168:  00:2D07  00                >             db      a
    1168:  00:2D08                    >             endif
    1168:  00:2D08                    > 
    1168:  00:2D08                    >             dw      bc,de,hl,ix,iy
    1168:  00:2D08  00 00 00 00 00 00 00 00 00 00 
    1168:  00:2D12  00 00             >             dw      mem
    1168:  00:2D14  00 00             >             dw      sp
    1168:  00:2D16                    > 
    1168:  00:2D16  (00:0168)         > .@veccount := .@veccount+1
    1168:  00:2D16                    > 
    1169:  00:2D16                                  crcs    allflags,0x8b69e182,all,0x87b32d29,docflags,0x8b69e182,doc,0x87b32d29,ccf,0x05e705e5,mptr,0x4f18bfbb
    1169:  00:2D16                    >             if      postccf
    1169:  00:2D16                    ~             ddbe    ccf
    1169:  00:2D16                    ~             elseif  memptr
    1169:  00:2D16                    ~             ddbe    mptr
    1169:  00:2D16                    ~             else
    1169:  00:2D16                    >             if      maskflags
    1169:  00:2D16                    >             if      onlyflags
    1169:  00:2D16                    ~             ddbe    docflags
    1169:  00:2D16                    ~             else
    1169:  00:2D16                    >             ddbe    doc
    1169:  00:2D16  87                >             db      (n>>24)&0xff
    1169:  00:2D17  B3                >             db      (n>>16)&0xff
    1169:  00:2D18  2D                >             db      (n>>8)&0xff
    1169:  00:2D19  29                >             db      n&0xff
    1169:  00:2D1A                    >             endif
    1169:  00:2D1A                    >             else
    1169:  00:2D1A                    ~             if      onlyflags
    1169:  00:2D1A                    ~             ddbe    allflags
    1169:  00:2D1A                    ~             else
    1169:  00:2D1A                    ~             ddbe    all
    1169:  00:2D1A                    ~             endif
    1169:  00:2D1A                    ~             endif
    1169:  00:2D1A                    >             endif
    1170:  00:2D1A                                  name    "CALL CC,NN"
    1170:  00:2D1A                    >             dz      n
    1170:  00:2D1A  43 41 4C 4C 20 43 43 2C 4E 4E 00 
    1171:  00:2D25                                  
    1172:  00:2D25                                  ; Returns.
    1173:  00:2D25                      
    1174:  00:2D25                      .ret        flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1174:  00:2D25                    >             if      maskflags
    1174:  00:2D25                    >             db8     s,z,f5,hc,f3,pv,n,c
    1174:  00:2D25  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1174:  00:2D26                    >             else
    1174:  00:2D26                    ~             db      0xff
    1174:  00:2D26                    ~             endif
    1175:  00:2D26                                  vec     0xc9,stop,0x00,0x00,mem,jmp   ,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1175:  00:2D26                    > 
    1175:  00:2D26                    >             if      postccf
    1175:  00:2D26                    ~ 
    1175:  00:2D26                    ~             if      ( .@veccount % 3 ) == 0
    1175:  00:2D26                    ~             inst    op1,op2,op3,op4,tail
    1175:  00:2D26                    ~ .@areg      :=      0
    1175:  00:2D26                    ~             else
    1175:  00:2D26                    ~             db      op1,op2,op3,op4,0
    1175:  00:2D26                    ~ .@areg      :=      .@areg | a
    1175:  00:2D26                    ~             endif
    1175:  00:2D26                    ~ 
    1175:  00:2D26                    ~             else
    1175:  00:2D26  C9 00 00 00       >             db      op1,op2,op3,op4
    1175:  00:2D2A                    >             endif
    1175:  00:2D2A                    > 
    1175:  00:2D2A  FF                >             db      f
    1175:  00:2D2B                    > 
    1175:  00:2D2B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1175:  00:2D2B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1175:  00:2D2B                    ~             else
    1175:  00:2D2B  AA                >             db      a
    1175:  00:2D2C                    >             endif
    1175:  00:2D2C                    > 
    1175:  00:2D2C                    >             dw      bc,de,hl,ix,iy
    1175:  00:2D2C  CC BB EE DD 11 44 88 DD 77 FD 
    1175:  00:2D36  10 09             >             dw      mem
    1175:  00:2D38  0C 09             >             dw      sp
    1175:  00:2D3A                    > 
    1175:  00:2D3A  (00:0169)         > .@veccount := .@veccount+1
    1175:  00:2D3A                    > 
    1176:  00:2D3A                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1176:  00:2D3A                    > 
    1176:  00:2D3A                    >             if      postccf
    1176:  00:2D3A                    ~ 
    1176:  00:2D3A                    ~             if      ( .@veccount % 3 ) == 0
    1176:  00:2D3A                    ~             inst    op1,op2,op3,op4,tail
    1176:  00:2D3A                    ~ .@areg      :=      0
    1176:  00:2D3A                    ~             else
    1176:  00:2D3A                    ~             db      op1,op2,op3,op4,0
    1176:  00:2D3A                    ~ .@areg      :=      .@areg | a
    1176:  00:2D3A                    ~             endif
    1176:  00:2D3A                    ~ 
    1176:  00:2D3A                    ~             else
    1176:  00:2D3A  00 00 00 00       >             db      op1,op2,op3,op4
    1176:  00:2D3E                    >             endif
    1176:  00:2D3E                    > 
    1176:  00:2D3E  00                >             db      f
    1176:  00:2D3F                    > 
    1176:  00:2D3F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1176:  00:2D3F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1176:  00:2D3F                    ~             else
    1176:  00:2D3F  00                >             db      a
    1176:  00:2D40                    >             endif
    1176:  00:2D40                    > 
    1176:  00:2D40                    >             dw      bc,de,hl,ix,iy
    1176:  00:2D40  00 00 00 00 00 00 00 00 00 00 
    1176:  00:2D4A  00 00             >             dw      mem
    1176:  00:2D4C  00 00             >             dw      sp
    1176:  00:2D4E                    > 
    1176:  00:2D4E  (00:016A)         > .@veccount := .@veccount+1
    1176:  00:2D4E                    > 
    1177:  00:2D4E                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1177:  00:2D4E                    > 
    1177:  00:2D4E                    >             if      postccf
    1177:  00:2D4E                    ~ 
    1177:  00:2D4E                    ~             if      ( .@veccount % 3 ) == 0
    1177:  00:2D4E                    ~             inst    op1,op2,op3,op4,tail
    1177:  00:2D4E                    ~ .@areg      :=      0
    1177:  00:2D4E                    ~             else
    1177:  00:2D4E                    ~             db      op1,op2,op3,op4,0
    1177:  00:2D4E                    ~ .@areg      :=      .@areg | a
    1177:  00:2D4E                    ~             endif
    1177:  00:2D4E                    ~ 
    1177:  00:2D4E                    ~             else
    1177:  00:2D4E  00 00 00 00       >             db      op1,op2,op3,op4
    1177:  00:2D52                    >             endif
    1177:  00:2D52                    > 
    1177:  00:2D52  FF                >             db      f
    1177:  00:2D53                    > 
    1177:  00:2D53                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1177:  00:2D53                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1177:  00:2D53                    ~             else
    1177:  00:2D53  00                >             db      a
    1177:  00:2D54                    >             endif
    1177:  00:2D54                    > 
    1177:  00:2D54                    >             dw      bc,de,hl,ix,iy
    1177:  00:2D54  00 00 00 00 00 00 00 00 00 00 
    1177:  00:2D5E  00 00             >             dw      mem
    1177:  00:2D60  00 00             >             dw      sp
    1177:  00:2D62                    > 
    1177:  00:2D62  (00:016B)         > .@veccount := .@veccount+1
    1177:  00:2D62                    > 
    1178:  00:2D62                                  crcs    allflags,0x919e2255,all,0xb24f5c05,docflags,0x919e2255,doc,0xb24f5c05,ccf,0xc3f6460b,mptr,0xebaa4276
    1178:  00:2D62                    >             if      postccf
    1178:  00:2D62                    ~             ddbe    ccf
    1178:  00:2D62                    ~             elseif  memptr
    1178:  00:2D62                    ~             ddbe    mptr
    1178:  00:2D62                    ~             else
    1178:  00:2D62                    >             if      maskflags
    1178:  00:2D62                    >             if      onlyflags
    1178:  00:2D62                    ~             ddbe    docflags
    1178:  00:2D62                    ~             else
    1178:  00:2D62                    >             ddbe    doc
    1178:  00:2D62  B2                >             db      (n>>24)&0xff
    1178:  00:2D63  4F                >             db      (n>>16)&0xff
    1178:  00:2D64  5C                >             db      (n>>8)&0xff
    1178:  00:2D65  05                >             db      n&0xff
    1178:  00:2D66                    >             endif
    1178:  00:2D66                    >             else
    1178:  00:2D66                    ~             if      onlyflags
    1178:  00:2D66                    ~             ddbe    allflags
    1178:  00:2D66                    ~             else
    1178:  00:2D66                    ~             ddbe    all
    1178:  00:2D66                    ~             endif
    1178:  00:2D66                    ~             endif
    1178:  00:2D66                    >             endif
    1179:  00:2D66                                  name    "RET"
    1179:  00:2D66  52 45 54 00       >             dz      n
    1180:  00:2D6A                      
    1181:  00:2D6A                      .ret_cc     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1181:  00:2D6A                    >             if      maskflags
    1181:  00:2D6A                    >             db8     s,z,f5,hc,f3,pv,n,c
    1181:  00:2D6A  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1181:  00:2D6B                    >             else
    1181:  00:2D6B                    ~             db      0xff
    1181:  00:2D6B                    ~             endif
    1182:  00:2D6B                                  vec     0xc0,stop,0x00,0x00,mem,jmp   ,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1182:  00:2D6B                    > 
    1182:  00:2D6B                    >             if      postccf
    1182:  00:2D6B                    ~ 
    1182:  00:2D6B                    ~             if      ( .@veccount % 3 ) == 0
    1182:  00:2D6B                    ~             inst    op1,op2,op3,op4,tail
    1182:  00:2D6B                    ~ .@areg      :=      0
    1182:  00:2D6B                    ~             else
    1182:  00:2D6B                    ~             db      op1,op2,op3,op4,0
    1182:  00:2D6B                    ~ .@areg      :=      .@areg | a
    1182:  00:2D6B                    ~             endif
    1182:  00:2D6B                    ~ 
    1182:  00:2D6B                    ~             else
    1182:  00:2D6B  C0 00 00 00       >             db      op1,op2,op3,op4
    1182:  00:2D6F                    >             endif
    1182:  00:2D6F                    > 
    1182:  00:2D6F  FF                >             db      f
    1182:  00:2D70                    > 
    1182:  00:2D70                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1182:  00:2D70                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1182:  00:2D70                    ~             else
    1182:  00:2D70  AA                >             db      a
    1182:  00:2D71                    >             endif
    1182:  00:2D71                    > 
    1182:  00:2D71                    >             dw      bc,de,hl,ix,iy
    1182:  00:2D71  CC BB EE DD 11 44 88 DD 77 FD 
    1182:  00:2D7B  10 09             >             dw      mem
    1182:  00:2D7D  0C 09             >             dw      sp
    1182:  00:2D7F                    > 
    1182:  00:2D7F  (00:016C)         > .@veccount := .@veccount+1
    1182:  00:2D7F                    > 
    1183:  00:2D7F                                  vec     0x38,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1183:  00:2D7F                    > 
    1183:  00:2D7F                    >             if      postccf
    1183:  00:2D7F                    ~ 
    1183:  00:2D7F                    ~             if      ( .@veccount % 3 ) == 0
    1183:  00:2D7F                    ~             inst    op1,op2,op3,op4,tail
    1183:  00:2D7F                    ~ .@areg      :=      0
    1183:  00:2D7F                    ~             else
    1183:  00:2D7F                    ~             db      op1,op2,op3,op4,0
    1183:  00:2D7F                    ~ .@areg      :=      .@areg | a
    1183:  00:2D7F                    ~             endif
    1183:  00:2D7F                    ~ 
    1183:  00:2D7F                    ~             else
    1183:  00:2D7F  38 00 00 00       >             db      op1,op2,op3,op4
    1183:  00:2D83                    >             endif
    1183:  00:2D83                    > 
    1183:  00:2D83  00                >             db      f
    1183:  00:2D84                    > 
    1183:  00:2D84                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1183:  00:2D84                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1183:  00:2D84                    ~             else
    1183:  00:2D84  00                >             db      a
    1183:  00:2D85                    >             endif
    1183:  00:2D85                    > 
    1183:  00:2D85                    >             dw      bc,de,hl,ix,iy
    1183:  00:2D85  00 00 00 00 00 00 00 00 00 00 
    1183:  00:2D8F  00 00             >             dw      mem
    1183:  00:2D91  00 00             >             dw      sp
    1183:  00:2D93                    > 
    1183:  00:2D93  (00:016D)         > .@veccount := .@veccount+1
    1183:  00:2D93                    > 
    1184:  00:2D93                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1184:  00:2D93                    > 
    1184:  00:2D93                    >             if      postccf
    1184:  00:2D93                    ~ 
    1184:  00:2D93                    ~             if      ( .@veccount % 3 ) == 0
    1184:  00:2D93                    ~             inst    op1,op2,op3,op4,tail
    1184:  00:2D93                    ~ .@areg      :=      0
    1184:  00:2D93                    ~             else
    1184:  00:2D93                    ~             db      op1,op2,op3,op4,0
    1184:  00:2D93                    ~ .@areg      :=      .@areg | a
    1184:  00:2D93                    ~             endif
    1184:  00:2D93                    ~ 
    1184:  00:2D93                    ~             else
    1184:  00:2D93  00 00 00 00       >             db      op1,op2,op3,op4
    1184:  00:2D97                    >             endif
    1184:  00:2D97                    > 
    1184:  00:2D97  FF                >             db      f
    1184:  00:2D98                    > 
    1184:  00:2D98                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1184:  00:2D98                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1184:  00:2D98                    ~             else
    1184:  00:2D98  00                >             db      a
    1184:  00:2D99                    >             endif
    1184:  00:2D99                    > 
    1184:  00:2D99                    >             dw      bc,de,hl,ix,iy
    1184:  00:2D99  00 00 00 00 00 00 00 00 00 00 
    1184:  00:2DA3  00 00             >             dw      mem
    1184:  00:2DA5  00 00             >             dw      sp
    1184:  00:2DA7                    > 
    1184:  00:2DA7  (00:016E)         > .@veccount := .@veccount+1
    1184:  00:2DA7                    > 
    1185:  00:2DA7                                  crcs    allflags,0x8b69e182,all,0x2b7f37ec,docflags,0x8b69e182,doc,0x2b7f37ec,ccf,0x05e705e5,mptr,0x4f18bfbb
    1185:  00:2DA7                    >             if      postccf
    1185:  00:2DA7                    ~             ddbe    ccf
    1185:  00:2DA7                    ~             elseif  memptr
    1185:  00:2DA7                    ~             ddbe    mptr
    1185:  00:2DA7                    ~             else
    1185:  00:2DA7                    >             if      maskflags
    1185:  00:2DA7                    >             if      onlyflags
    1185:  00:2DA7                    ~             ddbe    docflags
    1185:  00:2DA7                    ~             else
    1185:  00:2DA7                    >             ddbe    doc
    1185:  00:2DA7  2B                >             db      (n>>24)&0xff
    1185:  00:2DA8  7F                >             db      (n>>16)&0xff
    1185:  00:2DA9  37                >             db      (n>>8)&0xff
    1185:  00:2DAA  EC                >             db      n&0xff
    1185:  00:2DAB                    >             endif
    1185:  00:2DAB                    >             else
    1185:  00:2DAB                    ~             if      onlyflags
    1185:  00:2DAB                    ~             ddbe    allflags
    1185:  00:2DAB                    ~             else
    1185:  00:2DAB                    ~             ddbe    all
    1185:  00:2DAB                    ~             endif
    1185:  00:2DAB                    ~             endif
    1185:  00:2DAB                    >             endif
    1186:  00:2DAB                                  name    "RET CC"
    1186:  00:2DAB                    >             dz      n
    1186:  00:2DAB  52 45 54 20 43 43 00 
    1187:  00:2DB2                      
    1188:  00:2DB2                      .retn       flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1188:  00:2DB2                    >             if      maskflags
    1188:  00:2DB2                    >             db8     s,z,f5,hc,f3,pv,n,c
    1188:  00:2DB2  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1188:  00:2DB3                    >             else
    1188:  00:2DB3                    ~             db      0xff
    1188:  00:2DB3                    ~             endif
    1189:  00:2DB3                                  vec     0xed,0x45,stop,0x00,mem,jmp   ,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1189:  00:2DB3                    > 
    1189:  00:2DB3                    >             if      postccf
    1189:  00:2DB3                    ~ 
    1189:  00:2DB3                    ~             if      ( .@veccount % 3 ) == 0
    1189:  00:2DB3                    ~             inst    op1,op2,op3,op4,tail
    1189:  00:2DB3                    ~ .@areg      :=      0
    1189:  00:2DB3                    ~             else
    1189:  00:2DB3                    ~             db      op1,op2,op3,op4,0
    1189:  00:2DB3                    ~ .@areg      :=      .@areg | a
    1189:  00:2DB3                    ~             endif
    1189:  00:2DB3                    ~ 
    1189:  00:2DB3                    ~             else
    1189:  00:2DB3  ED 45 00 00       >             db      op1,op2,op3,op4
    1189:  00:2DB7                    >             endif
    1189:  00:2DB7                    > 
    1189:  00:2DB7  FF                >             db      f
    1189:  00:2DB8                    > 
    1189:  00:2DB8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1189:  00:2DB8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1189:  00:2DB8                    ~             else
    1189:  00:2DB8  AA                >             db      a
    1189:  00:2DB9                    >             endif
    1189:  00:2DB9                    > 
    1189:  00:2DB9                    >             dw      bc,de,hl,ix,iy
    1189:  00:2DB9  CC BB EE DD 11 44 88 DD 77 FD 
    1189:  00:2DC3  10 09             >             dw      mem
    1189:  00:2DC5  0C 09             >             dw      sp
    1189:  00:2DC7                    > 
    1189:  00:2DC7  (00:016F)         > .@veccount := .@veccount+1
    1189:  00:2DC7                    > 
    1190:  00:2DC7                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1190:  00:2DC7                    > 
    1190:  00:2DC7                    >             if      postccf
    1190:  00:2DC7                    ~ 
    1190:  00:2DC7                    ~             if      ( .@veccount % 3 ) == 0
    1190:  00:2DC7                    ~             inst    op1,op2,op3,op4,tail
    1190:  00:2DC7                    ~ .@areg      :=      0
    1190:  00:2DC7                    ~             else
    1190:  00:2DC7                    ~             db      op1,op2,op3,op4,0
    1190:  00:2DC7                    ~ .@areg      :=      .@areg | a
    1190:  00:2DC7                    ~             endif
    1190:  00:2DC7                    ~ 
    1190:  00:2DC7                    ~             else
    1190:  00:2DC7  00 00 00 00       >             db      op1,op2,op3,op4
    1190:  00:2DCB                    >             endif
    1190:  00:2DCB                    > 
    1190:  00:2DCB  00                >             db      f
    1190:  00:2DCC                    > 
    1190:  00:2DCC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1190:  00:2DCC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1190:  00:2DCC                    ~             else
    1190:  00:2DCC  00                >             db      a
    1190:  00:2DCD                    >             endif
    1190:  00:2DCD                    > 
    1190:  00:2DCD                    >             dw      bc,de,hl,ix,iy
    1190:  00:2DCD  00 00 00 00 00 00 00 00 00 00 
    1190:  00:2DD7  00 00             >             dw      mem
    1190:  00:2DD9  00 00             >             dw      sp
    1190:  00:2DDB                    > 
    1190:  00:2DDB  (00:0170)         > .@veccount := .@veccount+1
    1190:  00:2DDB                    > 
    1191:  00:2DDB                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1191:  00:2DDB                    > 
    1191:  00:2DDB                    >             if      postccf
    1191:  00:2DDB                    ~ 
    1191:  00:2DDB                    ~             if      ( .@veccount % 3 ) == 0
    1191:  00:2DDB                    ~             inst    op1,op2,op3,op4,tail
    1191:  00:2DDB                    ~ .@areg      :=      0
    1191:  00:2DDB                    ~             else
    1191:  00:2DDB                    ~             db      op1,op2,op3,op4,0
    1191:  00:2DDB                    ~ .@areg      :=      .@areg | a
    1191:  00:2DDB                    ~             endif
    1191:  00:2DDB                    ~ 
    1191:  00:2DDB                    ~             else
    1191:  00:2DDB  00 00 00 00       >             db      op1,op2,op3,op4
    1191:  00:2DDF                    >             endif
    1191:  00:2DDF                    > 
    1191:  00:2DDF  FF                >             db      f
    1191:  00:2DE0                    > 
    1191:  00:2DE0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1191:  00:2DE0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1191:  00:2DE0                    ~             else
    1191:  00:2DE0  00                >             db      a
    1191:  00:2DE1                    >             endif
    1191:  00:2DE1                    > 
    1191:  00:2DE1                    >             dw      bc,de,hl,ix,iy
    1191:  00:2DE1  00 00 00 00 00 00 00 00 00 00 
    1191:  00:2DEB  00 00             >             dw      mem
    1191:  00:2DED  00 00             >             dw      sp
    1191:  00:2DEF                    > 
    1191:  00:2DEF  (00:0171)         > .@veccount := .@veccount+1
    1191:  00:2DEF                    > 
    1192:  00:2DEF                                  crcs    allflags,0x919e2255,all,0xb24f5c05,docflags,0x919e2255,doc,0xb24f5c05,ccf,0xc3f6460b,mptr,0xebaa4276
    1192:  00:2DEF                    >             if      postccf
    1192:  00:2DEF                    ~             ddbe    ccf
    1192:  00:2DEF                    ~             elseif  memptr
    1192:  00:2DEF                    ~             ddbe    mptr
    1192:  00:2DEF                    ~             else
    1192:  00:2DEF                    >             if      maskflags
    1192:  00:2DEF                    >             if      onlyflags
    1192:  00:2DEF                    ~             ddbe    docflags
    1192:  00:2DEF                    ~             else
    1192:  00:2DEF                    >             ddbe    doc
    1192:  00:2DEF  B2                >             db      (n>>24)&0xff
    1192:  00:2DF0  4F                >             db      (n>>16)&0xff
    1192:  00:2DF1  5C                >             db      (n>>8)&0xff
    1192:  00:2DF2  05                >             db      n&0xff
    1192:  00:2DF3                    >             endif
    1192:  00:2DF3                    >             else
    1192:  00:2DF3                    ~             if      onlyflags
    1192:  00:2DF3                    ~             ddbe    allflags
    1192:  00:2DF3                    ~             else
    1192:  00:2DF3                    ~             ddbe    all
    1192:  00:2DF3                    ~             endif
    1192:  00:2DF3                    ~             endif
    1192:  00:2DF3                    >             endif
    1193:  00:2DF3                                  name    "RETN"
    1193:  00:2DF3  52 45 54 4E 00    >             dz      n
    1194:  00:2DF8                      
    1195:  00:2DF8                      .reti       flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1195:  00:2DF8                    >             if      maskflags
    1195:  00:2DF8                    >             db8     s,z,f5,hc,f3,pv,n,c
    1195:  00:2DF8  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1195:  00:2DF9                    >             else
    1195:  00:2DF9                    ~             db      0xff
    1195:  00:2DF9                    ~             endif
    1196:  00:2DF9                                  vec     0xed,0x4d,stop,0x00,mem,jmp   ,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1196:  00:2DF9                    > 
    1196:  00:2DF9                    >             if      postccf
    1196:  00:2DF9                    ~ 
    1196:  00:2DF9                    ~             if      ( .@veccount % 3 ) == 0
    1196:  00:2DF9                    ~             inst    op1,op2,op3,op4,tail
    1196:  00:2DF9                    ~ .@areg      :=      0
    1196:  00:2DF9                    ~             else
    1196:  00:2DF9                    ~             db      op1,op2,op3,op4,0
    1196:  00:2DF9                    ~ .@areg      :=      .@areg | a
    1196:  00:2DF9                    ~             endif
    1196:  00:2DF9                    ~ 
    1196:  00:2DF9                    ~             else
    1196:  00:2DF9  ED 4D 00 00       >             db      op1,op2,op3,op4
    1196:  00:2DFD                    >             endif
    1196:  00:2DFD                    > 
    1196:  00:2DFD  FF                >             db      f
    1196:  00:2DFE                    > 
    1196:  00:2DFE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1196:  00:2DFE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1196:  00:2DFE                    ~             else
    1196:  00:2DFE  AA                >             db      a
    1196:  00:2DFF                    >             endif
    1196:  00:2DFF                    > 
    1196:  00:2DFF                    >             dw      bc,de,hl,ix,iy
    1196:  00:2DFF  CC BB EE DD 11 44 88 DD 77 FD 
    1196:  00:2E09  10 09             >             dw      mem
    1196:  00:2E0B  0C 09             >             dw      sp
    1196:  00:2E0D                    > 
    1196:  00:2E0D  (00:0172)         > .@veccount := .@veccount+1
    1196:  00:2E0D                    > 
    1197:  00:2E0D                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1197:  00:2E0D                    > 
    1197:  00:2E0D                    >             if      postccf
    1197:  00:2E0D                    ~ 
    1197:  00:2E0D                    ~             if      ( .@veccount % 3 ) == 0
    1197:  00:2E0D                    ~             inst    op1,op2,op3,op4,tail
    1197:  00:2E0D                    ~ .@areg      :=      0
    1197:  00:2E0D                    ~             else
    1197:  00:2E0D                    ~             db      op1,op2,op3,op4,0
    1197:  00:2E0D                    ~ .@areg      :=      .@areg | a
    1197:  00:2E0D                    ~             endif
    1197:  00:2E0D                    ~ 
    1197:  00:2E0D                    ~             else
    1197:  00:2E0D  00 00 00 00       >             db      op1,op2,op3,op4
    1197:  00:2E11                    >             endif
    1197:  00:2E11                    > 
    1197:  00:2E11  00                >             db      f
    1197:  00:2E12                    > 
    1197:  00:2E12                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1197:  00:2E12                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1197:  00:2E12                    ~             else
    1197:  00:2E12  00                >             db      a
    1197:  00:2E13                    >             endif
    1197:  00:2E13                    > 
    1197:  00:2E13                    >             dw      bc,de,hl,ix,iy
    1197:  00:2E13  00 00 00 00 00 00 00 00 00 00 
    1197:  00:2E1D  00 00             >             dw      mem
    1197:  00:2E1F  00 00             >             dw      sp
    1197:  00:2E21                    > 
    1197:  00:2E21  (00:0173)         > .@veccount := .@veccount+1
    1197:  00:2E21                    > 
    1198:  00:2E21                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1198:  00:2E21                    > 
    1198:  00:2E21                    >             if      postccf
    1198:  00:2E21                    ~ 
    1198:  00:2E21                    ~             if      ( .@veccount % 3 ) == 0
    1198:  00:2E21                    ~             inst    op1,op2,op3,op4,tail
    1198:  00:2E21                    ~ .@areg      :=      0
    1198:  00:2E21                    ~             else
    1198:  00:2E21                    ~             db      op1,op2,op3,op4,0
    1198:  00:2E21                    ~ .@areg      :=      .@areg | a
    1198:  00:2E21                    ~             endif
    1198:  00:2E21                    ~ 
    1198:  00:2E21                    ~             else
    1198:  00:2E21  00 00 00 00       >             db      op1,op2,op3,op4
    1198:  00:2E25                    >             endif
    1198:  00:2E25                    > 
    1198:  00:2E25  FF                >             db      f
    1198:  00:2E26                    > 
    1198:  00:2E26                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1198:  00:2E26                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1198:  00:2E26                    ~             else
    1198:  00:2E26  00                >             db      a
    1198:  00:2E27                    >             endif
    1198:  00:2E27                    > 
    1198:  00:2E27                    >             dw      bc,de,hl,ix,iy
    1198:  00:2E27  00 00 00 00 00 00 00 00 00 00 
    1198:  00:2E31  00 00             >             dw      mem
    1198:  00:2E33  00 00             >             dw      sp
    1198:  00:2E35                    > 
    1198:  00:2E35  (00:0174)         > .@veccount := .@veccount+1
    1198:  00:2E35                    > 
    1199:  00:2E35                                  crcs    allflags,0x919e2255,all,0xb24f5c05,docflags,0x919e2255,doc,0xb24f5c05,ccf,0xc3f6460b,mptr,0xebaa4276
    1199:  00:2E35                    >             if      postccf
    1199:  00:2E35                    ~             ddbe    ccf
    1199:  00:2E35                    ~             elseif  memptr
    1199:  00:2E35                    ~             ddbe    mptr
    1199:  00:2E35                    ~             else
    1199:  00:2E35                    >             if      maskflags
    1199:  00:2E35                    >             if      onlyflags
    1199:  00:2E35                    ~             ddbe    docflags
    1199:  00:2E35                    ~             else
    1199:  00:2E35                    >             ddbe    doc
    1199:  00:2E35  B2                >             db      (n>>24)&0xff
    1199:  00:2E36  4F                >             db      (n>>16)&0xff
    1199:  00:2E37  5C                >             db      (n>>8)&0xff
    1199:  00:2E38  05                >             db      n&0xff
    1199:  00:2E39                    >             endif
    1199:  00:2E39                    >             else
    1199:  00:2E39                    ~             if      onlyflags
    1199:  00:2E39                    ~             ddbe    allflags
    1199:  00:2E39                    ~             else
    1199:  00:2E39                    ~             ddbe    all
    1199:  00:2E39                    ~             endif
    1199:  00:2E39                    ~             endif
    1199:  00:2E39                    >             endif
    1200:  00:2E39                                  name    "RETI"
    1200:  00:2E39  52 45 54 49 00    >             dz      n
    1201:  00:2E3E                      
    1202:  00:2E3E                      .reti_retn  flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1202:  00:2E3E                    >             if      maskflags
    1202:  00:2E3E                    >             db8     s,z,f5,hc,f3,pv,n,c
    1202:  00:2E3E  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1202:  00:2E3F                    >             else
    1202:  00:2E3F                    ~             db      0xff
    1202:  00:2E3F                    ~             endif
    1203:  00:2E3F                                  vec     0xed,0x45,stop,0x00,mem,jmp   ,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1203:  00:2E3F                    > 
    1203:  00:2E3F                    >             if      postccf
    1203:  00:2E3F                    ~ 
    1203:  00:2E3F                    ~             if      ( .@veccount % 3 ) == 0
    1203:  00:2E3F                    ~             inst    op1,op2,op3,op4,tail
    1203:  00:2E3F                    ~ .@areg      :=      0
    1203:  00:2E3F                    ~             else
    1203:  00:2E3F                    ~             db      op1,op2,op3,op4,0
    1203:  00:2E3F                    ~ .@areg      :=      .@areg | a
    1203:  00:2E3F                    ~             endif
    1203:  00:2E3F                    ~ 
    1203:  00:2E3F                    ~             else
    1203:  00:2E3F  ED 45 00 00       >             db      op1,op2,op3,op4
    1203:  00:2E43                    >             endif
    1203:  00:2E43                    > 
    1203:  00:2E43  FF                >             db      f
    1203:  00:2E44                    > 
    1203:  00:2E44                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1203:  00:2E44                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1203:  00:2E44                    ~             else
    1203:  00:2E44  AA                >             db      a
    1203:  00:2E45                    >             endif
    1203:  00:2E45                    > 
    1203:  00:2E45                    >             dw      bc,de,hl,ix,iy
    1203:  00:2E45  CC BB EE DD 11 44 88 DD 77 FD 
    1203:  00:2E4F  10 09             >             dw      mem
    1203:  00:2E51  0C 09             >             dw      sp
    1203:  00:2E53                    > 
    1203:  00:2E53  (00:0175)         > .@veccount := .@veccount+1
    1203:  00:2E53                    > 
    1204:  00:2E53                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1204:  00:2E53                    > 
    1204:  00:2E53                    >             if      postccf
    1204:  00:2E53                    ~ 
    1204:  00:2E53                    ~             if      ( .@veccount % 3 ) == 0
    1204:  00:2E53                    ~             inst    op1,op2,op3,op4,tail
    1204:  00:2E53                    ~ .@areg      :=      0
    1204:  00:2E53                    ~             else
    1204:  00:2E53                    ~             db      op1,op2,op3,op4,0
    1204:  00:2E53                    ~ .@areg      :=      .@areg | a
    1204:  00:2E53                    ~             endif
    1204:  00:2E53                    ~ 
    1204:  00:2E53                    ~             else
    1204:  00:2E53  00 38 00 00       >             db      op1,op2,op3,op4
    1204:  00:2E57                    >             endif
    1204:  00:2E57                    > 
    1204:  00:2E57  00                >             db      f
    1204:  00:2E58                    > 
    1204:  00:2E58                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1204:  00:2E58                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1204:  00:2E58                    ~             else
    1204:  00:2E58  00                >             db      a
    1204:  00:2E59                    >             endif
    1204:  00:2E59                    > 
    1204:  00:2E59                    >             dw      bc,de,hl,ix,iy
    1204:  00:2E59  00 00 00 00 00 00 00 00 00 00 
    1204:  00:2E63  00 00             >             dw      mem
    1204:  00:2E65  00 00             >             dw      sp
    1204:  00:2E67                    > 
    1204:  00:2E67  (00:0176)         > .@veccount := .@veccount+1
    1204:  00:2E67                    > 
    1205:  00:2E67                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1205:  00:2E67                    > 
    1205:  00:2E67                    >             if      postccf
    1205:  00:2E67                    ~ 
    1205:  00:2E67                    ~             if      ( .@veccount % 3 ) == 0
    1205:  00:2E67                    ~             inst    op1,op2,op3,op4,tail
    1205:  00:2E67                    ~ .@areg      :=      0
    1205:  00:2E67                    ~             else
    1205:  00:2E67                    ~             db      op1,op2,op3,op4,0
    1205:  00:2E67                    ~ .@areg      :=      .@areg | a
    1205:  00:2E67                    ~             endif
    1205:  00:2E67                    ~ 
    1205:  00:2E67                    ~             else
    1205:  00:2E67  00 00 00 00       >             db      op1,op2,op3,op4
    1205:  00:2E6B                    >             endif
    1205:  00:2E6B                    > 
    1205:  00:2E6B  FF                >             db      f
    1205:  00:2E6C                    > 
    1205:  00:2E6C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1205:  00:2E6C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1205:  00:2E6C                    ~             else
    1205:  00:2E6C  00                >             db      a
    1205:  00:2E6D                    >             endif
    1205:  00:2E6D                    > 
    1205:  00:2E6D                    >             dw      bc,de,hl,ix,iy
    1205:  00:2E6D  00 00 00 00 00 00 00 00 00 00 
    1205:  00:2E77  00 00             >             dw      mem
    1205:  00:2E79  00 00             >             dw      sp
    1205:  00:2E7B                    > 
    1205:  00:2E7B  (00:0177)         > .@veccount := .@veccount+1
    1205:  00:2E7B                    > 
    1206:  00:2E7B                                  crcs    allflags,0x8b69e182,all,0x1afc36b0,docflags,0x8b69e182,doc,0x1afc36b0,ccf,0x05e705e5,mptr,0x8fcfb450
    1206:  00:2E7B                    >             if      postccf
    1206:  00:2E7B                    ~             ddbe    ccf
    1206:  00:2E7B                    ~             elseif  memptr
    1206:  00:2E7B                    ~             ddbe    mptr
    1206:  00:2E7B                    ~             else
    1206:  00:2E7B                    >             if      maskflags
    1206:  00:2E7B                    >             if      onlyflags
    1206:  00:2E7B                    ~             ddbe    docflags
    1206:  00:2E7B                    ~             else
    1206:  00:2E7B                    >             ddbe    doc
    1206:  00:2E7B  1A                >             db      (n>>24)&0xff
    1206:  00:2E7C  FC                >             db      (n>>16)&0xff
    1206:  00:2E7D  36                >             db      (n>>8)&0xff
    1206:  00:2E7E  B0                >             db      n&0xff
    1206:  00:2E7F                    >             endif
    1206:  00:2E7F                    >             else
    1206:  00:2E7F                    ~             if      onlyflags
    1206:  00:2E7F                    ~             ddbe    allflags
    1206:  00:2E7F                    ~             else
    1206:  00:2E7F                    ~             ddbe    all
    1206:  00:2E7F                    ~             endif
    1206:  00:2E7F                    ~             endif
    1206:  00:2E7F                    >             endif
    1207:  00:2E7F                                  name    "RETI/RETN"
    1207:  00:2E7F                    >             dz      n
    1207:  00:2E7F  52 45 54 49 2F 52 45 54 4E 00 
    1208:  00:2E89                      
    1209:  00:2E89                                  ; Push/Pop.
    1210:  00:2E89                      
    1211:  00:2E89                      .pushpop_rr flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1211:  00:2E89                    >             if      maskflags
    1211:  00:2E89                    >             db8     s,z,f5,hc,f3,pv,n,c
    1211:  00:2E89  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1211:  00:2E8A                    >             else
    1211:  00:2E8A                    ~             db      0xff
    1211:  00:2E8A                    ~             endif
    1212:  00:2E8A                                  vec     0xc5,0xc1,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,memsp
    1212:  00:2E8A                    > 
    1212:  00:2E8A                    >             if      postccf
    1212:  00:2E8A                    ~ 
    1212:  00:2E8A                    ~             if      ( .@veccount % 3 ) == 0
    1212:  00:2E8A                    ~             inst    op1,op2,op3,op4,tail
    1212:  00:2E8A                    ~ .@areg      :=      0
    1212:  00:2E8A                    ~             else
    1212:  00:2E8A                    ~             db      op1,op2,op3,op4,0
    1212:  00:2E8A                    ~ .@areg      :=      .@areg | a
    1212:  00:2E8A                    ~             endif
    1212:  00:2E8A                    ~ 
    1212:  00:2E8A                    ~             else
    1212:  00:2E8A  C5 C1 00 00       >             db      op1,op2,op3,op4
    1212:  00:2E8E                    >             endif
    1212:  00:2E8E                    > 
    1212:  00:2E8E  FF                >             db      f
    1212:  00:2E8F                    > 
    1212:  00:2E8F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1212:  00:2E8F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1212:  00:2E8F                    ~             else
    1212:  00:2E8F  AA                >             db      a
    1212:  00:2E90                    >             endif
    1212:  00:2E90                    > 
    1212:  00:2E90                    >             dw      bc,de,hl,ix,iy
    1212:  00:2E90  CC BB EE DD 11 44 88 DD 77 FD 
    1212:  00:2E9A  34 12             >             dw      mem
    1212:  00:2E9C  0E 09             >             dw      sp
    1212:  00:2E9E                    > 
    1212:  00:2E9E  (00:0178)         > .@veccount := .@veccount+1
    1212:  00:2E9E                    > 
    1213:  00:2E9E                                  vec     0x30,0x30,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1213:  00:2E9E                    > 
    1213:  00:2E9E                    >             if      postccf
    1213:  00:2E9E                    ~ 
    1213:  00:2E9E                    ~             if      ( .@veccount % 3 ) == 0
    1213:  00:2E9E                    ~             inst    op1,op2,op3,op4,tail
    1213:  00:2E9E                    ~ .@areg      :=      0
    1213:  00:2E9E                    ~             else
    1213:  00:2E9E                    ~             db      op1,op2,op3,op4,0
    1213:  00:2E9E                    ~ .@areg      :=      .@areg | a
    1213:  00:2E9E                    ~             endif
    1213:  00:2E9E                    ~ 
    1213:  00:2E9E                    ~             else
    1213:  00:2E9E  30 30 00 00       >             db      op1,op2,op3,op4
    1213:  00:2EA2                    >             endif
    1213:  00:2EA2                    > 
    1213:  00:2EA2  00                >             db      f
    1213:  00:2EA3                    > 
    1213:  00:2EA3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1213:  00:2EA3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1213:  00:2EA3                    ~             else
    1213:  00:2EA3  00                >             db      a
    1213:  00:2EA4                    >             endif
    1213:  00:2EA4                    > 
    1213:  00:2EA4                    >             dw      bc,de,hl,ix,iy
    1213:  00:2EA4  00 00 00 00 00 00 00 00 00 00 
    1213:  00:2EAE  00 00             >             dw      mem
    1213:  00:2EB0  00 00             >             dw      sp
    1213:  00:2EB2                    > 
    1213:  00:2EB2  (00:0179)         > .@veccount := .@veccount+1
    1213:  00:2EB2                    > 
    1214:  00:2EB2                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x80,f,0xff,bc,0x8001,de,0x8001,hl,0x8001,ix,0x0000,iy,0x0000,sp,0x0000
    1214:  00:2EB2                    > 
    1214:  00:2EB2                    >             if      postccf
    1214:  00:2EB2                    ~ 
    1214:  00:2EB2                    ~             if      ( .@veccount % 3 ) == 0
    1214:  00:2EB2                    ~             inst    op1,op2,op3,op4,tail
    1214:  00:2EB2                    ~ .@areg      :=      0
    1214:  00:2EB2                    ~             else
    1214:  00:2EB2                    ~             db      op1,op2,op3,op4,0
    1214:  00:2EB2                    ~ .@areg      :=      .@areg | a
    1214:  00:2EB2                    ~             endif
    1214:  00:2EB2                    ~ 
    1214:  00:2EB2                    ~             else
    1214:  00:2EB2  00 00 00 00       >             db      op1,op2,op3,op4
    1214:  00:2EB6                    >             endif
    1214:  00:2EB6                    > 
    1214:  00:2EB6  FF                >             db      f
    1214:  00:2EB7                    > 
    1214:  00:2EB7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1214:  00:2EB7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1214:  00:2EB7                    ~             else
    1214:  00:2EB7  80                >             db      a
    1214:  00:2EB8                    >             endif
    1214:  00:2EB8                    > 
    1214:  00:2EB8                    >             dw      bc,de,hl,ix,iy
    1214:  00:2EB8  01 80 01 80 01 80 00 00 00 00 
    1214:  00:2EC2  00 00             >             dw      mem
    1214:  00:2EC4  00 00             >             dw      sp
    1214:  00:2EC6                    > 
    1214:  00:2EC6  (00:017A)         > .@veccount := .@veccount+1
    1214:  00:2EC6                    > 
    1215:  00:2EC6                                  crcs    allflags,0xdac88897,all,0x249c42e7,docflags,0xdac88897,doc,0x249c42e7,ccf,0x15c4c121,mptr,0xee37c5cb
    1215:  00:2EC6                    >             if      postccf
    1215:  00:2EC6                    ~             ddbe    ccf
    1215:  00:2EC6                    ~             elseif  memptr
    1215:  00:2EC6                    ~             ddbe    mptr
    1215:  00:2EC6                    ~             else
    1215:  00:2EC6                    >             if      maskflags
    1215:  00:2EC6                    >             if      onlyflags
    1215:  00:2EC6                    ~             ddbe    docflags
    1215:  00:2EC6                    ~             else
    1215:  00:2EC6                    >             ddbe    doc
    1215:  00:2EC6  24                >             db      (n>>24)&0xff
    1215:  00:2EC7  9C                >             db      (n>>16)&0xff
    1215:  00:2EC8  42                >             db      (n>>8)&0xff
    1215:  00:2EC9  E7                >             db      n&0xff
    1215:  00:2ECA                    >             endif
    1215:  00:2ECA                    >             else
    1215:  00:2ECA                    ~             if      onlyflags
    1215:  00:2ECA                    ~             ddbe    allflags
    1215:  00:2ECA                    ~             else
    1215:  00:2ECA                    ~             ddbe    all
    1215:  00:2ECA                    ~             endif
    1215:  00:2ECA                    ~             endif
    1215:  00:2ECA                    >             endif
    1216:  00:2ECA                                  name    "PUSH+POP RR"
    1216:  00:2ECA                    >             dz      n
    1216:  00:2ECA  50 55 53 48 2B 50 4F 50 20 52 52 00 
    1217:  00:2ED6                      
    1218:  00:2ED6                      .poppush_af flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1218:  00:2ED6                    >             if      maskflags
    1218:  00:2ED6                    >             db8     s,z,f5,hc,f3,pv,n,c
    1218:  00:2ED6  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1218:  00:2ED7                    >             else
    1218:  00:2ED7                    ~             db      0xff
    1218:  00:2ED7                    ~             endif
    1219:  00:2ED7                                  vec     0xf1,0xf5,stop,0x00,mem,0x0000,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1219:  00:2ED7                    > 
    1219:  00:2ED7                    >             if      postccf
    1219:  00:2ED7                    ~ 
    1219:  00:2ED7                    ~             if      ( .@veccount % 3 ) == 0
    1219:  00:2ED7                    ~             inst    op1,op2,op3,op4,tail
    1219:  00:2ED7                    ~ .@areg      :=      0
    1219:  00:2ED7                    ~             else
    1219:  00:2ED7                    ~             db      op1,op2,op3,op4,0
    1219:  00:2ED7                    ~ .@areg      :=      .@areg | a
    1219:  00:2ED7                    ~             endif
    1219:  00:2ED7                    ~ 
    1219:  00:2ED7                    ~             else
    1219:  00:2ED7  F1 F5 00 00       >             db      op1,op2,op3,op4
    1219:  00:2EDB                    >             endif
    1219:  00:2EDB                    > 
    1219:  00:2EDB  FF                >             db      f
    1219:  00:2EDC                    > 
    1219:  00:2EDC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1219:  00:2EDC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1219:  00:2EDC                    ~             else
    1219:  00:2EDC  AA                >             db      a
    1219:  00:2EDD                    >             endif
    1219:  00:2EDD                    > 
    1219:  00:2EDD                    >             dw      bc,de,hl,ix,iy
    1219:  00:2EDD  CC BB EE DD 11 44 88 DD 77 FD 
    1219:  00:2EE7  00 00             >             dw      mem
    1219:  00:2EE9  0C 09             >             dw      sp
    1219:  00:2EEB                    > 
    1219:  00:2EEB  (00:017B)         > .@veccount := .@veccount+1
    1219:  00:2EEB                    > 
    1220:  00:2EEB                                  vec     0x00,0x00,0x00,0x00,mem,0x00ff,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1220:  00:2EEB                    > 
    1220:  00:2EEB                    >             if      postccf
    1220:  00:2EEB                    ~ 
    1220:  00:2EEB                    ~             if      ( .@veccount % 3 ) == 0
    1220:  00:2EEB                    ~             inst    op1,op2,op3,op4,tail
    1220:  00:2EEB                    ~ .@areg      :=      0
    1220:  00:2EEB                    ~             else
    1220:  00:2EEB                    ~             db      op1,op2,op3,op4,0
    1220:  00:2EEB                    ~ .@areg      :=      .@areg | a
    1220:  00:2EEB                    ~             endif
    1220:  00:2EEB                    ~ 
    1220:  00:2EEB                    ~             else
    1220:  00:2EEB  00 00 00 00       >             db      op1,op2,op3,op4
    1220:  00:2EEF                    >             endif
    1220:  00:2EEF                    > 
    1220:  00:2EEF  00                >             db      f
    1220:  00:2EF0                    > 
    1220:  00:2EF0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1220:  00:2EF0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1220:  00:2EF0                    ~             else
    1220:  00:2EF0  00                >             db      a
    1220:  00:2EF1                    >             endif
    1220:  00:2EF1                    > 
    1220:  00:2EF1                    >             dw      bc,de,hl,ix,iy
    1220:  00:2EF1  00 00 00 00 00 00 00 00 00 00 
    1220:  00:2EFB  FF 00             >             dw      mem
    1220:  00:2EFD  00 00             >             dw      sp
    1220:  00:2EFF                    > 
    1220:  00:2EFF  (00:017C)         > .@veccount := .@veccount+1
    1220:  00:2EFF                    > 
    1221:  00:2EFF                                  vec     0x00,0x00,0x00,0x00,mem,0x8100,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1221:  00:2EFF                    > 
    1221:  00:2EFF                    >             if      postccf
    1221:  00:2EFF                    ~ 
    1221:  00:2EFF                    ~             if      ( .@veccount % 3 ) == 0
    1221:  00:2EFF                    ~             inst    op1,op2,op3,op4,tail
    1221:  00:2EFF                    ~ .@areg      :=      0
    1221:  00:2EFF                    ~             else
    1221:  00:2EFF                    ~             db      op1,op2,op3,op4,0
    1221:  00:2EFF                    ~ .@areg      :=      .@areg | a
    1221:  00:2EFF                    ~             endif
    1221:  00:2EFF                    ~ 
    1221:  00:2EFF                    ~             else
    1221:  00:2EFF  00 00 00 00       >             db      op1,op2,op3,op4
    1221:  00:2F03                    >             endif
    1221:  00:2F03                    > 
    1221:  00:2F03  00                >             db      f
    1221:  00:2F04                    > 
    1221:  00:2F04                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1221:  00:2F04                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1221:  00:2F04                    ~             else
    1221:  00:2F04  00                >             db      a
    1221:  00:2F05                    >             endif
    1221:  00:2F05                    > 
    1221:  00:2F05                    >             dw      bc,de,hl,ix,iy
    1221:  00:2F05  00 00 00 00 00 00 00 00 00 00 
    1221:  00:2F0F  00 81             >             dw      mem
    1221:  00:2F11  00 00             >             dw      sp
    1221:  00:2F13                    > 
    1221:  00:2F13  (00:017D)         > .@veccount := .@veccount+1
    1221:  00:2F13                    > 
    1222:  00:2F13                                  crcs    allflags,0x43219c3c,all,0x0deac469,docflags,0x43219c3c,doc,0x0deac469,ccf,0x4d06617f,mptr,0xf487ff91
    1222:  00:2F13                    >             if      postccf
    1222:  00:2F13                    ~             ddbe    ccf
    1222:  00:2F13                    ~             elseif  memptr
    1222:  00:2F13                    ~             ddbe    mptr
    1222:  00:2F13                    ~             else
    1222:  00:2F13                    >             if      maskflags
    1222:  00:2F13                    >             if      onlyflags
    1222:  00:2F13                    ~             ddbe    docflags
    1222:  00:2F13                    ~             else
    1222:  00:2F13                    >             ddbe    doc
    1222:  00:2F13  0D                >             db      (n>>24)&0xff
    1222:  00:2F14  EA                >             db      (n>>16)&0xff
    1222:  00:2F15  C4                >             db      (n>>8)&0xff
    1222:  00:2F16  69                >             db      n&0xff
    1222:  00:2F17                    >             endif
    1222:  00:2F17                    >             else
    1222:  00:2F17                    ~             if      onlyflags
    1222:  00:2F17                    ~             ddbe    allflags
    1222:  00:2F17                    ~             else
    1222:  00:2F17                    ~             ddbe    all
    1222:  00:2F17                    ~             endif
    1222:  00:2F17                    ~             endif
    1222:  00:2F17                    >             endif
    1223:  00:2F17                                  name    "POP+PUSH AF"
    1223:  00:2F17                    >             dz      n
    1223:  00:2F17  50 4F 50 2B 50 55 53 48 20 41 46 00 
    1224:  00:2F23                      
    1225:  00:2F23                      .pushpop_xy flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1225:  00:2F23                    >             if      maskflags
    1225:  00:2F23                    >             db8     s,z,f5,hc,f3,pv,n,c
    1225:  00:2F23  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1225:  00:2F24                    >             else
    1225:  00:2F24                    ~             db      0xff
    1225:  00:2F24                    ~             endif
    1226:  00:2F24                                  vec     0xdd,0xe5,0xdd,0xe1,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,memsp
    1226:  00:2F24                    > 
    1226:  00:2F24                    >             if      postccf
    1226:  00:2F24                    ~ 
    1226:  00:2F24                    ~             if      ( .@veccount % 3 ) == 0
    1226:  00:2F24                    ~             inst    op1,op2,op3,op4,tail
    1226:  00:2F24                    ~ .@areg      :=      0
    1226:  00:2F24                    ~             else
    1226:  00:2F24                    ~             db      op1,op2,op3,op4,0
    1226:  00:2F24                    ~ .@areg      :=      .@areg | a
    1226:  00:2F24                    ~             endif
    1226:  00:2F24                    ~ 
    1226:  00:2F24                    ~             else
    1226:  00:2F24  DD E5 DD E1       >             db      op1,op2,op3,op4
    1226:  00:2F28                    >             endif
    1226:  00:2F28                    > 
    1226:  00:2F28  FF                >             db      f
    1226:  00:2F29                    > 
    1226:  00:2F29                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1226:  00:2F29                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1226:  00:2F29                    ~             else
    1226:  00:2F29  AA                >             db      a
    1226:  00:2F2A                    >             endif
    1226:  00:2F2A                    > 
    1226:  00:2F2A                    >             dw      bc,de,hl,ix,iy
    1226:  00:2F2A  CC BB EE DD 11 44 88 DD 77 FD 
    1226:  00:2F34  34 12             >             dw      mem
    1226:  00:2F36  0E 09             >             dw      sp
    1226:  00:2F38                    > 
    1226:  00:2F38  (00:017E)         > .@veccount := .@veccount+1
    1226:  00:2F38                    > 
    1227:  00:2F38                                  vec     0x20,0x00,0x20,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1227:  00:2F38                    > 
    1227:  00:2F38                    >             if      postccf
    1227:  00:2F38                    ~ 
    1227:  00:2F38                    ~             if      ( .@veccount % 3 ) == 0
    1227:  00:2F38                    ~             inst    op1,op2,op3,op4,tail
    1227:  00:2F38                    ~ .@areg      :=      0
    1227:  00:2F38                    ~             else
    1227:  00:2F38                    ~             db      op1,op2,op3,op4,0
    1227:  00:2F38                    ~ .@areg      :=      .@areg | a
    1227:  00:2F38                    ~             endif
    1227:  00:2F38                    ~ 
    1227:  00:2F38                    ~             else
    1227:  00:2F38  20 00 20 00       >             db      op1,op2,op3,op4
    1227:  00:2F3C                    >             endif
    1227:  00:2F3C                    > 
    1227:  00:2F3C  00                >             db      f
    1227:  00:2F3D                    > 
    1227:  00:2F3D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1227:  00:2F3D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1227:  00:2F3D                    ~             else
    1227:  00:2F3D  00                >             db      a
    1227:  00:2F3E                    >             endif
    1227:  00:2F3E                    > 
    1227:  00:2F3E                    >             dw      bc,de,hl,ix,iy
    1227:  00:2F3E  00 00 00 00 00 00 00 00 00 00 
    1227:  00:2F48  00 00             >             dw      mem
    1227:  00:2F4A  00 00             >             dw      sp
    1227:  00:2F4C                    > 
    1227:  00:2F4C  (00:017F)         > .@veccount := .@veccount+1
    1227:  00:2F4C                    > 
    1228:  00:2F4C                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x8001,iy,0x8001,sp,0x0000
    1228:  00:2F4C                    > 
    1228:  00:2F4C                    >             if      postccf
    1228:  00:2F4C                    ~ 
    1228:  00:2F4C                    ~             if      ( .@veccount % 3 ) == 0
    1228:  00:2F4C                    ~             inst    op1,op2,op3,op4,tail
    1228:  00:2F4C                    ~ .@areg      :=      0
    1228:  00:2F4C                    ~             else
    1228:  00:2F4C                    ~             db      op1,op2,op3,op4,0
    1228:  00:2F4C                    ~ .@areg      :=      .@areg | a
    1228:  00:2F4C                    ~             endif
    1228:  00:2F4C                    ~ 
    1228:  00:2F4C                    ~             else
    1228:  00:2F4C  00 00 00 00       >             db      op1,op2,op3,op4
    1228:  00:2F50                    >             endif
    1228:  00:2F50                    > 
    1228:  00:2F50  FF                >             db      f
    1228:  00:2F51                    > 
    1228:  00:2F51                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1228:  00:2F51                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1228:  00:2F51                    ~             else
    1228:  00:2F51  00                >             db      a
    1228:  00:2F52                    >             endif
    1228:  00:2F52                    > 
    1228:  00:2F52                    >             dw      bc,de,hl,ix,iy
    1228:  00:2F52  00 00 00 00 00 00 01 80 01 80 
    1228:  00:2F5C  00 00             >             dw      mem
    1228:  00:2F5E  00 00             >             dw      sp
    1228:  00:2F60                    > 
    1228:  00:2F60  (00:0180)         > .@veccount := .@veccount+1
    1228:  00:2F60                    > 
    1229:  00:2F60                                  crcs    allflags,0xb168fa73,all,0x68436a76,docflags,0xb168fa73,doc,0x68436a76,ccf,0xc0d02259,mptr,0xbb40d1fd
    1229:  00:2F60                    >             if      postccf
    1229:  00:2F60                    ~             ddbe    ccf
    1229:  00:2F60                    ~             elseif  memptr
    1229:  00:2F60                    ~             ddbe    mptr
    1229:  00:2F60                    ~             else
    1229:  00:2F60                    >             if      maskflags
    1229:  00:2F60                    >             if      onlyflags
    1229:  00:2F60                    ~             ddbe    docflags
    1229:  00:2F60                    ~             else
    1229:  00:2F60                    >             ddbe    doc
    1229:  00:2F60  68                >             db      (n>>24)&0xff
    1229:  00:2F61  43                >             db      (n>>16)&0xff
    1229:  00:2F62  6A                >             db      (n>>8)&0xff
    1229:  00:2F63  76                >             db      n&0xff
    1229:  00:2F64                    >             endif
    1229:  00:2F64                    >             else
    1229:  00:2F64                    ~             if      onlyflags
    1229:  00:2F64                    ~             ddbe    allflags
    1229:  00:2F64                    ~             else
    1229:  00:2F64                    ~             ddbe    all
    1229:  00:2F64                    ~             endif
    1229:  00:2F64                    ~             endif
    1229:  00:2F64                    >             endif
    1230:  00:2F64                                  name    "PUSH+POP XY"
    1230:  00:2F64                    >             dz      n
    1230:  00:2F64  50 55 53 48 2B 50 4F 50 20 58 59 00 
    1231:  00:2F70                      
    1232:  00:2F70                                  ; Register swapping.
    1233:  00:2F70                      
    1234:  00:2F70                      .ex_de_hl   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1234:  00:2F70                    >             if      maskflags
    1234:  00:2F70                    >             db8     s,z,f5,hc,f3,pv,n,c
    1234:  00:2F70  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1234:  00:2F71                    >             else
    1234:  00:2F71                    ~             db      0xff
    1234:  00:2F71                    ~             endif
    1235:  00:2F71                                  vec     0xeb,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1235:  00:2F71                    > 
    1235:  00:2F71                    >             if      postccf
    1235:  00:2F71                    ~ 
    1235:  00:2F71                    ~             if      ( .@veccount % 3 ) == 0
    1235:  00:2F71                    ~             inst    op1,op2,op3,op4,tail
    1235:  00:2F71                    ~ .@areg      :=      0
    1235:  00:2F71                    ~             else
    1235:  00:2F71                    ~             db      op1,op2,op3,op4,0
    1235:  00:2F71                    ~ .@areg      :=      .@areg | a
    1235:  00:2F71                    ~             endif
    1235:  00:2F71                    ~ 
    1235:  00:2F71                    ~             else
    1235:  00:2F71  EB 00 00 00       >             db      op1,op2,op3,op4
    1235:  00:2F75                    >             endif
    1235:  00:2F75                    > 
    1235:  00:2F75  FF                >             db      f
    1235:  00:2F76                    > 
    1235:  00:2F76                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1235:  00:2F76                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1235:  00:2F76                    ~             else
    1235:  00:2F76  AA                >             db      a
    1235:  00:2F77                    >             endif
    1235:  00:2F77                    > 
    1235:  00:2F77                    >             dw      bc,de,hl,ix,iy
    1235:  00:2F77  CC BB EE DD 11 44 88 DD 77 FD 
    1235:  00:2F81  34 12             >             dw      mem
    1235:  00:2F83  00 C0             >             dw      sp
    1235:  00:2F85                    > 
    1235:  00:2F85  (00:0181)         > .@veccount := .@veccount+1
    1235:  00:2F85                    > 
    1236:  00:2F85                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1236:  00:2F85                    > 
    1236:  00:2F85                    >             if      postccf
    1236:  00:2F85                    ~ 
    1236:  00:2F85                    ~             if      ( .@veccount % 3 ) == 0
    1236:  00:2F85                    ~             inst    op1,op2,op3,op4,tail
    1236:  00:2F85                    ~ .@areg      :=      0
    1236:  00:2F85                    ~             else
    1236:  00:2F85                    ~             db      op1,op2,op3,op4,0
    1236:  00:2F85                    ~ .@areg      :=      .@areg | a
    1236:  00:2F85                    ~             endif
    1236:  00:2F85                    ~ 
    1236:  00:2F85                    ~             else
    1236:  00:2F85  00 00 00 00       >             db      op1,op2,op3,op4
    1236:  00:2F89                    >             endif
    1236:  00:2F89                    > 
    1236:  00:2F89  00                >             db      f
    1236:  00:2F8A                    > 
    1236:  00:2F8A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1236:  00:2F8A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1236:  00:2F8A                    ~             else
    1236:  00:2F8A  00                >             db      a
    1236:  00:2F8B                    >             endif
    1236:  00:2F8B                    > 
    1236:  00:2F8B                    >             dw      bc,de,hl,ix,iy
    1236:  00:2F8B  00 00 00 00 00 00 00 00 00 00 
    1236:  00:2F95  00 00             >             dw      mem
    1236:  00:2F97  00 00             >             dw      sp
    1236:  00:2F99                    > 
    1236:  00:2F99  (00:0182)         > .@veccount := .@veccount+1
    1236:  00:2F99                    > 
    1237:  00:2F99                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x8001,hl,0x8001,ix,0x0000,iy,0x0000,sp,0x0000
    1237:  00:2F99                    > 
    1237:  00:2F99                    >             if      postccf
    1237:  00:2F99                    ~ 
    1237:  00:2F99                    ~             if      ( .@veccount % 3 ) == 0
    1237:  00:2F99                    ~             inst    op1,op2,op3,op4,tail
    1237:  00:2F99                    ~ .@areg      :=      0
    1237:  00:2F99                    ~             else
    1237:  00:2F99                    ~             db      op1,op2,op3,op4,0
    1237:  00:2F99                    ~ .@areg      :=      .@areg | a
    1237:  00:2F99                    ~             endif
    1237:  00:2F99                    ~ 
    1237:  00:2F99                    ~             else
    1237:  00:2F99  00 00 00 00       >             db      op1,op2,op3,op4
    1237:  00:2F9D                    >             endif
    1237:  00:2F9D                    > 
    1237:  00:2F9D  FF                >             db      f
    1237:  00:2F9E                    > 
    1237:  00:2F9E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1237:  00:2F9E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1237:  00:2F9E                    ~             else
    1237:  00:2F9E  00                >             db      a
    1237:  00:2F9F                    >             endif
    1237:  00:2F9F                    > 
    1237:  00:2F9F                    >             dw      bc,de,hl,ix,iy
    1237:  00:2F9F  00 00 01 80 01 80 00 00 00 00 
    1237:  00:2FA9  00 00             >             dw      mem
    1237:  00:2FAB  00 00             >             dw      sp
    1237:  00:2FAD                    > 
    1237:  00:2FAD  (00:0183)         > .@veccount := .@veccount+1
    1237:  00:2FAD                    > 
    1238:  00:2FAD                                  crcs    allflags,0x716b49bb,all,0x212155ff,docflags,0x716b49bb,doc,0x212155ff,ccf,0x9ff1906f,mptr,0xed1d720b
    1238:  00:2FAD                    >             if      postccf
    1238:  00:2FAD                    ~             ddbe    ccf
    1238:  00:2FAD                    ~             elseif  memptr
    1238:  00:2FAD                    ~             ddbe    mptr
    1238:  00:2FAD                    ~             else
    1238:  00:2FAD                    >             if      maskflags
    1238:  00:2FAD                    >             if      onlyflags
    1238:  00:2FAD                    ~             ddbe    docflags
    1238:  00:2FAD                    ~             else
    1238:  00:2FAD                    >             ddbe    doc
    1238:  00:2FAD  21                >             db      (n>>24)&0xff
    1238:  00:2FAE  21                >             db      (n>>16)&0xff
    1238:  00:2FAF  55                >             db      (n>>8)&0xff
    1238:  00:2FB0  FF                >             db      n&0xff
    1238:  00:2FB1                    >             endif
    1238:  00:2FB1                    >             else
    1238:  00:2FB1                    ~             if      onlyflags
    1238:  00:2FB1                    ~             ddbe    allflags
    1238:  00:2FB1                    ~             else
    1238:  00:2FB1                    ~             ddbe    all
    1238:  00:2FB1                    ~             endif
    1238:  00:2FB1                    ~             endif
    1238:  00:2FB1                    >             endif
    1239:  00:2FB1                                  name    "EX DE,HL"
    1239:  00:2FB1                    >             dz      n
    1239:  00:2FB1  45 58 20 44 45 2C 48 4C 00 
    1240:  00:2FBA                      
    1241:  00:2FBA                      .ex_af_af   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1241:  00:2FBA                    >             if      maskflags
    1241:  00:2FBA                    >             db8     s,z,f5,hc,f3,pv,n,c
    1241:  00:2FBA  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1241:  00:2FBB                    >             else
    1241:  00:2FBB                    ~             db      0xff
    1241:  00:2FBB                    ~             endif
    1242:  00:2FBB                                  vec     0x08,0xf1,0xc5,0x08,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1242:  00:2FBB                    > 
    1242:  00:2FBB                    >             if      postccf
    1242:  00:2FBB                    ~ 
    1242:  00:2FBB                    ~             if      ( .@veccount % 3 ) == 0
    1242:  00:2FBB                    ~             inst    op1,op2,op3,op4,tail
    1242:  00:2FBB                    ~ .@areg      :=      0
    1242:  00:2FBB                    ~             else
    1242:  00:2FBB                    ~             db      op1,op2,op3,op4,0
    1242:  00:2FBB                    ~ .@areg      :=      .@areg | a
    1242:  00:2FBB                    ~             endif
    1242:  00:2FBB                    ~ 
    1242:  00:2FBB                    ~             else
    1242:  00:2FBB  08 F1 C5 08       >             db      op1,op2,op3,op4
    1242:  00:2FBF                    >             endif
    1242:  00:2FBF                    > 
    1242:  00:2FBF  FF                >             db      f
    1242:  00:2FC0                    > 
    1242:  00:2FC0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1242:  00:2FC0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1242:  00:2FC0                    ~             else
    1242:  00:2FC0  AA                >             db      a
    1242:  00:2FC1                    >             endif
    1242:  00:2FC1                    > 
    1242:  00:2FC1                    >             dw      bc,de,hl,ix,iy
    1242:  00:2FC1  CC BB EE DD 11 44 88 DD 77 FD 
    1242:  00:2FCB  34 12             >             dw      mem
    1242:  00:2FCD  0C 09             >             dw      sp
    1242:  00:2FCF                    > 
    1242:  00:2FCF  (00:0184)         > .@veccount := .@veccount+1
    1242:  00:2FCF                    > 
    1243:  00:2FCF                                  vec     0x00,0x00,0x30,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1243:  00:2FCF                    > 
    1243:  00:2FCF                    >             if      postccf
    1243:  00:2FCF                    ~ 
    1243:  00:2FCF                    ~             if      ( .@veccount % 3 ) == 0
    1243:  00:2FCF                    ~             inst    op1,op2,op3,op4,tail
    1243:  00:2FCF                    ~ .@areg      :=      0
    1243:  00:2FCF                    ~             else
    1243:  00:2FCF                    ~             db      op1,op2,op3,op4,0
    1243:  00:2FCF                    ~ .@areg      :=      .@areg | a
    1243:  00:2FCF                    ~             endif
    1243:  00:2FCF                    ~ 
    1243:  00:2FCF                    ~             else
    1243:  00:2FCF  00 00 30 00       >             db      op1,op2,op3,op4
    1243:  00:2FD3                    >             endif
    1243:  00:2FD3                    > 
    1243:  00:2FD3  00                >             db      f
    1243:  00:2FD4                    > 
    1243:  00:2FD4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1243:  00:2FD4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1243:  00:2FD4                    ~             else
    1243:  00:2FD4  00                >             db      a
    1243:  00:2FD5                    >             endif
    1243:  00:2FD5                    > 
    1243:  00:2FD5                    >             dw      bc,de,hl,ix,iy
    1243:  00:2FD5  00 00 00 00 00 00 00 00 00 00 
    1243:  00:2FDF  00 00             >             dw      mem
    1243:  00:2FE1  00 00             >             dw      sp
    1243:  00:2FE3                    > 
    1243:  00:2FE3  (00:0185)         > .@veccount := .@veccount+1
    1243:  00:2FE3                    > 
    1244:  00:2FE3                                  vec     0x00,0x00,0x00,0x00,mem,0x81ff,a,0x81,f,0xff,bc,0x8001,de,0x8001,hl,0x8001,ix,0x0000,iy,0x0000,sp,0x0000
    1244:  00:2FE3                    > 
    1244:  00:2FE3                    >             if      postccf
    1244:  00:2FE3                    ~ 
    1244:  00:2FE3                    ~             if      ( .@veccount % 3 ) == 0
    1244:  00:2FE3                    ~             inst    op1,op2,op3,op4,tail
    1244:  00:2FE3                    ~ .@areg      :=      0
    1244:  00:2FE3                    ~             else
    1244:  00:2FE3                    ~             db      op1,op2,op3,op4,0
    1244:  00:2FE3                    ~ .@areg      :=      .@areg | a
    1244:  00:2FE3                    ~             endif
    1244:  00:2FE3                    ~ 
    1244:  00:2FE3                    ~             else
    1244:  00:2FE3  00 00 00 00       >             db      op1,op2,op3,op4
    1244:  00:2FE7                    >             endif
    1244:  00:2FE7                    > 
    1244:  00:2FE7  FF                >             db      f
    1244:  00:2FE8                    > 
    1244:  00:2FE8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1244:  00:2FE8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1244:  00:2FE8                    ~             else
    1244:  00:2FE8  81                >             db      a
    1244:  00:2FE9                    >             endif
    1244:  00:2FE9                    > 
    1244:  00:2FE9                    >             dw      bc,de,hl,ix,iy
    1244:  00:2FE9  01 80 01 80 01 80 00 00 00 00 
    1244:  00:2FF3  FF 81             >             dw      mem
    1244:  00:2FF5  00 00             >             dw      sp
    1244:  00:2FF7                    > 
    1244:  00:2FF7  (00:0186)         > .@veccount := .@veccount+1
    1244:  00:2FF7                    > 
    1245:  00:2FF7                                  crcs    allflags,0x3b686884,all,0x7f6c68db,docflags,0x3b686884,doc,0x7f6c68db,ccf,0x4cfa32a0,mptr,0xa54c92b7
    1245:  00:2FF7                    >             if      postccf
    1245:  00:2FF7                    ~             ddbe    ccf
    1245:  00:2FF7                    ~             elseif  memptr
    1245:  00:2FF7                    ~             ddbe    mptr
    1245:  00:2FF7                    ~             else
    1245:  00:2FF7                    >             if      maskflags
    1245:  00:2FF7                    >             if      onlyflags
    1245:  00:2FF7                    ~             ddbe    docflags
    1245:  00:2FF7                    ~             else
    1245:  00:2FF7                    >             ddbe    doc
    1245:  00:2FF7  7F                >             db      (n>>24)&0xff
    1245:  00:2FF8  6C                >             db      (n>>16)&0xff
    1245:  00:2FF9  68                >             db      (n>>8)&0xff
    1245:  00:2FFA  DB                >             db      n&0xff
    1245:  00:2FFB                    >             endif
    1245:  00:2FFB                    >             else
    1245:  00:2FFB                    ~             if      onlyflags
    1245:  00:2FFB                    ~             ddbe    allflags
    1245:  00:2FFB                    ~             else
    1245:  00:2FFB                    ~             ddbe    all
    1245:  00:2FFB                    ~             endif
    1245:  00:2FFB                    ~             endif
    1245:  00:2FFB                    >             endif
    1246:  00:2FFB                                  name    "EX AF,AF'"
    1246:  00:2FFB                    >             dz      n
    1246:  00:2FFB  45 58 20 41 46 2C 41 46 27 00 
    1247:  00:3005                      
    1248:  00:3005                      .exx        flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1248:  00:3005                    >             if      maskflags
    1248:  00:3005                    >             db8     s,z,f5,hc,f3,pv,n,c
    1248:  00:3005  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1248:  00:3006                    >             else
    1248:  00:3006                    ~             db      0xff
    1248:  00:3006                    ~             endif
    1249:  00:3006                                  vec     0xd9,0xe1,0xc5,0xd9,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1249:  00:3006                    > 
    1249:  00:3006                    >             if      postccf
    1249:  00:3006                    ~ 
    1249:  00:3006                    ~             if      ( .@veccount % 3 ) == 0
    1249:  00:3006                    ~             inst    op1,op2,op3,op4,tail
    1249:  00:3006                    ~ .@areg      :=      0
    1249:  00:3006                    ~             else
    1249:  00:3006                    ~             db      op1,op2,op3,op4,0
    1249:  00:3006                    ~ .@areg      :=      .@areg | a
    1249:  00:3006                    ~             endif
    1249:  00:3006                    ~ 
    1249:  00:3006                    ~             else
    1249:  00:3006  D9 E1 C5 D9       >             db      op1,op2,op3,op4
    1249:  00:300A                    >             endif
    1249:  00:300A                    > 
    1249:  00:300A  FF                >             db      f
    1249:  00:300B                    > 
    1249:  00:300B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1249:  00:300B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1249:  00:300B                    ~             else
    1249:  00:300B  AA                >             db      a
    1249:  00:300C                    >             endif
    1249:  00:300C                    > 
    1249:  00:300C                    >             dw      bc,de,hl,ix,iy
    1249:  00:300C  CC BB EE DD 11 44 88 DD 77 FD 
    1249:  00:3016  34 12             >             dw      mem
    1249:  00:3018  0C 09             >             dw      sp
    1249:  00:301A                    > 
    1249:  00:301A  (00:0187)         > .@veccount := .@veccount+1
    1249:  00:301A                    > 
    1250:  00:301A                                  vec     0x00,0x00,0x30,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1250:  00:301A                    > 
    1250:  00:301A                    >             if      postccf
    1250:  00:301A                    ~ 
    1250:  00:301A                    ~             if      ( .@veccount % 3 ) == 0
    1250:  00:301A                    ~             inst    op1,op2,op3,op4,tail
    1250:  00:301A                    ~ .@areg      :=      0
    1250:  00:301A                    ~             else
    1250:  00:301A                    ~             db      op1,op2,op3,op4,0
    1250:  00:301A                    ~ .@areg      :=      .@areg | a
    1250:  00:301A                    ~             endif
    1250:  00:301A                    ~ 
    1250:  00:301A                    ~             else
    1250:  00:301A  00 00 30 00       >             db      op1,op2,op3,op4
    1250:  00:301E                    >             endif
    1250:  00:301E                    > 
    1250:  00:301E  00                >             db      f
    1250:  00:301F                    > 
    1250:  00:301F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1250:  00:301F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1250:  00:301F                    ~             else
    1250:  00:301F  00                >             db      a
    1250:  00:3020                    >             endif
    1250:  00:3020                    > 
    1250:  00:3020                    >             dw      bc,de,hl,ix,iy
    1250:  00:3020  00 00 00 00 00 00 00 00 00 00 
    1250:  00:302A  00 00             >             dw      mem
    1250:  00:302C  00 00             >             dw      sp
    1250:  00:302E                    > 
    1250:  00:302E  (00:0188)         > .@veccount := .@veccount+1
    1250:  00:302E                    > 
    1251:  00:302E                                  vec     0x00,0x00,0x00,0x00,mem,0x8001,a,0x81,f,0xff,bc,0x8001,de,0x8001,hl,0x8001,ix,0x0000,iy,0x0000,sp,0x0000
    1251:  00:302E                    > 
    1251:  00:302E                    >             if      postccf
    1251:  00:302E                    ~ 
    1251:  00:302E                    ~             if      ( .@veccount % 3 ) == 0
    1251:  00:302E                    ~             inst    op1,op2,op3,op4,tail
    1251:  00:302E                    ~ .@areg      :=      0
    1251:  00:302E                    ~             else
    1251:  00:302E                    ~             db      op1,op2,op3,op4,0
    1251:  00:302E                    ~ .@areg      :=      .@areg | a
    1251:  00:302E                    ~             endif
    1251:  00:302E                    ~ 
    1251:  00:302E                    ~             else
    1251:  00:302E  00 00 00 00       >             db      op1,op2,op3,op4
    1251:  00:3032                    >             endif
    1251:  00:3032                    > 
    1251:  00:3032  FF                >             db      f
    1251:  00:3033                    > 
    1251:  00:3033                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1251:  00:3033                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1251:  00:3033                    ~             else
    1251:  00:3033  81                >             db      a
    1251:  00:3034                    >             endif
    1251:  00:3034                    > 
    1251:  00:3034                    >             dw      bc,de,hl,ix,iy
    1251:  00:3034  01 80 01 80 01 80 00 00 00 00 
    1251:  00:303E  01 80             >             dw      mem
    1251:  00:3040  00 00             >             dw      sp
    1251:  00:3042                    > 
    1251:  00:3042  (00:0189)         > .@veccount := .@veccount+1
    1251:  00:3042                    > 
    1252:  00:3042                                  crcs    allflags,0xea52817e,all,0xcf11ce0b,docflags,0xea52817e,doc,0xcf11ce0b,ccf,0xb0d477cd,mptr,0x7ffd5c45
    1252:  00:3042                    >             if      postccf
    1252:  00:3042                    ~             ddbe    ccf
    1252:  00:3042                    ~             elseif  memptr
    1252:  00:3042                    ~             ddbe    mptr
    1252:  00:3042                    ~             else
    1252:  00:3042                    >             if      maskflags
    1252:  00:3042                    >             if      onlyflags
    1252:  00:3042                    ~             ddbe    docflags
    1252:  00:3042                    ~             else
    1252:  00:3042                    >             ddbe    doc
    1252:  00:3042  CF                >             db      (n>>24)&0xff
    1252:  00:3043  11                >             db      (n>>16)&0xff
    1252:  00:3044  CE                >             db      (n>>8)&0xff
    1252:  00:3045  0B                >             db      n&0xff
    1252:  00:3046                    >             endif
    1252:  00:3046                    >             else
    1252:  00:3046                    ~             if      onlyflags
    1252:  00:3046                    ~             ddbe    allflags
    1252:  00:3046                    ~             else
    1252:  00:3046                    ~             ddbe    all
    1252:  00:3046                    ~             endif
    1252:  00:3046                    ~             endif
    1252:  00:3046                    >             endif
    1253:  00:3046                                  name    "EXX"
    1253:  00:3046  45 58 58 00       >             dz      n
    1254:  00:304A                      
    1255:  00:304A                      .ex_sp_hl   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1255:  00:304A                    >             if      maskflags
    1255:  00:304A                    >             db8     s,z,f5,hc,f3,pv,n,c
    1255:  00:304A  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1255:  00:304B                    >             else
    1255:  00:304B                    ~             db      0xff
    1255:  00:304B                    ~             endif
    1256:  00:304B                                  vec     0xe3,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1256:  00:304B                    > 
    1256:  00:304B                    >             if      postccf
    1256:  00:304B                    ~ 
    1256:  00:304B                    ~             if      ( .@veccount % 3 ) == 0
    1256:  00:304B                    ~             inst    op1,op2,op3,op4,tail
    1256:  00:304B                    ~ .@areg      :=      0
    1256:  00:304B                    ~             else
    1256:  00:304B                    ~             db      op1,op2,op3,op4,0
    1256:  00:304B                    ~ .@areg      :=      .@areg | a
    1256:  00:304B                    ~             endif
    1256:  00:304B                    ~ 
    1256:  00:304B                    ~             else
    1256:  00:304B  E3 00 00 00       >             db      op1,op2,op3,op4
    1256:  00:304F                    >             endif
    1256:  00:304F                    > 
    1256:  00:304F  FF                >             db      f
    1256:  00:3050                    > 
    1256:  00:3050                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1256:  00:3050                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1256:  00:3050                    ~             else
    1256:  00:3050  AA                >             db      a
    1256:  00:3051                    >             endif
    1256:  00:3051                    > 
    1256:  00:3051                    >             dw      bc,de,hl,ix,iy
    1256:  00:3051  CC BB EE DD 11 44 88 DD 77 FD 
    1256:  00:305B  34 12             >             dw      mem
    1256:  00:305D  0C 09             >             dw      sp
    1256:  00:305F                    > 
    1256:  00:305F  (00:018A)         > .@veccount := .@veccount+1
    1256:  00:305F                    > 
    1257:  00:305F                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1257:  00:305F                    > 
    1257:  00:305F                    >             if      postccf
    1257:  00:305F                    ~ 
    1257:  00:305F                    ~             if      ( .@veccount % 3 ) == 0
    1257:  00:305F                    ~             inst    op1,op2,op3,op4,tail
    1257:  00:305F                    ~ .@areg      :=      0
    1257:  00:305F                    ~             else
    1257:  00:305F                    ~             db      op1,op2,op3,op4,0
    1257:  00:305F                    ~ .@areg      :=      .@areg | a
    1257:  00:305F                    ~             endif
    1257:  00:305F                    ~ 
    1257:  00:305F                    ~             else
    1257:  00:305F  00 00 00 00       >             db      op1,op2,op3,op4
    1257:  00:3063                    >             endif
    1257:  00:3063                    > 
    1257:  00:3063  00                >             db      f
    1257:  00:3064                    > 
    1257:  00:3064                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1257:  00:3064                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1257:  00:3064                    ~             else
    1257:  00:3064  00                >             db      a
    1257:  00:3065                    >             endif
    1257:  00:3065                    > 
    1257:  00:3065                    >             dw      bc,de,hl,ix,iy
    1257:  00:3065  00 00 00 00 00 00 00 00 00 00 
    1257:  00:306F  00 00             >             dw      mem
    1257:  00:3071  00 00             >             dw      sp
    1257:  00:3073                    > 
    1257:  00:3073  (00:018B)         > .@veccount := .@veccount+1
    1257:  00:3073                    > 
    1258:  00:3073                                  vec     0x00,0x00,0x00,0x00,mem,0x8001,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x8001,ix,0x0000,iy,0x0000,sp,0x0000
    1258:  00:3073                    > 
    1258:  00:3073                    >             if      postccf
    1258:  00:3073                    ~ 
    1258:  00:3073                    ~             if      ( .@veccount % 3 ) == 0
    1258:  00:3073                    ~             inst    op1,op2,op3,op4,tail
    1258:  00:3073                    ~ .@areg      :=      0
    1258:  00:3073                    ~             else
    1258:  00:3073                    ~             db      op1,op2,op3,op4,0
    1258:  00:3073                    ~ .@areg      :=      .@areg | a
    1258:  00:3073                    ~             endif
    1258:  00:3073                    ~ 
    1258:  00:3073                    ~             else
    1258:  00:3073  00 00 00 00       >             db      op1,op2,op3,op4
    1258:  00:3077                    >             endif
    1258:  00:3077                    > 
    1258:  00:3077  FF                >             db      f
    1258:  00:3078                    > 
    1258:  00:3078                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1258:  00:3078                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1258:  00:3078                    ~             else
    1258:  00:3078  00                >             db      a
    1258:  00:3079                    >             endif
    1258:  00:3079                    > 
    1258:  00:3079                    >             dw      bc,de,hl,ix,iy
    1258:  00:3079  00 00 00 00 01 80 00 00 00 00 
    1258:  00:3083  01 80             >             dw      mem
    1258:  00:3085  00 00             >             dw      sp
    1258:  00:3087                    > 
    1258:  00:3087  (00:018C)         > .@veccount := .@veccount+1
    1258:  00:3087                    > 
    1259:  00:3087                                  crcs    allflags,0x716b49bb,all,0x424b5572,docflags,0x716b49bb,doc,0x424b5572,ccf,0x9ff1906f,mptr,0x92523322
    1259:  00:3087                    >             if      postccf
    1259:  00:3087                    ~             ddbe    ccf
    1259:  00:3087                    ~             elseif  memptr
    1259:  00:3087                    ~             ddbe    mptr
    1259:  00:3087                    ~             else
    1259:  00:3087                    >             if      maskflags
    1259:  00:3087                    >             if      onlyflags
    1259:  00:3087                    ~             ddbe    docflags
    1259:  00:3087                    ~             else
    1259:  00:3087                    >             ddbe    doc
    1259:  00:3087  42                >             db      (n>>24)&0xff
    1259:  00:3088  4B                >             db      (n>>16)&0xff
    1259:  00:3089  55                >             db      (n>>8)&0xff
    1259:  00:308A  72                >             db      n&0xff
    1259:  00:308B                    >             endif
    1259:  00:308B                    >             else
    1259:  00:308B                    ~             if      onlyflags
    1259:  00:308B                    ~             ddbe    allflags
    1259:  00:308B                    ~             else
    1259:  00:308B                    ~             ddbe    all
    1259:  00:308B                    ~             endif
    1259:  00:308B                    ~             endif
    1259:  00:308B                    >             endif
    1260:  00:308B                                  name    "EX (SP),HL"
    1260:  00:308B                    >             dz      n
    1260:  00:308B  45 58 20 28 53 50 29 2C 48 4C 00 
    1261:  00:3096                      
    1262:  00:3096                      .ex_sp_xy   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1262:  00:3096                    >             if      maskflags
    1262:  00:3096                    >             db8     s,z,f5,hc,f3,pv,n,c
    1262:  00:3096  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1262:  00:3097                    >             else
    1262:  00:3097                    ~             db      0xff
    1262:  00:3097                    ~             endif
    1263:  00:3097                                  vec     0xdd,0xe3,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,mem
    1263:  00:3097                    > 
    1263:  00:3097                    >             if      postccf
    1263:  00:3097                    ~ 
    1263:  00:3097                    ~             if      ( .@veccount % 3 ) == 0
    1263:  00:3097                    ~             inst    op1,op2,op3,op4,tail
    1263:  00:3097                    ~ .@areg      :=      0
    1263:  00:3097                    ~             else
    1263:  00:3097                    ~             db      op1,op2,op3,op4,0
    1263:  00:3097                    ~ .@areg      :=      .@areg | a
    1263:  00:3097                    ~             endif
    1263:  00:3097                    ~ 
    1263:  00:3097                    ~             else
    1263:  00:3097  DD E3 00 00       >             db      op1,op2,op3,op4
    1263:  00:309B                    >             endif
    1263:  00:309B                    > 
    1263:  00:309B  FF                >             db      f
    1263:  00:309C                    > 
    1263:  00:309C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1263:  00:309C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1263:  00:309C                    ~             else
    1263:  00:309C  AA                >             db      a
    1263:  00:309D                    >             endif
    1263:  00:309D                    > 
    1263:  00:309D                    >             dw      bc,de,hl,ix,iy
    1263:  00:309D  CC BB EE DD 11 44 88 DD 77 FD 
    1263:  00:30A7  34 12             >             dw      mem
    1263:  00:30A9  0C 09             >             dw      sp
    1263:  00:30AB                    > 
    1263:  00:30AB  (00:018D)         > .@veccount := .@veccount+1
    1263:  00:30AB                    > 
    1264:  00:30AB                                  vec     0x20,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1264:  00:30AB                    > 
    1264:  00:30AB                    >             if      postccf
    1264:  00:30AB                    ~ 
    1264:  00:30AB                    ~             if      ( .@veccount % 3 ) == 0
    1264:  00:30AB                    ~             inst    op1,op2,op3,op4,tail
    1264:  00:30AB                    ~ .@areg      :=      0
    1264:  00:30AB                    ~             else
    1264:  00:30AB                    ~             db      op1,op2,op3,op4,0
    1264:  00:30AB                    ~ .@areg      :=      .@areg | a
    1264:  00:30AB                    ~             endif
    1264:  00:30AB                    ~ 
    1264:  00:30AB                    ~             else
    1264:  00:30AB  20 00 00 00       >             db      op1,op2,op3,op4
    1264:  00:30AF                    >             endif
    1264:  00:30AF                    > 
    1264:  00:30AF  00                >             db      f
    1264:  00:30B0                    > 
    1264:  00:30B0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1264:  00:30B0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1264:  00:30B0                    ~             else
    1264:  00:30B0  00                >             db      a
    1264:  00:30B1                    >             endif
    1264:  00:30B1                    > 
    1264:  00:30B1                    >             dw      bc,de,hl,ix,iy
    1264:  00:30B1  00 00 00 00 00 00 00 00 00 00 
    1264:  00:30BB  00 00             >             dw      mem
    1264:  00:30BD  00 00             >             dw      sp
    1264:  00:30BF                    > 
    1264:  00:30BF  (00:018E)         > .@veccount := .@veccount+1
    1264:  00:30BF                    > 
    1265:  00:30BF                                  vec     0x00,0x00,0x00,0x00,mem,0x8001,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x8001,iy,0x8001,sp,0x0000
    1265:  00:30BF                    > 
    1265:  00:30BF                    >             if      postccf
    1265:  00:30BF                    ~ 
    1265:  00:30BF                    ~             if      ( .@veccount % 3 ) == 0
    1265:  00:30BF                    ~             inst    op1,op2,op3,op4,tail
    1265:  00:30BF                    ~ .@areg      :=      0
    1265:  00:30BF                    ~             else
    1265:  00:30BF                    ~             db      op1,op2,op3,op4,0
    1265:  00:30BF                    ~ .@areg      :=      .@areg | a
    1265:  00:30BF                    ~             endif
    1265:  00:30BF                    ~ 
    1265:  00:30BF                    ~             else
    1265:  00:30BF  00 00 00 00       >             db      op1,op2,op3,op4
    1265:  00:30C3                    >             endif
    1265:  00:30C3                    > 
    1265:  00:30C3  FF                >             db      f
    1265:  00:30C4                    > 
    1265:  00:30C4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1265:  00:30C4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1265:  00:30C4                    ~             else
    1265:  00:30C4  00                >             db      a
    1265:  00:30C5                    >             endif
    1265:  00:30C5                    > 
    1265:  00:30C5                    >             dw      bc,de,hl,ix,iy
    1265:  00:30C5  00 00 00 00 00 00 01 80 01 80 
    1265:  00:30CF  01 80             >             dw      mem
    1265:  00:30D1  00 00             >             dw      sp
    1265:  00:30D3                    > 
    1265:  00:30D3  (00:018F)         > .@veccount := .@veccount+1
    1265:  00:30D3                    > 
    1266:  00:30D3                                  crcs    allflags,0x0508a431,all,0x4f6123b9,docflags,0x0508a431,doc,0x4f6123b9,ccf,0x1eb64f30,mptr,0x91d12f85
    1266:  00:30D3                    >             if      postccf
    1266:  00:30D3                    ~             ddbe    ccf
    1266:  00:30D3                    ~             elseif  memptr
    1266:  00:30D3                    ~             ddbe    mptr
    1266:  00:30D3                    ~             else
    1266:  00:30D3                    >             if      maskflags
    1266:  00:30D3                    >             if      onlyflags
    1266:  00:30D3                    ~             ddbe    docflags
    1266:  00:30D3                    ~             else
    1266:  00:30D3                    >             ddbe    doc
    1266:  00:30D3  4F                >             db      (n>>24)&0xff
    1266:  00:30D4  61                >             db      (n>>16)&0xff
    1266:  00:30D5  23                >             db      (n>>8)&0xff
    1266:  00:30D6  B9                >             db      n&0xff
    1266:  00:30D7                    >             endif
    1266:  00:30D7                    >             else
    1266:  00:30D7                    ~             if      onlyflags
    1266:  00:30D7                    ~             ddbe    allflags
    1266:  00:30D7                    ~             else
    1266:  00:30D7                    ~             ddbe    all
    1266:  00:30D7                    ~             endif
    1266:  00:30D7                    ~             endif
    1266:  00:30D7                    >             endif
    1267:  00:30D7                                  name    "EX (SP),XY"
    1267:  00:30D7                    >             dz      n
    1267:  00:30D7  45 58 20 28 53 50 29 2C 58 59 00 
    1268:  00:30E2                      
    1269:  00:30E2                                  ; 8 bit transfer.
    1270:  00:30E2                      
    1271:  00:30E2                      .ld_r_r     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1271:  00:30E2                    >             if      maskflags
    1271:  00:30E2                    >             db8     s,z,f5,hc,f3,pv,n,c
    1271:  00:30E2  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1271:  00:30E3                    >             else
    1271:  00:30E3                    ~             db      0xff
    1271:  00:30E3                    ~             endif
    1272:  00:30E3                                  vec     0x40,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1272:  00:30E3                    > 
    1272:  00:30E3                    >             if      postccf
    1272:  00:30E3                    ~ 
    1272:  00:30E3                    ~             if      ( .@veccount % 3 ) == 0
    1272:  00:30E3                    ~             inst    op1,op2,op3,op4,tail
    1272:  00:30E3                    ~ .@areg      :=      0
    1272:  00:30E3                    ~             else
    1272:  00:30E3                    ~             db      op1,op2,op3,op4,0
    1272:  00:30E3                    ~ .@areg      :=      .@areg | a
    1272:  00:30E3                    ~             endif
    1272:  00:30E3                    ~ 
    1272:  00:30E3                    ~             else
    1272:  00:30E3  40 00 00 00       >             db      op1,op2,op3,op4
    1272:  00:30E7                    >             endif
    1272:  00:30E7                    > 
    1272:  00:30E7  FF                >             db      f
    1272:  00:30E8                    > 
    1272:  00:30E8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1272:  00:30E8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1272:  00:30E8                    ~             else
    1272:  00:30E8  AA                >             db      a
    1272:  00:30E9                    >             endif
    1272:  00:30E9                    > 
    1272:  00:30E9                    >             dw      bc,de,hl,ix,iy
    1272:  00:30E9  CC BB EE DD 0C 09 88 DD 77 FD 
    1272:  00:30F3  34 12             >             dw      mem
    1272:  00:30F5  00 C0             >             dw      sp
    1272:  00:30F7                    > 
    1272:  00:30F7  (00:0190)         > .@veccount := .@veccount+1
    1272:  00:30F7                    > 
    1273:  00:30F7                                  vec     0x3f,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1273:  00:30F7                    > 
    1273:  00:30F7                    >             if      postccf
    1273:  00:30F7                    ~ 
    1273:  00:30F7                    ~             if      ( .@veccount % 3 ) == 0
    1273:  00:30F7                    ~             inst    op1,op2,op3,op4,tail
    1273:  00:30F7                    ~ .@areg      :=      0
    1273:  00:30F7                    ~             else
    1273:  00:30F7                    ~             db      op1,op2,op3,op4,0
    1273:  00:30F7                    ~ .@areg      :=      .@areg | a
    1273:  00:30F7                    ~             endif
    1273:  00:30F7                    ~ 
    1273:  00:30F7                    ~             else
    1273:  00:30F7  3F 00 00 00       >             db      op1,op2,op3,op4
    1273:  00:30FB                    >             endif
    1273:  00:30FB                    > 
    1273:  00:30FB  00                >             db      f
    1273:  00:30FC                    > 
    1273:  00:30FC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1273:  00:30FC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1273:  00:30FC                    ~             else
    1273:  00:30FC  00                >             db      a
    1273:  00:30FD                    >             endif
    1273:  00:30FD                    > 
    1273:  00:30FD                    >             dw      bc,de,hl,ix,iy
    1273:  00:30FD  00 00 00 00 00 00 00 00 00 00 
    1273:  00:3107  00 00             >             dw      mem
    1273:  00:3109  00 00             >             dw      sp
    1273:  00:310B                    > 
    1273:  00:310B  (00:0191)         > .@veccount := .@veccount+1
    1273:  00:310B                    > 
    1274:  00:310B                                  vec     0x00,0x00,0x00,0x00,mem,0x8001,a,0x01,f,0xff,bc,0x8001,de,0x8001,hl,0x0001,ix,0x0000,iy,0x0000,sp,0x0000
    1274:  00:310B                    > 
    1274:  00:310B                    >             if      postccf
    1274:  00:310B                    ~ 
    1274:  00:310B                    ~             if      ( .@veccount % 3 ) == 0
    1274:  00:310B                    ~             inst    op1,op2,op3,op4,tail
    1274:  00:310B                    ~ .@areg      :=      0
    1274:  00:310B                    ~             else
    1274:  00:310B                    ~             db      op1,op2,op3,op4,0
    1274:  00:310B                    ~ .@areg      :=      .@areg | a
    1274:  00:310B                    ~             endif
    1274:  00:310B                    ~ 
    1274:  00:310B                    ~             else
    1274:  00:310B  00 00 00 00       >             db      op1,op2,op3,op4
    1274:  00:310F                    >             endif
    1274:  00:310F                    > 
    1274:  00:310F  FF                >             db      f
    1274:  00:3110                    > 
    1274:  00:3110                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1274:  00:3110                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1274:  00:3110                    ~             else
    1274:  00:3110  01                >             db      a
    1274:  00:3111                    >             endif
    1274:  00:3111                    > 
    1274:  00:3111                    >             dw      bc,de,hl,ix,iy
    1274:  00:3111  01 80 01 80 01 00 00 00 00 00 
    1274:  00:311B  01 80             >             dw      mem
    1274:  00:311D  00 00             >             dw      sp
    1274:  00:311F                    > 
    1274:  00:311F  (00:0192)         > .@veccount := .@veccount+1
    1274:  00:311F                    > 
    1275:  00:311F                                  crcs    allflags,0x8cc99857,all,0x489568ef,docflags,0x8cc99857,doc,0x489568ef,ccf,0xbc21eb04,mptr,0x8e23d08e
    1275:  00:311F                    >             if      postccf
    1275:  00:311F                    ~             ddbe    ccf
    1275:  00:311F                    ~             elseif  memptr
    1275:  00:311F                    ~             ddbe    mptr
    1275:  00:311F                    ~             else
    1275:  00:311F                    >             if      maskflags
    1275:  00:311F                    >             if      onlyflags
    1275:  00:311F                    ~             ddbe    docflags
    1275:  00:311F                    ~             else
    1275:  00:311F                    >             ddbe    doc
    1275:  00:311F  48                >             db      (n>>24)&0xff
    1275:  00:3120  95                >             db      (n>>16)&0xff
    1275:  00:3121  68                >             db      (n>>8)&0xff
    1275:  00:3122  EF                >             db      n&0xff
    1275:  00:3123                    >             endif
    1275:  00:3123                    >             else
    1275:  00:3123                    ~             if      onlyflags
    1275:  00:3123                    ~             ddbe    allflags
    1275:  00:3123                    ~             else
    1275:  00:3123                    ~             ddbe    all
    1275:  00:3123                    ~             endif
    1275:  00:3123                    ~             endif
    1275:  00:3123                    >             endif
    1276:  00:3123                                  name    "LD [R,(HL)],[R,(HL)]"
    1276:  00:3123                    >             dz      n
    1276:  00:3123  4C 44 20 5B 52 2C 28 48 4C 29 5D 2C 5B 52 2C 28 
    1276:  00:3133  48 4C 29 5D 00 
    1277:  00:3138                      
    1278:  00:3138                      .ld_x_x     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1278:  00:3138                    >             if      maskflags
    1278:  00:3138                    >             db8     s,z,f5,hc,f3,pv,n,c
    1278:  00:3138  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1278:  00:3139                    >             else
    1278:  00:3139                    ~             db      0xff
    1278:  00:3139                    ~             endif
    1279:  00:3139                                  vec     0xdd,0x40,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem-tail,iy,mem-tail,sp,0xc000
    1279:  00:3139                    > 
    1279:  00:3139                    >             if      postccf
    1279:  00:3139                    ~ 
    1279:  00:3139                    ~             if      ( .@veccount % 3 ) == 0
    1279:  00:3139                    ~             inst    op1,op2,op3,op4,tail
    1279:  00:3139                    ~ .@areg      :=      0
    1279:  00:3139                    ~             else
    1279:  00:3139                    ~             db      op1,op2,op3,op4,0
    1279:  00:3139                    ~ .@areg      :=      .@areg | a
    1279:  00:3139                    ~             endif
    1279:  00:3139                    ~ 
    1279:  00:3139                    ~             else
    1279:  00:3139  DD 40 00 00       >             db      op1,op2,op3,op4
    1279:  00:313D                    >             endif
    1279:  00:313D                    > 
    1279:  00:313D  FF                >             db      f
    1279:  00:313E                    > 
    1279:  00:313E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1279:  00:313E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1279:  00:313E                    ~             else
    1279:  00:313E  AA                >             db      a
    1279:  00:313F                    >             endif
    1279:  00:313F                    > 
    1279:  00:313F                    >             dw      bc,de,hl,ix,iy
    1279:  00:313F  CC BB EE DD 11 44 0C 09 0C 09 
    1279:  00:3149  34 12             >             dw      mem
    1279:  00:314B  00 C0             >             dw      sp
    1279:  00:314D                    > 
    1279:  00:314D  (00:0193)         > .@veccount := .@veccount+1
    1279:  00:314D                    > 
    1280:  00:314D                                  vec     0x20,0x3f,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1280:  00:314D                    > 
    1280:  00:314D                    >             if      postccf
    1280:  00:314D                    ~ 
    1280:  00:314D                    ~             if      ( .@veccount % 3 ) == 0
    1280:  00:314D                    ~             inst    op1,op2,op3,op4,tail
    1280:  00:314D                    ~ .@areg      :=      0
    1280:  00:314D                    ~             else
    1280:  00:314D                    ~             db      op1,op2,op3,op4,0
    1280:  00:314D                    ~ .@areg      :=      .@areg | a
    1280:  00:314D                    ~             endif
    1280:  00:314D                    ~ 
    1280:  00:314D                    ~             else
    1280:  00:314D  20 3F 00 00       >             db      op1,op2,op3,op4
    1280:  00:3151                    >             endif
    1280:  00:3151                    > 
    1280:  00:3151  00                >             db      f
    1280:  00:3152                    > 
    1280:  00:3152                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1280:  00:3152                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1280:  00:3152                    ~             else
    1280:  00:3152  00                >             db      a
    1280:  00:3153                    >             endif
    1280:  00:3153                    > 
    1280:  00:3153                    >             dw      bc,de,hl,ix,iy
    1280:  00:3153  00 00 00 00 00 00 00 00 00 00 
    1280:  00:315D  00 00             >             dw      mem
    1280:  00:315F  00 00             >             dw      sp
    1280:  00:3161                    > 
    1280:  00:3161  (00:0194)         > .@veccount := .@veccount+1
    1280:  00:3161                    > 
    1281:  00:3161                                  vec     0x00,0x00,0x00,0x00,mem,0x8001,a,0x01,f,0xff,bc,0x8001,de,0x8001,hl,0x8001,ix,0x0001,iy,0x0001,sp,0x0000
    1281:  00:3161                    > 
    1281:  00:3161                    >             if      postccf
    1281:  00:3161                    ~ 
    1281:  00:3161                    ~             if      ( .@veccount % 3 ) == 0
    1281:  00:3161                    ~             inst    op1,op2,op3,op4,tail
    1281:  00:3161                    ~ .@areg      :=      0
    1281:  00:3161                    ~             else
    1281:  00:3161                    ~             db      op1,op2,op3,op4,0
    1281:  00:3161                    ~ .@areg      :=      .@areg | a
    1281:  00:3161                    ~             endif
    1281:  00:3161                    ~ 
    1281:  00:3161                    ~             else
    1281:  00:3161  00 00 00 00       >             db      op1,op2,op3,op4
    1281:  00:3165                    >             endif
    1281:  00:3165                    > 
    1281:  00:3165  FF                >             db      f
    1281:  00:3166                    > 
    1281:  00:3166                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1281:  00:3166                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1281:  00:3166                    ~             else
    1281:  00:3166  01                >             db      a
    1281:  00:3167                    >             endif
    1281:  00:3167                    > 
    1281:  00:3167                    >             dw      bc,de,hl,ix,iy
    1281:  00:3167  01 80 01 80 01 80 01 00 01 00 
    1281:  00:3171  01 80             >             dw      mem
    1281:  00:3173  00 00             >             dw      sp
    1281:  00:3175                    > 
    1281:  00:3175  (00:0195)         > .@veccount := .@veccount+1
    1281:  00:3175                    > 
    1282:  00:3175                                  crcs    allflags,0x02d51675,all,0xf9a80f96,docflags,0x02d51675,doc,0xf9a80f96,ccf,0x889a70f6,mptr,0x8bd555d3
    1282:  00:3175                    >             if      postccf
    1282:  00:3175                    ~             ddbe    ccf
    1282:  00:3175                    ~             elseif  memptr
    1282:  00:3175                    ~             ddbe    mptr
    1282:  00:3175                    ~             else
    1282:  00:3175                    >             if      maskflags
    1282:  00:3175                    >             if      onlyflags
    1282:  00:3175                    ~             ddbe    docflags
    1282:  00:3175                    ~             else
    1282:  00:3175                    >             ddbe    doc
    1282:  00:3175  F9                >             db      (n>>24)&0xff
    1282:  00:3176  A8                >             db      (n>>16)&0xff
    1282:  00:3177  0F                >             db      (n>>8)&0xff
    1282:  00:3178  96                >             db      n&0xff
    1282:  00:3179                    >             endif
    1282:  00:3179                    >             else
    1282:  00:3179                    ~             if      onlyflags
    1282:  00:3179                    ~             ddbe    allflags
    1282:  00:3179                    ~             else
    1282:  00:3179                    ~             ddbe    all
    1282:  00:3179                    ~             endif
    1282:  00:3179                    ~             endif
    1282:  00:3179                    >             endif
    1283:  00:3179                                  name    "LD [X,(XY)],[X,(XY)]"
    1283:  00:3179                    >             dz      n
    1283:  00:3179  4C 44 20 5B 58 2C 28 58 59 29 5D 2C 5B 58 2C 28 
    1283:  00:3189  58 59 29 5D 00 
    1284:  00:318E                      
    1285:  00:318E                      .ld_r_xyd   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1285:  00:318E                    >             if      maskflags
    1285:  00:318E                    >             db8     s,z,f5,hc,f3,pv,n,c
    1285:  00:318E  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1285:  00:318F                    >             else
    1285:  00:318F                    ~             db      0xff
    1285:  00:318F                    ~             endif
    1286:  00:318F                                  vec     0xdd,0x46,-128,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem+128,iy,mem+128,sp,0xc000
    1286:  00:318F                    > 
    1286:  00:318F                    >             if      postccf
    1286:  00:318F                    ~ 
    1286:  00:318F                    ~             if      ( .@veccount % 3 ) == 0
    1286:  00:318F                    ~             inst    op1,op2,op3,op4,tail
    1286:  00:318F                    ~ .@areg      :=      0
    1286:  00:318F                    ~             else
    1286:  00:318F                    ~             db      op1,op2,op3,op4,0
    1286:  00:318F                    ~ .@areg      :=      .@areg | a
    1286:  00:318F                    ~             endif
    1286:  00:318F                    ~ 
    1286:  00:318F                    ~             else
    1286:  00:318F  DD 46 80 00       >             db      op1,op2,op3,op4
    1286:  00:3193                    >             endif
    1286:  00:3193                    > 
    1286:  00:3193  FF                >             db      f
    1286:  00:3194                    > 
    1286:  00:3194                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1286:  00:3194                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1286:  00:3194                    ~             else
    1286:  00:3194  AA                >             db      a
    1286:  00:3195                    >             endif
    1286:  00:3195                    > 
    1286:  00:3195                    >             dw      bc,de,hl,ix,iy
    1286:  00:3195  CC BB EE DD 11 44 8C 09 8C 09 
    1286:  00:319F  34 12             >             dw      mem
    1286:  00:31A1  00 C0             >             dw      sp
    1286:  00:31A3                    > 
    1286:  00:31A3  (00:0196)         > .@veccount := .@veccount+1
    1286:  00:31A3                    > 
    1287:  00:31A3                                  vec     0x20,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1287:  00:31A3                    > 
    1287:  00:31A3                    >             if      postccf
    1287:  00:31A3                    ~ 
    1287:  00:31A3                    ~             if      ( .@veccount % 3 ) == 0
    1287:  00:31A3                    ~             inst    op1,op2,op3,op4,tail
    1287:  00:31A3                    ~ .@areg      :=      0
    1287:  00:31A3                    ~             else
    1287:  00:31A3                    ~             db      op1,op2,op3,op4,0
    1287:  00:31A3                    ~ .@areg      :=      .@areg | a
    1287:  00:31A3                    ~             endif
    1287:  00:31A3                    ~ 
    1287:  00:31A3                    ~             else
    1287:  00:31A3  20 38 00 00       >             db      op1,op2,op3,op4
    1287:  00:31A7                    >             endif
    1287:  00:31A7                    > 
    1287:  00:31A7  00                >             db      f
    1287:  00:31A8                    > 
    1287:  00:31A8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1287:  00:31A8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1287:  00:31A8                    ~             else
    1287:  00:31A8  00                >             db      a
    1287:  00:31A9                    >             endif
    1287:  00:31A9                    > 
    1287:  00:31A9                    >             dw      bc,de,hl,ix,iy
    1287:  00:31A9  00 00 00 00 00 00 00 00 00 00 
    1287:  00:31B3  00 00             >             dw      mem
    1287:  00:31B5  00 00             >             dw      sp
    1287:  00:31B7                    > 
    1287:  00:31B7  (00:0197)         > .@veccount := .@veccount+1
    1287:  00:31B7                    > 
    1288:  00:31B7                                  vec     0x00,0x00,0x01,0x00,mem,0x8001,a,0x01,f,0xff,bc,0x8001,de,0x8001,hl,0x8001,ix,0x0001,iy,0x0001,sp,0x0000
    1288:  00:31B7                    > 
    1288:  00:31B7                    >             if      postccf
    1288:  00:31B7                    ~ 
    1288:  00:31B7                    ~             if      ( .@veccount % 3 ) == 0
    1288:  00:31B7                    ~             inst    op1,op2,op3,op4,tail
    1288:  00:31B7                    ~ .@areg      :=      0
    1288:  00:31B7                    ~             else
    1288:  00:31B7                    ~             db      op1,op2,op3,op4,0
    1288:  00:31B7                    ~ .@areg      :=      .@areg | a
    1288:  00:31B7                    ~             endif
    1288:  00:31B7                    ~ 
    1288:  00:31B7                    ~             else
    1288:  00:31B7  00 00 01 00       >             db      op1,op2,op3,op4
    1288:  00:31BB                    >             endif
    1288:  00:31BB                    > 
    1288:  00:31BB  FF                >             db      f
    1288:  00:31BC                    > 
    1288:  00:31BC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1288:  00:31BC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1288:  00:31BC                    ~             else
    1288:  00:31BC  01                >             db      a
    1288:  00:31BD                    >             endif
    1288:  00:31BD                    > 
    1288:  00:31BD                    >             dw      bc,de,hl,ix,iy
    1288:  00:31BD  01 80 01 80 01 80 01 00 01 00 
    1288:  00:31C7  01 80             >             dw      mem
    1288:  00:31C9  00 00             >             dw      sp
    1288:  00:31CB                    > 
    1288:  00:31CB  (00:0198)         > .@veccount := .@veccount+1
    1288:  00:31CB                    > 
    1289:  00:31CB                                  crcs    allflags,0x322904d3,all,0xc4c0b4fe,docflags,0x322904d3,doc,0xc4c0b4fe,ccf,0xa29318c8,mptr,0xde3b0199
    1289:  00:31CB                    >             if      postccf
    1289:  00:31CB                    ~             ddbe    ccf
    1289:  00:31CB                    ~             elseif  memptr
    1289:  00:31CB                    ~             ddbe    mptr
    1289:  00:31CB                    ~             else
    1289:  00:31CB                    >             if      maskflags
    1289:  00:31CB                    >             if      onlyflags
    1289:  00:31CB                    ~             ddbe    docflags
    1289:  00:31CB                    ~             else
    1289:  00:31CB                    >             ddbe    doc
    1289:  00:31CB  C4                >             db      (n>>24)&0xff
    1289:  00:31CC  C0                >             db      (n>>16)&0xff
    1289:  00:31CD  B4                >             db      (n>>8)&0xff
    1289:  00:31CE  FE                >             db      n&0xff
    1289:  00:31CF                    >             endif
    1289:  00:31CF                    >             else
    1289:  00:31CF                    ~             if      onlyflags
    1289:  00:31CF                    ~             ddbe    allflags
    1289:  00:31CF                    ~             else
    1289:  00:31CF                    ~             ddbe    all
    1289:  00:31CF                    ~             endif
    1289:  00:31CF                    ~             endif
    1289:  00:31CF                    >             endif
    1290:  00:31CF                                  name    "LD R,(XY)"
    1290:  00:31CF                    >             dz      n
    1290:  00:31CF  4C 44 20 52 2C 28 58 59 29 00 
    1291:  00:31D9                      
    1292:  00:31D9                      .ld_xyd_r   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1292:  00:31D9                    >             if      maskflags
    1292:  00:31D9                    >             db8     s,z,f5,hc,f3,pv,n,c
    1292:  00:31D9  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1292:  00:31DA                    >             else
    1292:  00:31DA                    ~             db      0xff
    1292:  00:31DA                    ~             endif
    1293:  00:31DA                                  vec     0xdd,0x70,+126,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem-126,iy,mem-126,sp,0xc000
    1293:  00:31DA                    > 
    1293:  00:31DA                    >             if      postccf
    1293:  00:31DA                    ~ 
    1293:  00:31DA                    ~             if      ( .@veccount % 3 ) == 0
    1293:  00:31DA                    ~             inst    op1,op2,op3,op4,tail
    1293:  00:31DA                    ~ .@areg      :=      0
    1293:  00:31DA                    ~             else
    1293:  00:31DA                    ~             db      op1,op2,op3,op4,0
    1293:  00:31DA                    ~ .@areg      :=      .@areg | a
    1293:  00:31DA                    ~             endif
    1293:  00:31DA                    ~ 
    1293:  00:31DA                    ~             else
    1293:  00:31DA  DD 70 7E 00       >             db      op1,op2,op3,op4
    1293:  00:31DE                    >             endif
    1293:  00:31DE                    > 
    1293:  00:31DE  FF                >             db      f
    1293:  00:31DF                    > 
    1293:  00:31DF                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1293:  00:31DF                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1293:  00:31DF                    ~             else
    1293:  00:31DF  AA                >             db      a
    1293:  00:31E0                    >             endif
    1293:  00:31E0                    > 
    1293:  00:31E0                    >             dw      bc,de,hl,ix,iy
    1293:  00:31E0  CC BB EE DD 11 44 8E 08 8E 08 
    1293:  00:31EA  34 12             >             dw      mem
    1293:  00:31EC  00 C0             >             dw      sp
    1293:  00:31EE                    > 
    1293:  00:31EE  (00:0199)         > .@veccount := .@veccount+1
    1293:  00:31EE                    > 
    1294:  00:31EE                                  vec     0x20,0x07,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1294:  00:31EE                    > 
    1294:  00:31EE                    >             if      postccf
    1294:  00:31EE                    ~ 
    1294:  00:31EE                    ~             if      ( .@veccount % 3 ) == 0
    1294:  00:31EE                    ~             inst    op1,op2,op3,op4,tail
    1294:  00:31EE                    ~ .@areg      :=      0
    1294:  00:31EE                    ~             else
    1294:  00:31EE                    ~             db      op1,op2,op3,op4,0
    1294:  00:31EE                    ~ .@areg      :=      .@areg | a
    1294:  00:31EE                    ~             endif
    1294:  00:31EE                    ~ 
    1294:  00:31EE                    ~             else
    1294:  00:31EE  20 07 00 00       >             db      op1,op2,op3,op4
    1294:  00:31F2                    >             endif
    1294:  00:31F2                    > 
    1294:  00:31F2  00                >             db      f
    1294:  00:31F3                    > 
    1294:  00:31F3                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1294:  00:31F3                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1294:  00:31F3                    ~             else
    1294:  00:31F3  00                >             db      a
    1294:  00:31F4                    >             endif
    1294:  00:31F4                    > 
    1294:  00:31F4                    >             dw      bc,de,hl,ix,iy
    1294:  00:31F4  00 00 00 00 00 00 00 00 00 00 
    1294:  00:31FE  00 00             >             dw      mem
    1294:  00:3200  00 00             >             dw      sp
    1294:  00:3202                    > 
    1294:  00:3202  (00:019A)         > .@veccount := .@veccount+1
    1294:  00:3202                    > 
    1295:  00:3202                                  vec     0x00,0x00,0x01,0x00,mem,0x8001,a,0x01,f,0xff,bc,0x8001,de,0x8001,hl,0x8001,ix,0x0001,iy,0x0001,sp,0x0000
    1295:  00:3202                    > 
    1295:  00:3202                    >             if      postccf
    1295:  00:3202                    ~ 
    1295:  00:3202                    ~             if      ( .@veccount % 3 ) == 0
    1295:  00:3202                    ~             inst    op1,op2,op3,op4,tail
    1295:  00:3202                    ~ .@areg      :=      0
    1295:  00:3202                    ~             else
    1295:  00:3202                    ~             db      op1,op2,op3,op4,0
    1295:  00:3202                    ~ .@areg      :=      .@areg | a
    1295:  00:3202                    ~             endif
    1295:  00:3202                    ~ 
    1295:  00:3202                    ~             else
    1295:  00:3202  00 00 01 00       >             db      op1,op2,op3,op4
    1295:  00:3206                    >             endif
    1295:  00:3206                    > 
    1295:  00:3206  FF                >             db      f
    1295:  00:3207                    > 
    1295:  00:3207                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1295:  00:3207                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1295:  00:3207                    ~             else
    1295:  00:3207  01                >             db      a
    1295:  00:3208                    >             endif
    1295:  00:3208                    > 
    1295:  00:3208                    >             dw      bc,de,hl,ix,iy
    1295:  00:3208  01 80 01 80 01 80 01 00 01 00 
    1295:  00:3212  01 80             >             dw      mem
    1295:  00:3214  00 00             >             dw      sp
    1295:  00:3216                    > 
    1295:  00:3216  (00:019B)         > .@veccount := .@veccount+1
    1295:  00:3216                    > 
    1296:  00:3216                                  crcs    allflags,0x322904d3,all,0xf64a5633,docflags,0x322904d3,doc,0xf64a5633,ccf,0xa81cad03,mptr,0xde3b0199
    1296:  00:3216                    >             if      postccf
    1296:  00:3216                    ~             ddbe    ccf
    1296:  00:3216                    ~             elseif  memptr
    1296:  00:3216                    ~             ddbe    mptr
    1296:  00:3216                    ~             else
    1296:  00:3216                    >             if      maskflags
    1296:  00:3216                    >             if      onlyflags
    1296:  00:3216                    ~             ddbe    docflags
    1296:  00:3216                    ~             else
    1296:  00:3216                    >             ddbe    doc
    1296:  00:3216  F6                >             db      (n>>24)&0xff
    1296:  00:3217  4A                >             db      (n>>16)&0xff
    1296:  00:3218  56                >             db      (n>>8)&0xff
    1296:  00:3219  33                >             db      n&0xff
    1296:  00:321A                    >             endif
    1296:  00:321A                    >             else
    1296:  00:321A                    ~             if      onlyflags
    1296:  00:321A                    ~             ddbe    allflags
    1296:  00:321A                    ~             else
    1296:  00:321A                    ~             ddbe    all
    1296:  00:321A                    ~             endif
    1296:  00:321A                    ~             endif
    1296:  00:321A                    >             endif
    1297:  00:321A                                  name    "LD (XY),R"
    1297:  00:321A                    >             dz      n
    1297:  00:321A  4C 44 20 28 58 59 29 2C 52 00 
    1298:  00:3224                      
    1299:  00:3224                      .ld_r_n     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1299:  00:3224                    >             if      maskflags
    1299:  00:3224                    >             db8     s,z,f5,hc,f3,pv,n,c
    1299:  00:3224  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1299:  00:3225                    >             else
    1299:  00:3225                    ~             db      0xff
    1299:  00:3225                    ~             endif
    1300:  00:3225                                  vec     0x06,0x00,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,mem   ,ix,0xdd88,iy,0xfd77,sp,0xc000
    1300:  00:3225                    > 
    1300:  00:3225                    >             if      postccf
    1300:  00:3225                    ~ 
    1300:  00:3225                    ~             if      ( .@veccount % 3 ) == 0
    1300:  00:3225                    ~             inst    op1,op2,op3,op4,tail
    1300:  00:3225                    ~ .@areg      :=      0
    1300:  00:3225                    ~             else
    1300:  00:3225                    ~             db      op1,op2,op3,op4,0
    1300:  00:3225                    ~ .@areg      :=      .@areg | a
    1300:  00:3225                    ~             endif
    1300:  00:3225                    ~ 
    1300:  00:3225                    ~             else
    1300:  00:3225  06 00 00 00       >             db      op1,op2,op3,op4
    1300:  00:3229                    >             endif
    1300:  00:3229                    > 
    1300:  00:3229  FF                >             db      f
    1300:  00:322A                    > 
    1300:  00:322A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1300:  00:322A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1300:  00:322A                    ~             else
    1300:  00:322A  AA                >             db      a
    1300:  00:322B                    >             endif
    1300:  00:322B                    > 
    1300:  00:322B                    >             dw      bc,de,hl,ix,iy
    1300:  00:322B  CC BB EE DD 0C 09 88 DD 77 FD 
    1300:  00:3235  34 12             >             dw      mem
    1300:  00:3237  00 C0             >             dw      sp
    1300:  00:3239                    > 
    1300:  00:3239  (00:019C)         > .@veccount := .@veccount+1
    1300:  00:3239                    > 
    1301:  00:3239                                  vec     0x38,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1301:  00:3239                    > 
    1301:  00:3239                    >             if      postccf
    1301:  00:3239                    ~ 
    1301:  00:3239                    ~             if      ( .@veccount % 3 ) == 0
    1301:  00:3239                    ~             inst    op1,op2,op3,op4,tail
    1301:  00:3239                    ~ .@areg      :=      0
    1301:  00:3239                    ~             else
    1301:  00:3239                    ~             db      op1,op2,op3,op4,0
    1301:  00:3239                    ~ .@areg      :=      .@areg | a
    1301:  00:3239                    ~             endif
    1301:  00:3239                    ~ 
    1301:  00:3239                    ~             else
    1301:  00:3239  38 00 00 00       >             db      op1,op2,op3,op4
    1301:  00:323D                    >             endif
    1301:  00:323D                    > 
    1301:  00:323D  00                >             db      f
    1301:  00:323E                    > 
    1301:  00:323E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1301:  00:323E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1301:  00:323E                    ~             else
    1301:  00:323E  00                >             db      a
    1301:  00:323F                    >             endif
    1301:  00:323F                    > 
    1301:  00:323F                    >             dw      bc,de,hl,ix,iy
    1301:  00:323F  00 00 00 00 00 00 00 00 00 00 
    1301:  00:3249  00 00             >             dw      mem
    1301:  00:324B  00 00             >             dw      sp
    1301:  00:324D                    > 
    1301:  00:324D  (00:019D)         > .@veccount := .@veccount+1
    1301:  00:324D                    > 
    1302:  00:324D                                  vec     0x00,0xff,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1302:  00:324D                    > 
    1302:  00:324D                    >             if      postccf
    1302:  00:324D                    ~ 
    1302:  00:324D                    ~             if      ( .@veccount % 3 ) == 0
    1302:  00:324D                    ~             inst    op1,op2,op3,op4,tail
    1302:  00:324D                    ~ .@areg      :=      0
    1302:  00:324D                    ~             else
    1302:  00:324D                    ~             db      op1,op2,op3,op4,0
    1302:  00:324D                    ~ .@areg      :=      .@areg | a
    1302:  00:324D                    ~             endif
    1302:  00:324D                    ~ 
    1302:  00:324D                    ~             else
    1302:  00:324D  00 FF 00 00       >             db      op1,op2,op3,op4
    1302:  00:3251                    >             endif
    1302:  00:3251                    > 
    1302:  00:3251  FF                >             db      f
    1302:  00:3252                    > 
    1302:  00:3252                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1302:  00:3252                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1302:  00:3252                    ~             else
    1302:  00:3252  00                >             db      a
    1302:  00:3253                    >             endif
    1302:  00:3253                    > 
    1302:  00:3253                    >             dw      bc,de,hl,ix,iy
    1302:  00:3253  00 00 00 00 00 00 00 00 00 00 
    1302:  00:325D  00 00             >             dw      mem
    1302:  00:325F  00 00             >             dw      sp
    1302:  00:3261                    > 
    1302:  00:3261  (00:019E)         > .@veccount := .@veccount+1
    1302:  00:3261                    > 
    1303:  00:3261                                  crcs    allflags,0x835e406c,all,0x54c1de93,docflags,0x835e406c,doc,0x54c1de93,ccf,0x8bd6d3cd,mptr,0xe8e9b1ac
    1303:  00:3261                    >             if      postccf
    1303:  00:3261                    ~             ddbe    ccf
    1303:  00:3261                    ~             elseif  memptr
    1303:  00:3261                    ~             ddbe    mptr
    1303:  00:3261                    ~             else
    1303:  00:3261                    >             if      maskflags
    1303:  00:3261                    >             if      onlyflags
    1303:  00:3261                    ~             ddbe    docflags
    1303:  00:3261                    ~             else
    1303:  00:3261                    >             ddbe    doc
    1303:  00:3261  54                >             db      (n>>24)&0xff
    1303:  00:3262  C1                >             db      (n>>16)&0xff
    1303:  00:3263  DE                >             db      (n>>8)&0xff
    1303:  00:3264  93                >             db      n&0xff
    1303:  00:3265                    >             endif
    1303:  00:3265                    >             else
    1303:  00:3265                    ~             if      onlyflags
    1303:  00:3265                    ~             ddbe    allflags
    1303:  00:3265                    ~             else
    1303:  00:3265                    ~             ddbe    all
    1303:  00:3265                    ~             endif
    1303:  00:3265                    ~             endif
    1303:  00:3265                    >             endif
    1304:  00:3265                                  name    "LD [R,(HL)],N"
    1304:  00:3265                    >             dz      n
    1304:  00:3265  4C 44 20 5B 52 2C 28 48 4C 29 5D 2C 4E 00 
    1305:  00:3273                      
    1306:  00:3273                      .ld_x_n     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1306:  00:3273                    >             if      maskflags
    1306:  00:3273                    >             db8     s,z,f5,hc,f3,pv,n,c
    1306:  00:3273  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1306:  00:3274                    >             else
    1306:  00:3274                    ~             db      0xff
    1306:  00:3274                    ~             endif
    1307:  00:3274                                  vec     0xdd,0x26,0x00,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1307:  00:3274                    > 
    1307:  00:3274                    >             if      postccf
    1307:  00:3274                    ~ 
    1307:  00:3274                    ~             if      ( .@veccount % 3 ) == 0
    1307:  00:3274                    ~             inst    op1,op2,op3,op4,tail
    1307:  00:3274                    ~ .@areg      :=      0
    1307:  00:3274                    ~             else
    1307:  00:3274                    ~             db      op1,op2,op3,op4,0
    1307:  00:3274                    ~ .@areg      :=      .@areg | a
    1307:  00:3274                    ~             endif
    1307:  00:3274                    ~ 
    1307:  00:3274                    ~             else
    1307:  00:3274  DD 26 00 00       >             db      op1,op2,op3,op4
    1307:  00:3278                    >             endif
    1307:  00:3278                    > 
    1307:  00:3278  FF                >             db      f
    1307:  00:3279                    > 
    1307:  00:3279                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1307:  00:3279                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1307:  00:3279                    ~             else
    1307:  00:3279  AA                >             db      a
    1307:  00:327A                    >             endif
    1307:  00:327A                    > 
    1307:  00:327A                    >             dw      bc,de,hl,ix,iy
    1307:  00:327A  CC BB EE DD 11 44 88 DD 77 FD 
    1307:  00:3284  34 12             >             dw      mem
    1307:  00:3286  00 C0             >             dw      sp
    1307:  00:3288                    > 
    1307:  00:3288  (00:019F)         > .@veccount := .@veccount+1
    1307:  00:3288                    > 
    1308:  00:3288                                  vec     0x20,0x08,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1308:  00:3288                    > 
    1308:  00:3288                    >             if      postccf
    1308:  00:3288                    ~ 
    1308:  00:3288                    ~             if      ( .@veccount % 3 ) == 0
    1308:  00:3288                    ~             inst    op1,op2,op3,op4,tail
    1308:  00:3288                    ~ .@areg      :=      0
    1308:  00:3288                    ~             else
    1308:  00:3288                    ~             db      op1,op2,op3,op4,0
    1308:  00:3288                    ~ .@areg      :=      .@areg | a
    1308:  00:3288                    ~             endif
    1308:  00:3288                    ~ 
    1308:  00:3288                    ~             else
    1308:  00:3288  20 08 00 00       >             db      op1,op2,op3,op4
    1308:  00:328C                    >             endif
    1308:  00:328C                    > 
    1308:  00:328C  00                >             db      f
    1308:  00:328D                    > 
    1308:  00:328D                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1308:  00:328D                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1308:  00:328D                    ~             else
    1308:  00:328D  00                >             db      a
    1308:  00:328E                    >             endif
    1308:  00:328E                    > 
    1308:  00:328E                    >             dw      bc,de,hl,ix,iy
    1308:  00:328E  00 00 00 00 00 00 00 00 00 00 
    1308:  00:3298  00 00             >             dw      mem
    1308:  00:329A  00 00             >             dw      sp
    1308:  00:329C                    > 
    1308:  00:329C  (00:01A0)         > .@veccount := .@veccount+1
    1308:  00:329C                    > 
    1309:  00:329C                                  vec     0x00,0x00,0xff,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1309:  00:329C                    > 
    1309:  00:329C                    >             if      postccf
    1309:  00:329C                    ~ 
    1309:  00:329C                    ~             if      ( .@veccount % 3 ) == 0
    1309:  00:329C                    ~             inst    op1,op2,op3,op4,tail
    1309:  00:329C                    ~ .@areg      :=      0
    1309:  00:329C                    ~             else
    1309:  00:329C                    ~             db      op1,op2,op3,op4,0
    1309:  00:329C                    ~ .@areg      :=      .@areg | a
    1309:  00:329C                    ~             endif
    1309:  00:329C                    ~ 
    1309:  00:329C                    ~             else
    1309:  00:329C  00 00 FF 00       >             db      op1,op2,op3,op4
    1309:  00:32A0                    >             endif
    1309:  00:32A0                    > 
    1309:  00:32A0  FF                >             db      f
    1309:  00:32A1                    > 
    1309:  00:32A1                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1309:  00:32A1                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1309:  00:32A1                    ~             else
    1309:  00:32A1  00                >             db      a
    1309:  00:32A2                    >             endif
    1309:  00:32A2                    > 
    1309:  00:32A2                    >             dw      bc,de,hl,ix,iy
    1309:  00:32A2  00 00 00 00 00 00 00 00 00 00 
    1309:  00:32AC  00 00             >             dw      mem
    1309:  00:32AE  00 00             >             dw      sp
    1309:  00:32B0                    > 
    1309:  00:32B0  (00:01A1)         > .@veccount := .@veccount+1
    1309:  00:32B0                    > 
    1310:  00:32B0                                  crcs    allflags,0x004badd9,all,0x96b86077,docflags,0x004badd9,doc,0x96b86077,ccf,0x6fcf31e3,mptr,0x8f78380c
    1310:  00:32B0                    >             if      postccf
    1310:  00:32B0                    ~             ddbe    ccf
    1310:  00:32B0                    ~             elseif  memptr
    1310:  00:32B0                    ~             ddbe    mptr
    1310:  00:32B0                    ~             else
    1310:  00:32B0                    >             if      maskflags
    1310:  00:32B0                    >             if      onlyflags
    1310:  00:32B0                    ~             ddbe    docflags
    1310:  00:32B0                    ~             else
    1310:  00:32B0                    >             ddbe    doc
    1310:  00:32B0  96                >             db      (n>>24)&0xff
    1310:  00:32B1  B8                >             db      (n>>16)&0xff
    1310:  00:32B2  60                >             db      (n>>8)&0xff
    1310:  00:32B3  77                >             db      n&0xff
    1310:  00:32B4                    >             endif
    1310:  00:32B4                    >             else
    1310:  00:32B4                    ~             if      onlyflags
    1310:  00:32B4                    ~             ddbe    allflags
    1310:  00:32B4                    ~             else
    1310:  00:32B4                    ~             ddbe    all
    1310:  00:32B4                    ~             endif
    1310:  00:32B4                    ~             endif
    1310:  00:32B4                    >             endif
    1311:  00:32B4                                  name    "LD X,N"
    1311:  00:32B4                    >             dz      n
    1311:  00:32B4  4C 44 20 58 2C 4E 00 
    1312:  00:32BB                      
    1313:  00:32BB                      .ld_xyd_n   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1313:  00:32BB                    >             if      maskflags
    1313:  00:32BB                    >             db8     s,z,f5,hc,f3,pv,n,c
    1313:  00:32BB  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1313:  00:32BC                    >             else
    1313:  00:32BC                    ~             db      0xff
    1313:  00:32BC                    ~             endif
    1314:  00:32BC                                  vec     0xdd,0x36,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,mem   ,iy,mem   ,sp,0xc000
    1314:  00:32BC                    > 
    1314:  00:32BC                    >             if      postccf
    1314:  00:32BC                    ~ 
    1314:  00:32BC                    ~             if      ( .@veccount % 3 ) == 0
    1314:  00:32BC                    ~             inst    op1,op2,op3,op4,tail
    1314:  00:32BC                    ~ .@areg      :=      0
    1314:  00:32BC                    ~             else
    1314:  00:32BC                    ~             db      op1,op2,op3,op4,0
    1314:  00:32BC                    ~ .@areg      :=      .@areg | a
    1314:  00:32BC                    ~             endif
    1314:  00:32BC                    ~ 
    1314:  00:32BC                    ~             else
    1314:  00:32BC  DD 36 00 00       >             db      op1,op2,op3,op4
    1314:  00:32C0                    >             endif
    1314:  00:32C0                    > 
    1314:  00:32C0  FF                >             db      f
    1314:  00:32C1                    > 
    1314:  00:32C1                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1314:  00:32C1                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1314:  00:32C1                    ~             else
    1314:  00:32C1  AA                >             db      a
    1314:  00:32C2                    >             endif
    1314:  00:32C2                    > 
    1314:  00:32C2                    >             dw      bc,de,hl,ix,iy
    1314:  00:32C2  CC BB EE DD 11 44 0C 09 0C 09 
    1314:  00:32CC  34 12             >             dw      mem
    1314:  00:32CE  00 C0             >             dw      sp
    1314:  00:32D0                    > 
    1314:  00:32D0  (00:01A2)         > .@veccount := .@veccount+1
    1314:  00:32D0                    > 
    1315:  00:32D0                                  vec     0x20,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1315:  00:32D0                    > 
    1315:  00:32D0                    >             if      postccf
    1315:  00:32D0                    ~ 
    1315:  00:32D0                    ~             if      ( .@veccount % 3 ) == 0
    1315:  00:32D0                    ~             inst    op1,op2,op3,op4,tail
    1315:  00:32D0                    ~ .@areg      :=      0
    1315:  00:32D0                    ~             else
    1315:  00:32D0                    ~             db      op1,op2,op3,op4,0
    1315:  00:32D0                    ~ .@areg      :=      .@areg | a
    1315:  00:32D0                    ~             endif
    1315:  00:32D0                    ~ 
    1315:  00:32D0                    ~             else
    1315:  00:32D0  20 00 00 00       >             db      op1,op2,op3,op4
    1315:  00:32D4                    >             endif
    1315:  00:32D4                    > 
    1315:  00:32D4  00                >             db      f
    1315:  00:32D5                    > 
    1315:  00:32D5                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1315:  00:32D5                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1315:  00:32D5                    ~             else
    1315:  00:32D5  00                >             db      a
    1315:  00:32D6                    >             endif
    1315:  00:32D6                    > 
    1315:  00:32D6                    >             dw      bc,de,hl,ix,iy
    1315:  00:32D6  00 00 00 00 00 00 00 00 00 00 
    1315:  00:32E0  00 00             >             dw      mem
    1315:  00:32E2  00 00             >             dw      sp
    1315:  00:32E4                    > 
    1315:  00:32E4  (00:01A3)         > .@veccount := .@veccount+1
    1315:  00:32E4                    > 
    1316:  00:32E4                                  vec     0x00,0x00,0x01,0xff,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0001,iy,0x0001,sp,0x0000
    1316:  00:32E4                    > 
    1316:  00:32E4                    >             if      postccf
    1316:  00:32E4                    ~ 
    1316:  00:32E4                    ~             if      ( .@veccount % 3 ) == 0
    1316:  00:32E4                    ~             inst    op1,op2,op3,op4,tail
    1316:  00:32E4                    ~ .@areg      :=      0
    1316:  00:32E4                    ~             else
    1316:  00:32E4                    ~             db      op1,op2,op3,op4,0
    1316:  00:32E4                    ~ .@areg      :=      .@areg | a
    1316:  00:32E4                    ~             endif
    1316:  00:32E4                    ~ 
    1316:  00:32E4                    ~             else
    1316:  00:32E4  00 00 01 FF       >             db      op1,op2,op3,op4
    1316:  00:32E8                    >             endif
    1316:  00:32E8                    > 
    1316:  00:32E8  FF                >             db      f
    1316:  00:32E9                    > 
    1316:  00:32E9                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1316:  00:32E9                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1316:  00:32E9                    ~             else
    1316:  00:32E9  00                >             db      a
    1316:  00:32EA                    >             endif
    1316:  00:32EA                    > 
    1316:  00:32EA                    >             dw      bc,de,hl,ix,iy
    1316:  00:32EA  00 00 00 00 00 00 01 00 01 00 
    1316:  00:32F4  00 00             >             dw      mem
    1316:  00:32F6  00 00             >             dw      sp
    1316:  00:32F8                    > 
    1316:  00:32F8  (00:01A4)         > .@veccount := .@veccount+1
    1316:  00:32F8                    > 
    1317:  00:32F8                                  crcs    allflags,0x8ad7acf3,all,0x5fb49529,docflags,0x8ad7acf3,doc,0x5fb49529,ccf,0x16f3e3af,mptr,0x76a22800
    1317:  00:32F8                    >             if      postccf
    1317:  00:32F8                    ~             ddbe    ccf
    1317:  00:32F8                    ~             elseif  memptr
    1317:  00:32F8                    ~             ddbe    mptr
    1317:  00:32F8                    ~             else
    1317:  00:32F8                    >             if      maskflags
    1317:  00:32F8                    >             if      onlyflags
    1317:  00:32F8                    ~             ddbe    docflags
    1317:  00:32F8                    ~             else
    1317:  00:32F8                    >             ddbe    doc
    1317:  00:32F8  5F                >             db      (n>>24)&0xff
    1317:  00:32F9  B4                >             db      (n>>16)&0xff
    1317:  00:32FA  95                >             db      (n>>8)&0xff
    1317:  00:32FB  29                >             db      n&0xff
    1317:  00:32FC                    >             endif
    1317:  00:32FC                    >             else
    1317:  00:32FC                    ~             if      onlyflags
    1317:  00:32FC                    ~             ddbe    allflags
    1317:  00:32FC                    ~             else
    1317:  00:32FC                    ~             ddbe    all
    1317:  00:32FC                    ~             endif
    1317:  00:32FC                    ~             endif
    1317:  00:32FC                    >             endif
    1318:  00:32FC                                  name    "LD (XY),N"
    1318:  00:32FC                    >             dz      n
    1318:  00:32FC  4C 44 20 28 58 59 29 2C 4E 00 
    1319:  00:3306                      
    1320:  00:3306                      .ld_a_rr    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1320:  00:3306                    >             if      maskflags
    1320:  00:3306                    >             db8     s,z,f5,hc,f3,pv,n,c
    1320:  00:3306  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1320:  00:3307                    >             else
    1320:  00:3307                    ~             db      0xff
    1320:  00:3307                    ~             endif
    1321:  00:3307                                  vec     0x0a,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,mem   ,de,mem   ,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1321:  00:3307                    > 
    1321:  00:3307                    >             if      postccf
    1321:  00:3307                    ~ 
    1321:  00:3307                    ~             if      ( .@veccount % 3 ) == 0
    1321:  00:3307                    ~             inst    op1,op2,op3,op4,tail
    1321:  00:3307                    ~ .@areg      :=      0
    1321:  00:3307                    ~             else
    1321:  00:3307                    ~             db      op1,op2,op3,op4,0
    1321:  00:3307                    ~ .@areg      :=      .@areg | a
    1321:  00:3307                    ~             endif
    1321:  00:3307                    ~ 
    1321:  00:3307                    ~             else
    1321:  00:3307  0A 00 00 00       >             db      op1,op2,op3,op4
    1321:  00:330B                    >             endif
    1321:  00:330B                    > 
    1321:  00:330B  FF                >             db      f
    1321:  00:330C                    > 
    1321:  00:330C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1321:  00:330C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1321:  00:330C                    ~             else
    1321:  00:330C  AA                >             db      a
    1321:  00:330D                    >             endif
    1321:  00:330D                    > 
    1321:  00:330D                    >             dw      bc,de,hl,ix,iy
    1321:  00:330D  0C 09 0C 09 11 44 88 DD 77 FD 
    1321:  00:3317  34 12             >             dw      mem
    1321:  00:3319  00 C0             >             dw      sp
    1321:  00:331B                    > 
    1321:  00:331B  (00:01A5)         > .@veccount := .@veccount+1
    1321:  00:331B                    > 
    1322:  00:331B                                  vec     0x10,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0001,de,0x0001,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1322:  00:331B                    > 
    1322:  00:331B                    >             if      postccf
    1322:  00:331B                    ~ 
    1322:  00:331B                    ~             if      ( .@veccount % 3 ) == 0
    1322:  00:331B                    ~             inst    op1,op2,op3,op4,tail
    1322:  00:331B                    ~ .@areg      :=      0
    1322:  00:331B                    ~             else
    1322:  00:331B                    ~             db      op1,op2,op3,op4,0
    1322:  00:331B                    ~ .@areg      :=      .@areg | a
    1322:  00:331B                    ~             endif
    1322:  00:331B                    ~ 
    1322:  00:331B                    ~             else
    1322:  00:331B  10 00 00 00       >             db      op1,op2,op3,op4
    1322:  00:331F                    >             endif
    1322:  00:331F                    > 
    1322:  00:331F  00                >             db      f
    1322:  00:3320                    > 
    1322:  00:3320                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1322:  00:3320                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1322:  00:3320                    ~             else
    1322:  00:3320  00                >             db      a
    1322:  00:3321                    >             endif
    1322:  00:3321                    > 
    1322:  00:3321                    >             dw      bc,de,hl,ix,iy
    1322:  00:3321  01 00 01 00 00 00 00 00 00 00 
    1322:  00:332B  00 00             >             dw      mem
    1322:  00:332D  00 00             >             dw      sp
    1322:  00:332F                    > 
    1322:  00:332F  (00:01A6)         > .@veccount := .@veccount+1
    1322:  00:332F                    > 
    1323:  00:332F                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1323:  00:332F                    > 
    1323:  00:332F                    >             if      postccf
    1323:  00:332F                    ~ 
    1323:  00:332F                    ~             if      ( .@veccount % 3 ) == 0
    1323:  00:332F                    ~             inst    op1,op2,op3,op4,tail
    1323:  00:332F                    ~ .@areg      :=      0
    1323:  00:332F                    ~             else
    1323:  00:332F                    ~             db      op1,op2,op3,op4,0
    1323:  00:332F                    ~ .@areg      :=      .@areg | a
    1323:  00:332F                    ~             endif
    1323:  00:332F                    ~ 
    1323:  00:332F                    ~             else
    1323:  00:332F  00 00 00 00       >             db      op1,op2,op3,op4
    1323:  00:3333                    >             endif
    1323:  00:3333                    > 
    1323:  00:3333  FF                >             db      f
    1323:  00:3334                    > 
    1323:  00:3334                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1323:  00:3334                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1323:  00:3334                    ~             else
    1323:  00:3334  00                >             db      a
    1323:  00:3335                    >             endif
    1323:  00:3335                    > 
    1323:  00:3335                    >             dw      bc,de,hl,ix,iy
    1323:  00:3335  00 00 00 00 00 00 00 00 00 00 
    1323:  00:333F  00 00             >             dw      mem
    1323:  00:3341  00 00             >             dw      sp
    1323:  00:3343                    > 
    1323:  00:3343  (00:01A7)         > .@veccount := .@veccount+1
    1323:  00:3343                    > 
    1324:  00:3343                                  crcs    allflags,0x8b69e182,all,0x44659eca,docflags,0x8b69e182,doc,0x44659eca,ccf,0x5195291d,mptr,0xb4eabc1f
    1324:  00:3343                    >             if      postccf
    1324:  00:3343                    ~             ddbe    ccf
    1324:  00:3343                    ~             elseif  memptr
    1324:  00:3343                    ~             ddbe    mptr
    1324:  00:3343                    ~             else
    1324:  00:3343                    >             if      maskflags
    1324:  00:3343                    >             if      onlyflags
    1324:  00:3343                    ~             ddbe    docflags
    1324:  00:3343                    ~             else
    1324:  00:3343                    >             ddbe    doc
    1324:  00:3343  44                >             db      (n>>24)&0xff
    1324:  00:3344  65                >             db      (n>>16)&0xff
    1324:  00:3345  9E                >             db      (n>>8)&0xff
    1324:  00:3346  CA                >             db      n&0xff
    1324:  00:3347                    >             endif
    1324:  00:3347                    >             else
    1324:  00:3347                    ~             if      onlyflags
    1324:  00:3347                    ~             ddbe    allflags
    1324:  00:3347                    ~             else
    1324:  00:3347                    ~             ddbe    all
    1324:  00:3347                    ~             endif
    1324:  00:3347                    ~             endif
    1324:  00:3347                    >             endif
    1325:  00:3347                                  name    "LD A,([BC,DE])"
    1325:  00:3347                    >             dz      n
    1325:  00:3347  4C 44 20 41 2C 28 5B 42 43 2C 44 45 5D 29 00 
    1326:  00:3356                      
    1327:  00:3356                      .ld_rr_a    flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1327:  00:3356                    >             if      maskflags
    1327:  00:3356                    >             db8     s,z,f5,hc,f3,pv,n,c
    1327:  00:3356  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1327:  00:3357                    >             else
    1327:  00:3357                    ~             db      0xff
    1327:  00:3357                    ~             endif
    1328:  00:3357                                  vec     0x02,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,mem   ,de,mem   ,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1328:  00:3357                    > 
    1328:  00:3357                    >             if      postccf
    1328:  00:3357                    ~ 
    1328:  00:3357                    ~             if      ( .@veccount % 3 ) == 0
    1328:  00:3357                    ~             inst    op1,op2,op3,op4,tail
    1328:  00:3357                    ~ .@areg      :=      0
    1328:  00:3357                    ~             else
    1328:  00:3357                    ~             db      op1,op2,op3,op4,0
    1328:  00:3357                    ~ .@areg      :=      .@areg | a
    1328:  00:3357                    ~             endif
    1328:  00:3357                    ~ 
    1328:  00:3357                    ~             else
    1328:  00:3357  02 00 00 00       >             db      op1,op2,op3,op4
    1328:  00:335B                    >             endif
    1328:  00:335B                    > 
    1328:  00:335B  FF                >             db      f
    1328:  00:335C                    > 
    1328:  00:335C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1328:  00:335C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1328:  00:335C                    ~             else
    1328:  00:335C  AA                >             db      a
    1328:  00:335D                    >             endif
    1328:  00:335D                    > 
    1328:  00:335D                    >             dw      bc,de,hl,ix,iy
    1328:  00:335D  0C 09 0C 09 11 44 88 DD 77 FD 
    1328:  00:3367  34 12             >             dw      mem
    1328:  00:3369  00 C0             >             dw      sp
    1328:  00:336B                    > 
    1328:  00:336B  (00:01A8)         > .@veccount := .@veccount+1
    1328:  00:336B                    > 
    1329:  00:336B                                  vec     0x10,0x00,0x00,0x00,mem,0x0000,a,0x01,f,0x00,bc,0x0001,de,0x0001,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1329:  00:336B                    > 
    1329:  00:336B                    >             if      postccf
    1329:  00:336B                    ~ 
    1329:  00:336B                    ~             if      ( .@veccount % 3 ) == 0
    1329:  00:336B                    ~             inst    op1,op2,op3,op4,tail
    1329:  00:336B                    ~ .@areg      :=      0
    1329:  00:336B                    ~             else
    1329:  00:336B                    ~             db      op1,op2,op3,op4,0
    1329:  00:336B                    ~ .@areg      :=      .@areg | a
    1329:  00:336B                    ~             endif
    1329:  00:336B                    ~ 
    1329:  00:336B                    ~             else
    1329:  00:336B  10 00 00 00       >             db      op1,op2,op3,op4
    1329:  00:336F                    >             endif
    1329:  00:336F                    > 
    1329:  00:336F  00                >             db      f
    1329:  00:3370                    > 
    1329:  00:3370                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1329:  00:3370                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1329:  00:3370                    ~             else
    1329:  00:3370  01                >             db      a
    1329:  00:3371                    >             endif
    1329:  00:3371                    > 
    1329:  00:3371                    >             dw      bc,de,hl,ix,iy
    1329:  00:3371  01 00 01 00 00 00 00 00 00 00 
    1329:  00:337B  00 00             >             dw      mem
    1329:  00:337D  00 00             >             dw      sp
    1329:  00:337F                    > 
    1329:  00:337F  (00:01A9)         > .@veccount := .@veccount+1
    1329:  00:337F                    > 
    1330:  00:337F                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1330:  00:337F                    > 
    1330:  00:337F                    >             if      postccf
    1330:  00:337F                    ~ 
    1330:  00:337F                    ~             if      ( .@veccount % 3 ) == 0
    1330:  00:337F                    ~             inst    op1,op2,op3,op4,tail
    1330:  00:337F                    ~ .@areg      :=      0
    1330:  00:337F                    ~             else
    1330:  00:337F                    ~             db      op1,op2,op3,op4,0
    1330:  00:337F                    ~ .@areg      :=      .@areg | a
    1330:  00:337F                    ~             endif
    1330:  00:337F                    ~ 
    1330:  00:337F                    ~             else
    1330:  00:337F  00 00 00 00       >             db      op1,op2,op3,op4
    1330:  00:3383                    >             endif
    1330:  00:3383                    > 
    1330:  00:3383  FF                >             db      f
    1330:  00:3384                    > 
    1330:  00:3384                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1330:  00:3384                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1330:  00:3384                    ~             else
    1330:  00:3384  00                >             db      a
    1330:  00:3385                    >             endif
    1330:  00:3385                    > 
    1330:  00:3385                    >             dw      bc,de,hl,ix,iy
    1330:  00:3385  00 00 00 00 00 00 00 00 00 00 
    1330:  00:338F  00 00             >             dw      mem
    1330:  00:3391  00 00             >             dw      sp
    1330:  00:3393                    > 
    1330:  00:3393  (00:01AA)         > .@veccount := .@veccount+1
    1330:  00:3393                    > 
    1331:  00:3393                                  crcs    allflags,0x2de08788,all,0x17fca30a,docflags,0x2de08788,doc,0x17fca30a,ccf,0xfb8c6d82,mptr,0x6de7210e
    1331:  00:3393                    >             if      postccf
    1331:  00:3393                    ~             ddbe    ccf
    1331:  00:3393                    ~             elseif  memptr
    1331:  00:3393                    ~             ddbe    mptr
    1331:  00:3393                    ~             else
    1331:  00:3393                    >             if      maskflags
    1331:  00:3393                    >             if      onlyflags
    1331:  00:3393                    ~             ddbe    docflags
    1331:  00:3393                    ~             else
    1331:  00:3393                    >             ddbe    doc
    1331:  00:3393  17                >             db      (n>>24)&0xff
    1331:  00:3394  FC                >             db      (n>>16)&0xff
    1331:  00:3395  A3                >             db      (n>>8)&0xff
    1331:  00:3396  0A                >             db      n&0xff
    1331:  00:3397                    >             endif
    1331:  00:3397                    >             else
    1331:  00:3397                    ~             if      onlyflags
    1331:  00:3397                    ~             ddbe    allflags
    1331:  00:3397                    ~             else
    1331:  00:3397                    ~             ddbe    all
    1331:  00:3397                    ~             endif
    1331:  00:3397                    ~             endif
    1331:  00:3397                    >             endif
    1332:  00:3397                                  name    "LD ([BC,DE]),A"
    1332:  00:3397                    >             dz      n
    1332:  00:3397  4C 44 20 28 5B 42 43 2C 44 45 5D 29 2C 41 00 
    1333:  00:33A6                      
    1334:  00:33A6                      .ld_a_mem   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1334:  00:33A6                    >             if      maskflags
    1334:  00:33A6                    >             db8     s,z,f5,hc,f3,pv,n,c
    1334:  00:33A6  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1334:  00:33A7                    >             else
    1334:  00:33A7                    ~             db      0xff
    1334:  00:33A7                    ~             endif
    1335:  00:33A7                                  vec     0x3a,meml,memh,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1335:  00:33A7                    > 
    1335:  00:33A7                    >             if      postccf
    1335:  00:33A7                    ~ 
    1335:  00:33A7                    ~             if      ( .@veccount % 3 ) == 0
    1335:  00:33A7                    ~             inst    op1,op2,op3,op4,tail
    1335:  00:33A7                    ~ .@areg      :=      0
    1335:  00:33A7                    ~             else
    1335:  00:33A7                    ~             db      op1,op2,op3,op4,0
    1335:  00:33A7                    ~ .@areg      :=      .@areg | a
    1335:  00:33A7                    ~             endif
    1335:  00:33A7                    ~ 
    1335:  00:33A7                    ~             else
    1335:  00:33A7  3A 0C 09 00       >             db      op1,op2,op3,op4
    1335:  00:33AB                    >             endif
    1335:  00:33AB                    > 
    1335:  00:33AB  FF                >             db      f
    1335:  00:33AC                    > 
    1335:  00:33AC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1335:  00:33AC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1335:  00:33AC                    ~             else
    1335:  00:33AC  AA                >             db      a
    1335:  00:33AD                    >             endif
    1335:  00:33AD                    > 
    1335:  00:33AD                    >             dw      bc,de,hl,ix,iy
    1335:  00:33AD  CC BB EE DD 11 44 88 DD 77 FD 
    1335:  00:33B7  34 12             >             dw      mem
    1335:  00:33B9  00 C0             >             dw      sp
    1335:  00:33BB                    > 
    1335:  00:33BB  (00:01AB)         > .@veccount := .@veccount+1
    1335:  00:33BB                    > 
    1336:  00:33BB                                  vec     0x00,0x01,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1336:  00:33BB                    > 
    1336:  00:33BB                    >             if      postccf
    1336:  00:33BB                    ~ 
    1336:  00:33BB                    ~             if      ( .@veccount % 3 ) == 0
    1336:  00:33BB                    ~             inst    op1,op2,op3,op4,tail
    1336:  00:33BB                    ~ .@areg      :=      0
    1336:  00:33BB                    ~             else
    1336:  00:33BB                    ~             db      op1,op2,op3,op4,0
    1336:  00:33BB                    ~ .@areg      :=      .@areg | a
    1336:  00:33BB                    ~             endif
    1336:  00:33BB                    ~ 
    1336:  00:33BB                    ~             else
    1336:  00:33BB  00 01 00 00       >             db      op1,op2,op3,op4
    1336:  00:33BF                    >             endif
    1336:  00:33BF                    > 
    1336:  00:33BF  00                >             db      f
    1336:  00:33C0                    > 
    1336:  00:33C0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1336:  00:33C0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1336:  00:33C0                    ~             else
    1336:  00:33C0  00                >             db      a
    1336:  00:33C1                    >             endif
    1336:  00:33C1                    > 
    1336:  00:33C1                    >             dw      bc,de,hl,ix,iy
    1336:  00:33C1  00 00 00 00 00 00 00 00 00 00 
    1336:  00:33CB  00 00             >             dw      mem
    1336:  00:33CD  00 00             >             dw      sp
    1336:  00:33CF                    > 
    1336:  00:33CF  (00:01AC)         > .@veccount := .@veccount+1
    1336:  00:33CF                    > 
    1337:  00:33CF                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1337:  00:33CF                    > 
    1337:  00:33CF                    >             if      postccf
    1337:  00:33CF                    ~ 
    1337:  00:33CF                    ~             if      ( .@veccount % 3 ) == 0
    1337:  00:33CF                    ~             inst    op1,op2,op3,op4,tail
    1337:  00:33CF                    ~ .@areg      :=      0
    1337:  00:33CF                    ~             else
    1337:  00:33CF                    ~             db      op1,op2,op3,op4,0
    1337:  00:33CF                    ~ .@areg      :=      .@areg | a
    1337:  00:33CF                    ~             endif
    1337:  00:33CF                    ~ 
    1337:  00:33CF                    ~             else
    1337:  00:33CF  00 00 00 00       >             db      op1,op2,op3,op4
    1337:  00:33D3                    >             endif
    1337:  00:33D3                    > 
    1337:  00:33D3  FF                >             db      f
    1337:  00:33D4                    > 
    1337:  00:33D4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1337:  00:33D4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1337:  00:33D4                    ~             else
    1337:  00:33D4  00                >             db      a
    1337:  00:33D5                    >             endif
    1337:  00:33D5                    > 
    1337:  00:33D5                    >             dw      bc,de,hl,ix,iy
    1337:  00:33D5  00 00 00 00 00 00 00 00 00 00 
    1337:  00:33DF  00 00             >             dw      mem
    1337:  00:33E1  00 00             >             dw      sp
    1337:  00:33E3                    > 
    1337:  00:33E3  (00:01AD)         > .@veccount := .@veccount+1
    1337:  00:33E3                    > 
    1338:  00:33E3                                  crcs    allflags,0xafe685dd,all,0x6e96fa8f,docflags,0xafe685dd,doc,0x6e96fa8f,ccf,0x4f9c7261,mptr,0xe106f727
    1338:  00:33E3                    >             if      postccf
    1338:  00:33E3                    ~             ddbe    ccf
    1338:  00:33E3                    ~             elseif  memptr
    1338:  00:33E3                    ~             ddbe    mptr
    1338:  00:33E3                    ~             else
    1338:  00:33E3                    >             if      maskflags
    1338:  00:33E3                    >             if      onlyflags
    1338:  00:33E3                    ~             ddbe    docflags
    1338:  00:33E3                    ~             else
    1338:  00:33E3                    >             ddbe    doc
    1338:  00:33E3  6E                >             db      (n>>24)&0xff
    1338:  00:33E4  96                >             db      (n>>16)&0xff
    1338:  00:33E5  FA                >             db      (n>>8)&0xff
    1338:  00:33E6  8F                >             db      n&0xff
    1338:  00:33E7                    >             endif
    1338:  00:33E7                    >             else
    1338:  00:33E7                    ~             if      onlyflags
    1338:  00:33E7                    ~             ddbe    allflags
    1338:  00:33E7                    ~             else
    1338:  00:33E7                    ~             ddbe    all
    1338:  00:33E7                    ~             endif
    1338:  00:33E7                    ~             endif
    1338:  00:33E7                    >             endif
    1339:  00:33E7                                  name    "LD A,(NN)"
    1339:  00:33E7                    >             dz      n
    1339:  00:33E7  4C 44 20 41 2C 28 4E 4E 29 00 
    1340:  00:33F1                      
    1341:  00:33F1                      .ld_mem_a   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1341:  00:33F1                    >             if      maskflags
    1341:  00:33F1                    >             db8     s,z,f5,hc,f3,pv,n,c
    1341:  00:33F1  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1341:  00:33F2                    >             else
    1341:  00:33F2                    ~             db      0xff
    1341:  00:33F2                    ~             endif
    1342:  00:33F2                                  vec     0x32,meml,memh,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1342:  00:33F2                    > 
    1342:  00:33F2                    >             if      postccf
    1342:  00:33F2                    ~ 
    1342:  00:33F2                    ~             if      ( .@veccount % 3 ) == 0
    1342:  00:33F2                    ~             inst    op1,op2,op3,op4,tail
    1342:  00:33F2                    ~ .@areg      :=      0
    1342:  00:33F2                    ~             else
    1342:  00:33F2                    ~             db      op1,op2,op3,op4,0
    1342:  00:33F2                    ~ .@areg      :=      .@areg | a
    1342:  00:33F2                    ~             endif
    1342:  00:33F2                    ~ 
    1342:  00:33F2                    ~             else
    1342:  00:33F2  32 0C 09 00       >             db      op1,op2,op3,op4
    1342:  00:33F6                    >             endif
    1342:  00:33F6                    > 
    1342:  00:33F6  FF                >             db      f
    1342:  00:33F7                    > 
    1342:  00:33F7                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1342:  00:33F7                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1342:  00:33F7                    ~             else
    1342:  00:33F7  AA                >             db      a
    1342:  00:33F8                    >             endif
    1342:  00:33F8                    > 
    1342:  00:33F8                    >             dw      bc,de,hl,ix,iy
    1342:  00:33F8  CC BB EE DD 11 44 88 DD 77 FD 
    1342:  00:3402  34 12             >             dw      mem
    1342:  00:3404  00 C0             >             dw      sp
    1342:  00:3406                    > 
    1342:  00:3406  (00:01AE)         > .@veccount := .@veccount+1
    1342:  00:3406                    > 
    1343:  00:3406                                  vec     0x00,0x01,0x00,0x00,mem,0x0000,a,0x01,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1343:  00:3406                    > 
    1343:  00:3406                    >             if      postccf
    1343:  00:3406                    ~ 
    1343:  00:3406                    ~             if      ( .@veccount % 3 ) == 0
    1343:  00:3406                    ~             inst    op1,op2,op3,op4,tail
    1343:  00:3406                    ~ .@areg      :=      0
    1343:  00:3406                    ~             else
    1343:  00:3406                    ~             db      op1,op2,op3,op4,0
    1343:  00:3406                    ~ .@areg      :=      .@areg | a
    1343:  00:3406                    ~             endif
    1343:  00:3406                    ~ 
    1343:  00:3406                    ~             else
    1343:  00:3406  00 01 00 00       >             db      op1,op2,op3,op4
    1343:  00:340A                    >             endif
    1343:  00:340A                    > 
    1343:  00:340A  00                >             db      f
    1343:  00:340B                    > 
    1343:  00:340B                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1343:  00:340B                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1343:  00:340B                    ~             else
    1343:  00:340B  01                >             db      a
    1343:  00:340C                    >             endif
    1343:  00:340C                    > 
    1343:  00:340C                    >             dw      bc,de,hl,ix,iy
    1343:  00:340C  00 00 00 00 00 00 00 00 00 00 
    1343:  00:3416  00 00             >             dw      mem
    1343:  00:3418  00 00             >             dw      sp
    1343:  00:341A                    > 
    1343:  00:341A  (00:01AF)         > .@veccount := .@veccount+1
    1343:  00:341A                    > 
    1344:  00:341A                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1344:  00:341A                    > 
    1344:  00:341A                    >             if      postccf
    1344:  00:341A                    ~ 
    1344:  00:341A                    ~             if      ( .@veccount % 3 ) == 0
    1344:  00:341A                    ~             inst    op1,op2,op3,op4,tail
    1344:  00:341A                    ~ .@areg      :=      0
    1344:  00:341A                    ~             else
    1344:  00:341A                    ~             db      op1,op2,op3,op4,0
    1344:  00:341A                    ~ .@areg      :=      .@areg | a
    1344:  00:341A                    ~             endif
    1344:  00:341A                    ~ 
    1344:  00:341A                    ~             else
    1344:  00:341A  00 00 00 00       >             db      op1,op2,op3,op4
    1344:  00:341E                    >             endif
    1344:  00:341E                    > 
    1344:  00:341E  FF                >             db      f
    1344:  00:341F                    > 
    1344:  00:341F                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1344:  00:341F                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1344:  00:341F                    ~             else
    1344:  00:341F  00                >             db      a
    1344:  00:3420                    >             endif
    1344:  00:3420                    > 
    1344:  00:3420                    >             dw      bc,de,hl,ix,iy
    1344:  00:3420  00 00 00 00 00 00 00 00 00 00 
    1344:  00:342A  00 00             >             dw      mem
    1344:  00:342C  00 00             >             dw      sp
    1344:  00:342E                    > 
    1344:  00:342E  (00:01B0)         > .@veccount := .@veccount+1
    1344:  00:342E                    > 
    1345:  00:342E                                  crcs    allflags,0x9cc1b7f3,all,0xf5408e38,docflags,0x9cc1b7f3,doc,0xf5408e38,ccf,0x2c174b9f,mptr,0xf6ae8c1d
    1345:  00:342E                    >             if      postccf
    1345:  00:342E                    ~             ddbe    ccf
    1345:  00:342E                    ~             elseif  memptr
    1345:  00:342E                    ~             ddbe    mptr
    1345:  00:342E                    ~             else
    1345:  00:342E                    >             if      maskflags
    1345:  00:342E                    >             if      onlyflags
    1345:  00:342E                    ~             ddbe    docflags
    1345:  00:342E                    ~             else
    1345:  00:342E                    >             ddbe    doc
    1345:  00:342E  F5                >             db      (n>>24)&0xff
    1345:  00:342F  40                >             db      (n>>16)&0xff
    1345:  00:3430  8E                >             db      (n>>8)&0xff
    1345:  00:3431  38                >             db      n&0xff
    1345:  00:3432                    >             endif
    1345:  00:3432                    >             else
    1345:  00:3432                    ~             if      onlyflags
    1345:  00:3432                    ~             ddbe    allflags
    1345:  00:3432                    ~             else
    1345:  00:3432                    ~             ddbe    all
    1345:  00:3432                    ~             endif
    1345:  00:3432                    ~             endif
    1345:  00:3432                    >             endif
    1346:  00:3432                                  name    "LD (NN),A"
    1346:  00:3432                    >             dz      n
    1346:  00:3432  4C 44 20 28 4E 4E 29 2C 41 00 
    1347:  00:343C                                  
    1348:  00:343C                                  ; 16 bit transfer.
    1349:  00:343C                      
    1350:  00:343C                      .ld_rr_nn   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1350:  00:343C                    >             if      maskflags
    1350:  00:343C                    >             db8     s,z,f5,hc,f3,pv,n,c
    1350:  00:343C  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1350:  00:343D                    >             else
    1350:  00:343D                    ~             db      0xff
    1350:  00:343D                    ~             endif
    1351:  00:343D                                  vec     0x01,0x00,0x00,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1351:  00:343D                    > 
    1351:  00:343D                    >             if      postccf
    1351:  00:343D                    ~ 
    1351:  00:343D                    ~             if      ( .@veccount % 3 ) == 0
    1351:  00:343D                    ~             inst    op1,op2,op3,op4,tail
    1351:  00:343D                    ~ .@areg      :=      0
    1351:  00:343D                    ~             else
    1351:  00:343D                    ~             db      op1,op2,op3,op4,0
    1351:  00:343D                    ~ .@areg      :=      .@areg | a
    1351:  00:343D                    ~             endif
    1351:  00:343D                    ~ 
    1351:  00:343D                    ~             else
    1351:  00:343D  01 00 00 00       >             db      op1,op2,op3,op4
    1351:  00:3441                    >             endif
    1351:  00:3441                    > 
    1351:  00:3441  FF                >             db      f
    1351:  00:3442                    > 
    1351:  00:3442                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1351:  00:3442                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1351:  00:3442                    ~             else
    1351:  00:3442  AA                >             db      a
    1351:  00:3443                    >             endif
    1351:  00:3443                    > 
    1351:  00:3443                    >             dw      bc,de,hl,ix,iy
    1351:  00:3443  CC BB EE DD 11 44 88 DD 77 FD 
    1351:  00:344D  34 12             >             dw      mem
    1351:  00:344F  00 C0             >             dw      sp
    1351:  00:3451                    > 
    1351:  00:3451  (00:01B1)         > .@veccount := .@veccount+1
    1351:  00:3451                    > 
    1352:  00:3451                                  vec     0x30,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1352:  00:3451                    > 
    1352:  00:3451                    >             if      postccf
    1352:  00:3451                    ~ 
    1352:  00:3451                    ~             if      ( .@veccount % 3 ) == 0
    1352:  00:3451                    ~             inst    op1,op2,op3,op4,tail
    1352:  00:3451                    ~ .@areg      :=      0
    1352:  00:3451                    ~             else
    1352:  00:3451                    ~             db      op1,op2,op3,op4,0
    1352:  00:3451                    ~ .@areg      :=      .@areg | a
    1352:  00:3451                    ~             endif
    1352:  00:3451                    ~ 
    1352:  00:3451                    ~             else
    1352:  00:3451  30 00 00 00       >             db      op1,op2,op3,op4
    1352:  00:3455                    >             endif
    1352:  00:3455                    > 
    1352:  00:3455  00                >             db      f
    1352:  00:3456                    > 
    1352:  00:3456                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1352:  00:3456                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1352:  00:3456                    ~             else
    1352:  00:3456  00                >             db      a
    1352:  00:3457                    >             endif
    1352:  00:3457                    > 
    1352:  00:3457                    >             dw      bc,de,hl,ix,iy
    1352:  00:3457  00 00 00 00 00 00 00 00 00 00 
    1352:  00:3461  00 00             >             dw      mem
    1352:  00:3463  00 00             >             dw      sp
    1352:  00:3465                    > 
    1352:  00:3465  (00:01B2)         > .@veccount := .@veccount+1
    1352:  00:3465                    > 
    1353:  00:3465                                  vec     0x00,0xff,0xff,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1353:  00:3465                    > 
    1353:  00:3465                    >             if      postccf
    1353:  00:3465                    ~ 
    1353:  00:3465                    ~             if      ( .@veccount % 3 ) == 0
    1353:  00:3465                    ~             inst    op1,op2,op3,op4,tail
    1353:  00:3465                    ~ .@areg      :=      0
    1353:  00:3465                    ~             else
    1353:  00:3465                    ~             db      op1,op2,op3,op4,0
    1353:  00:3465                    ~ .@areg      :=      .@areg | a
    1353:  00:3465                    ~             endif
    1353:  00:3465                    ~ 
    1353:  00:3465                    ~             else
    1353:  00:3465  00 FF FF 00       >             db      op1,op2,op3,op4
    1353:  00:3469                    >             endif
    1353:  00:3469                    > 
    1353:  00:3469  FF                >             db      f
    1353:  00:346A                    > 
    1353:  00:346A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1353:  00:346A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1353:  00:346A                    ~             else
    1353:  00:346A  00                >             db      a
    1353:  00:346B                    >             endif
    1353:  00:346B                    > 
    1353:  00:346B                    >             dw      bc,de,hl,ix,iy
    1353:  00:346B  00 00 00 00 00 00 00 00 00 00 
    1353:  00:3475  00 00             >             dw      mem
    1353:  00:3477  00 00             >             dw      sp
    1353:  00:3479                    > 
    1353:  00:3479  (00:01B3)         > .@veccount := .@veccount+1
    1353:  00:3479                    > 
    1354:  00:3479                                  crcs    allflags,0x868a302b,all,0x1a6b8abc,docflags,0x868a302b,doc,0x1a6b8abc,ccf,0x91a444f8,mptr,0xcfa6d5ee
    1354:  00:3479                    >             if      postccf
    1354:  00:3479                    ~             ddbe    ccf
    1354:  00:3479                    ~             elseif  memptr
    1354:  00:3479                    ~             ddbe    mptr
    1354:  00:3479                    ~             else
    1354:  00:3479                    >             if      maskflags
    1354:  00:3479                    >             if      onlyflags
    1354:  00:3479                    ~             ddbe    docflags
    1354:  00:3479                    ~             else
    1354:  00:3479                    >             ddbe    doc
    1354:  00:3479  1A                >             db      (n>>24)&0xff
    1354:  00:347A  6B                >             db      (n>>16)&0xff
    1354:  00:347B  8A                >             db      (n>>8)&0xff
    1354:  00:347C  BC                >             db      n&0xff
    1354:  00:347D                    >             endif
    1354:  00:347D                    >             else
    1354:  00:347D                    ~             if      onlyflags
    1354:  00:347D                    ~             ddbe    allflags
    1354:  00:347D                    ~             else
    1354:  00:347D                    ~             ddbe    all
    1354:  00:347D                    ~             endif
    1354:  00:347D                    ~             endif
    1354:  00:347D                    >             endif
    1355:  00:347D                                  name    "LD RR,NN"
    1355:  00:347D                    >             dz      n
    1355:  00:347D  4C 44 20 52 52 2C 4E 4E 00 
    1356:  00:3486                      
    1357:  00:3486                      .ld_xy_nn   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1357:  00:3486                    >             if      maskflags
    1357:  00:3486                    >             db8     s,z,f5,hc,f3,pv,n,c
    1357:  00:3486  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1357:  00:3487                    >             else
    1357:  00:3487                    ~             db      0xff
    1357:  00:3487                    ~             endif
    1358:  00:3487                                  vec     0xdd,0x21,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1358:  00:3487                    > 
    1358:  00:3487                    >             if      postccf
    1358:  00:3487                    ~ 
    1358:  00:3487                    ~             if      ( .@veccount % 3 ) == 0
    1358:  00:3487                    ~             inst    op1,op2,op3,op4,tail
    1358:  00:3487                    ~ .@areg      :=      0
    1358:  00:3487                    ~             else
    1358:  00:3487                    ~             db      op1,op2,op3,op4,0
    1358:  00:3487                    ~ .@areg      :=      .@areg | a
    1358:  00:3487                    ~             endif
    1358:  00:3487                    ~ 
    1358:  00:3487                    ~             else
    1358:  00:3487  DD 21 00 00       >             db      op1,op2,op3,op4
    1358:  00:348B                    >             endif
    1358:  00:348B                    > 
    1358:  00:348B  FF                >             db      f
    1358:  00:348C                    > 
    1358:  00:348C                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1358:  00:348C                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1358:  00:348C                    ~             else
    1358:  00:348C  AA                >             db      a
    1358:  00:348D                    >             endif
    1358:  00:348D                    > 
    1358:  00:348D                    >             dw      bc,de,hl,ix,iy
    1358:  00:348D  CC BB EE DD 11 44 88 DD 77 FD 
    1358:  00:3497  34 12             >             dw      mem
    1358:  00:3499  00 C0             >             dw      sp
    1358:  00:349B                    > 
    1358:  00:349B  (00:01B4)         > .@veccount := .@veccount+1
    1358:  00:349B                    > 
    1359:  00:349B                                  vec     0x20,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1359:  00:349B                    > 
    1359:  00:349B                    >             if      postccf
    1359:  00:349B                    ~ 
    1359:  00:349B                    ~             if      ( .@veccount % 3 ) == 0
    1359:  00:349B                    ~             inst    op1,op2,op3,op4,tail
    1359:  00:349B                    ~ .@areg      :=      0
    1359:  00:349B                    ~             else
    1359:  00:349B                    ~             db      op1,op2,op3,op4,0
    1359:  00:349B                    ~ .@areg      :=      .@areg | a
    1359:  00:349B                    ~             endif
    1359:  00:349B                    ~ 
    1359:  00:349B                    ~             else
    1359:  00:349B  20 00 00 00       >             db      op1,op2,op3,op4
    1359:  00:349F                    >             endif
    1359:  00:349F                    > 
    1359:  00:349F  00                >             db      f
    1359:  00:34A0                    > 
    1359:  00:34A0                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1359:  00:34A0                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1359:  00:34A0                    ~             else
    1359:  00:34A0  00                >             db      a
    1359:  00:34A1                    >             endif
    1359:  00:34A1                    > 
    1359:  00:34A1                    >             dw      bc,de,hl,ix,iy
    1359:  00:34A1  00 00 00 00 00 00 00 00 00 00 
    1359:  00:34AB  00 00             >             dw      mem
    1359:  00:34AD  00 00             >             dw      sp
    1359:  00:34AF                    > 
    1359:  00:34AF  (00:01B5)         > .@veccount := .@veccount+1
    1359:  00:34AF                    > 
    1360:  00:34AF                                  vec     0x00,0x00,0xff,0xff,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1360:  00:34AF                    > 
    1360:  00:34AF                    >             if      postccf
    1360:  00:34AF                    ~ 
    1360:  00:34AF                    ~             if      ( .@veccount % 3 ) == 0
    1360:  00:34AF                    ~             inst    op1,op2,op3,op4,tail
    1360:  00:34AF                    ~ .@areg      :=      0
    1360:  00:34AF                    ~             else
    1360:  00:34AF                    ~             db      op1,op2,op3,op4,0
    1360:  00:34AF                    ~ .@areg      :=      .@areg | a
    1360:  00:34AF                    ~             endif
    1360:  00:34AF                    ~ 
    1360:  00:34AF                    ~             else
    1360:  00:34AF  00 00 FF FF       >             db      op1,op2,op3,op4
    1360:  00:34B3                    >             endif
    1360:  00:34B3                    > 
    1360:  00:34B3  FF                >             db      f
    1360:  00:34B4                    > 
    1360:  00:34B4                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1360:  00:34B4                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1360:  00:34B4                    ~             else
    1360:  00:34B4  00                >             db      a
    1360:  00:34B5                    >             endif
    1360:  00:34B5                    > 
    1360:  00:34B5                    >             dw      bc,de,hl,ix,iy
    1360:  00:34B5  00 00 00 00 00 00 00 00 00 00 
    1360:  00:34BF  00 00             >             dw      mem
    1360:  00:34C1  00 00             >             dw      sp
    1360:  00:34C3                    > 
    1360:  00:34C3  (00:01B6)         > .@veccount := .@veccount+1
    1360:  00:34C3                    > 
    1361:  00:34C3                                  crcs    allflags,0xf1a4ac7e,all,0xf728df10,docflags,0xf1a4ac7e,doc,0xf728df10,ccf,0x9671de69,mptr,0xa6965d85
    1361:  00:34C3                    >             if      postccf
    1361:  00:34C3                    ~             ddbe    ccf
    1361:  00:34C3                    ~             elseif  memptr
    1361:  00:34C3                    ~             ddbe    mptr
    1361:  00:34C3                    ~             else
    1361:  00:34C3                    >             if      maskflags
    1361:  00:34C3                    >             if      onlyflags
    1361:  00:34C3                    ~             ddbe    docflags
    1361:  00:34C3                    ~             else
    1361:  00:34C3                    >             ddbe    doc
    1361:  00:34C3  F7                >             db      (n>>24)&0xff
    1361:  00:34C4  28                >             db      (n>>16)&0xff
    1361:  00:34C5  DF                >             db      (n>>8)&0xff
    1361:  00:34C6  10                >             db      n&0xff
    1361:  00:34C7                    >             endif
    1361:  00:34C7                    >             else
    1361:  00:34C7                    ~             if      onlyflags
    1361:  00:34C7                    ~             ddbe    allflags
    1361:  00:34C7                    ~             else
    1361:  00:34C7                    ~             ddbe    all
    1361:  00:34C7                    ~             endif
    1361:  00:34C7                    ~             endif
    1361:  00:34C7                    >             endif
    1362:  00:34C7                                  name    "LD XY,NN"
    1362:  00:34C7                    >             dz      n
    1362:  00:34C7  4C 44 20 58 59 2C 4E 4E 00 
    1363:  00:34D0                      
    1364:  00:34D0                      .ld_hl_mem  flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1364:  00:34D0                    >             if      maskflags
    1364:  00:34D0                    >             db8     s,z,f5,hc,f3,pv,n,c
    1364:  00:34D0  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1364:  00:34D1                    >             else
    1364:  00:34D1                    ~             db      0xff
    1364:  00:34D1                    ~             endif
    1365:  00:34D1                                  vec     0x2a,meml,memh,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1365:  00:34D1                    > 
    1365:  00:34D1                    >             if      postccf
    1365:  00:34D1                    ~ 
    1365:  00:34D1                    ~             if      ( .@veccount % 3 ) == 0
    1365:  00:34D1                    ~             inst    op1,op2,op3,op4,tail
    1365:  00:34D1                    ~ .@areg      :=      0
    1365:  00:34D1                    ~             else
    1365:  00:34D1                    ~             db      op1,op2,op3,op4,0
    1365:  00:34D1                    ~ .@areg      :=      .@areg | a
    1365:  00:34D1                    ~             endif
    1365:  00:34D1                    ~ 
    1365:  00:34D1                    ~             else
    1365:  00:34D1  2A 0C 09 00       >             db      op1,op2,op3,op4
    1365:  00:34D5                    >             endif
    1365:  00:34D5                    > 
    1365:  00:34D5  FF                >             db      f
    1365:  00:34D6                    > 
    1365:  00:34D6                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1365:  00:34D6                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1365:  00:34D6                    ~             else
    1365:  00:34D6  AA                >             db      a
    1365:  00:34D7                    >             endif
    1365:  00:34D7                    > 
    1365:  00:34D7                    >             dw      bc,de,hl,ix,iy
    1365:  00:34D7  CC BB EE DD 11 44 88 DD 77 FD 
    1365:  00:34E1  34 12             >             dw      mem
    1365:  00:34E3  00 C0             >             dw      sp
    1365:  00:34E5                    > 
    1365:  00:34E5  (00:01B7)         > .@veccount := .@veccount+1
    1365:  00:34E5                    > 
    1366:  00:34E5                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1366:  00:34E5                    > 
    1366:  00:34E5                    >             if      postccf
    1366:  00:34E5                    ~ 
    1366:  00:34E5                    ~             if      ( .@veccount % 3 ) == 0
    1366:  00:34E5                    ~             inst    op1,op2,op3,op4,tail
    1366:  00:34E5                    ~ .@areg      :=      0
    1366:  00:34E5                    ~             else
    1366:  00:34E5                    ~             db      op1,op2,op3,op4,0
    1366:  00:34E5                    ~ .@areg      :=      .@areg | a
    1366:  00:34E5                    ~             endif
    1366:  00:34E5                    ~ 
    1366:  00:34E5                    ~             else
    1366:  00:34E5  00 00 00 00       >             db      op1,op2,op3,op4
    1366:  00:34E9                    >             endif
    1366:  00:34E9                    > 
    1366:  00:34E9  00                >             db      f
    1366:  00:34EA                    > 
    1366:  00:34EA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1366:  00:34EA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1366:  00:34EA                    ~             else
    1366:  00:34EA  00                >             db      a
    1366:  00:34EB                    >             endif
    1366:  00:34EB                    > 
    1366:  00:34EB                    >             dw      bc,de,hl,ix,iy
    1366:  00:34EB  00 00 00 00 00 00 00 00 00 00 
    1366:  00:34F5  00 00             >             dw      mem
    1366:  00:34F7  00 00             >             dw      sp
    1366:  00:34F9                    > 
    1366:  00:34F9  (00:01B8)         > .@veccount := .@veccount+1
    1366:  00:34F9                    > 
    1367:  00:34F9                                  vec     0x00,0x00,0x00,0x00,mem,0x8001,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1367:  00:34F9                    > 
    1367:  00:34F9                    >             if      postccf
    1367:  00:34F9                    ~ 
    1367:  00:34F9                    ~             if      ( .@veccount % 3 ) == 0
    1367:  00:34F9                    ~             inst    op1,op2,op3,op4,tail
    1367:  00:34F9                    ~ .@areg      :=      0
    1367:  00:34F9                    ~             else
    1367:  00:34F9                    ~             db      op1,op2,op3,op4,0
    1367:  00:34F9                    ~ .@areg      :=      .@areg | a
    1367:  00:34F9                    ~             endif
    1367:  00:34F9                    ~ 
    1367:  00:34F9                    ~             else
    1367:  00:34F9  00 00 00 00       >             db      op1,op2,op3,op4
    1367:  00:34FD                    >             endif
    1367:  00:34FD                    > 
    1367:  00:34FD  FF                >             db      f
    1367:  00:34FE                    > 
    1367:  00:34FE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1367:  00:34FE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1367:  00:34FE                    ~             else
    1367:  00:34FE  00                >             db      a
    1367:  00:34FF                    >             endif
    1367:  00:34FF                    > 
    1367:  00:34FF                    >             dw      bc,de,hl,ix,iy
    1367:  00:34FF  00 00 00 00 00 00 00 00 00 00 
    1367:  00:3509  01 80             >             dw      mem
    1367:  00:350B  00 00             >             dw      sp
    1367:  00:350D                    > 
    1367:  00:350D  (00:01B9)         > .@veccount := .@veccount+1
    1367:  00:350D                    > 
    1368:  00:350D                                  crcs    allflags,0xac8a6b94,all,0x3103f88d,docflags,0xac8a6b94,doc,0x3103f88d,ccf,0x7049ee1e,mptr,0xfb9ef23e
    1368:  00:350D                    >             if      postccf
    1368:  00:350D                    ~             ddbe    ccf
    1368:  00:350D                    ~             elseif  memptr
    1368:  00:350D                    ~             ddbe    mptr
    1368:  00:350D                    ~             else
    1368:  00:350D                    >             if      maskflags
    1368:  00:350D                    >             if      onlyflags
    1368:  00:350D                    ~             ddbe    docflags
    1368:  00:350D                    ~             else
    1368:  00:350D                    >             ddbe    doc
    1368:  00:350D  31                >             db      (n>>24)&0xff
    1368:  00:350E  03                >             db      (n>>16)&0xff
    1368:  00:350F  F8                >             db      (n>>8)&0xff
    1368:  00:3510  8D                >             db      n&0xff
    1368:  00:3511                    >             endif
    1368:  00:3511                    >             else
    1368:  00:3511                    ~             if      onlyflags
    1368:  00:3511                    ~             ddbe    allflags
    1368:  00:3511                    ~             else
    1368:  00:3511                    ~             ddbe    all
    1368:  00:3511                    ~             endif
    1368:  00:3511                    ~             endif
    1368:  00:3511                    >             endif
    1369:  00:3511                                  name    "LD HL,(NN)"
    1369:  00:3511                    >             dz      n
    1369:  00:3511  4C 44 20 48 4C 2C 28 4E 4E 29 00 
    1370:  00:351C                      
    1371:  00:351C                      .ld_xy_mem  flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1371:  00:351C                    >             if      maskflags
    1371:  00:351C                    >             db8     s,z,f5,hc,f3,pv,n,c
    1371:  00:351C  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1371:  00:351D                    >             else
    1371:  00:351D                    ~             db      0xff
    1371:  00:351D                    ~             endif
    1372:  00:351D                                  vec     0xdd,0x2a,meml,memh,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1372:  00:351D                    > 
    1372:  00:351D                    >             if      postccf
    1372:  00:351D                    ~ 
    1372:  00:351D                    ~             if      ( .@veccount % 3 ) == 0
    1372:  00:351D                    ~             inst    op1,op2,op3,op4,tail
    1372:  00:351D                    ~ .@areg      :=      0
    1372:  00:351D                    ~             else
    1372:  00:351D                    ~             db      op1,op2,op3,op4,0
    1372:  00:351D                    ~ .@areg      :=      .@areg | a
    1372:  00:351D                    ~             endif
    1372:  00:351D                    ~ 
    1372:  00:351D                    ~             else
    1372:  00:351D  DD 2A 0C 09       >             db      op1,op2,op3,op4
    1372:  00:3521                    >             endif
    1372:  00:3521                    > 
    1372:  00:3521  FF                >             db      f
    1372:  00:3522                    > 
    1372:  00:3522                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1372:  00:3522                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1372:  00:3522                    ~             else
    1372:  00:3522  AA                >             db      a
    1372:  00:3523                    >             endif
    1372:  00:3523                    > 
    1372:  00:3523                    >             dw      bc,de,hl,ix,iy
    1372:  00:3523  CC BB EE DD 11 44 88 DD 77 FD 
    1372:  00:352D  34 12             >             dw      mem
    1372:  00:352F  00 C0             >             dw      sp
    1372:  00:3531                    > 
    1372:  00:3531  (00:01BA)         > .@veccount := .@veccount+1
    1372:  00:3531                    > 
    1373:  00:3531                                  vec     0x20,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1373:  00:3531                    > 
    1373:  00:3531                    >             if      postccf
    1373:  00:3531                    ~ 
    1373:  00:3531                    ~             if      ( .@veccount % 3 ) == 0
    1373:  00:3531                    ~             inst    op1,op2,op3,op4,tail
    1373:  00:3531                    ~ .@areg      :=      0
    1373:  00:3531                    ~             else
    1373:  00:3531                    ~             db      op1,op2,op3,op4,0
    1373:  00:3531                    ~ .@areg      :=      .@areg | a
    1373:  00:3531                    ~             endif
    1373:  00:3531                    ~ 
    1373:  00:3531                    ~             else
    1373:  00:3531  20 00 00 00       >             db      op1,op2,op3,op4
    1373:  00:3535                    >             endif
    1373:  00:3535                    > 
    1373:  00:3535  00                >             db      f
    1373:  00:3536                    > 
    1373:  00:3536                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1373:  00:3536                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1373:  00:3536                    ~             else
    1373:  00:3536  00                >             db      a
    1373:  00:3537                    >             endif
    1373:  00:3537                    > 
    1373:  00:3537                    >             dw      bc,de,hl,ix,iy
    1373:  00:3537  00 00 00 00 00 00 00 00 00 00 
    1373:  00:3541  00 00             >             dw      mem
    1373:  00:3543  00 00             >             dw      sp
    1373:  00:3545                    > 
    1373:  00:3545  (00:01BB)         > .@veccount := .@veccount+1
    1373:  00:3545                    > 
    1374:  00:3545                                  vec     0x00,0x00,0x00,0x00,mem,0x8001,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1374:  00:3545                    > 
    1374:  00:3545                    >             if      postccf
    1374:  00:3545                    ~ 
    1374:  00:3545                    ~             if      ( .@veccount % 3 ) == 0
    1374:  00:3545                    ~             inst    op1,op2,op3,op4,tail
    1374:  00:3545                    ~ .@areg      :=      0
    1374:  00:3545                    ~             else
    1374:  00:3545                    ~             db      op1,op2,op3,op4,0
    1374:  00:3545                    ~ .@areg      :=      .@areg | a
    1374:  00:3545                    ~             endif
    1374:  00:3545                    ~ 
    1374:  00:3545                    ~             else
    1374:  00:3545  00 00 00 00       >             db      op1,op2,op3,op4
    1374:  00:3549                    >             endif
    1374:  00:3549                    > 
    1374:  00:3549  FF                >             db      f
    1374:  00:354A                    > 
    1374:  00:354A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1374:  00:354A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1374:  00:354A                    ~             else
    1374:  00:354A  00                >             db      a
    1374:  00:354B                    >             endif
    1374:  00:354B                    > 
    1374:  00:354B                    >             dw      bc,de,hl,ix,iy
    1374:  00:354B  00 00 00 00 00 00 00 00 00 00 
    1374:  00:3555  01 80             >             dw      mem
    1374:  00:3557  00 00             >             dw      sp
    1374:  00:3559                    > 
    1374:  00:3559  (00:01BC)         > .@veccount := .@veccount+1
    1374:  00:3559                    > 
    1375:  00:3559                                  crcs    allflags,0xa33672df,all,0x68579189,docflags,0xa33672df,doc,0x68579189,ccf,0xaf311f28,mptr,0xcdb40688
    1375:  00:3559                    >             if      postccf
    1375:  00:3559                    ~             ddbe    ccf
    1375:  00:3559                    ~             elseif  memptr
    1375:  00:3559                    ~             ddbe    mptr
    1375:  00:3559                    ~             else
    1375:  00:3559                    >             if      maskflags
    1375:  00:3559                    >             if      onlyflags
    1375:  00:3559                    ~             ddbe    docflags
    1375:  00:3559                    ~             else
    1375:  00:3559                    >             ddbe    doc
    1375:  00:3559  68                >             db      (n>>24)&0xff
    1375:  00:355A  57                >             db      (n>>16)&0xff
    1375:  00:355B  91                >             db      (n>>8)&0xff
    1375:  00:355C  89                >             db      n&0xff
    1375:  00:355D                    >             endif
    1375:  00:355D                    >             else
    1375:  00:355D                    ~             if      onlyflags
    1375:  00:355D                    ~             ddbe    allflags
    1375:  00:355D                    ~             else
    1375:  00:355D                    ~             ddbe    all
    1375:  00:355D                    ~             endif
    1375:  00:355D                    ~             endif
    1375:  00:355D                    >             endif
    1376:  00:355D                                  name    "LD XY,(NN)"
    1376:  00:355D                    >             dz      n
    1376:  00:355D  4C 44 20 58 59 2C 28 4E 4E 29 00 
    1377:  00:3568                      
    1378:  00:3568                      .ld_rr_mem  flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1378:  00:3568                    >             if      maskflags
    1378:  00:3568                    >             db8     s,z,f5,hc,f3,pv,n,c
    1378:  00:3568  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1378:  00:3569                    >             else
    1378:  00:3569                    ~             db      0xff
    1378:  00:3569                    ~             endif
    1379:  00:3569                                  vec     0xed,0x4b,meml,memh,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1379:  00:3569                    > 
    1379:  00:3569                    >             if      postccf
    1379:  00:3569                    ~ 
    1379:  00:3569                    ~             if      ( .@veccount % 3 ) == 0
    1379:  00:3569                    ~             inst    op1,op2,op3,op4,tail
    1379:  00:3569                    ~ .@areg      :=      0
    1379:  00:3569                    ~             else
    1379:  00:3569                    ~             db      op1,op2,op3,op4,0
    1379:  00:3569                    ~ .@areg      :=      .@areg | a
    1379:  00:3569                    ~             endif
    1379:  00:3569                    ~ 
    1379:  00:3569                    ~             else
    1379:  00:3569  ED 4B 0C 09       >             db      op1,op2,op3,op4
    1379:  00:356D                    >             endif
    1379:  00:356D                    > 
    1379:  00:356D  FF                >             db      f
    1379:  00:356E                    > 
    1379:  00:356E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1379:  00:356E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1379:  00:356E                    ~             else
    1379:  00:356E  AA                >             db      a
    1379:  00:356F                    >             endif
    1379:  00:356F                    > 
    1379:  00:356F                    >             dw      bc,de,hl,ix,iy
    1379:  00:356F  CC BB EE DD 11 44 88 DD 77 FD 
    1379:  00:3579  34 12             >             dw      mem
    1379:  00:357B  00 C0             >             dw      sp
    1379:  00:357D                    > 
    1379:  00:357D  (00:01BD)         > .@veccount := .@veccount+1
    1379:  00:357D                    > 
    1380:  00:357D                                  vec     0x00,0x30,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1380:  00:357D                    > 
    1380:  00:357D                    >             if      postccf
    1380:  00:357D                    ~ 
    1380:  00:357D                    ~             if      ( .@veccount % 3 ) == 0
    1380:  00:357D                    ~             inst    op1,op2,op3,op4,tail
    1380:  00:357D                    ~ .@areg      :=      0
    1380:  00:357D                    ~             else
    1380:  00:357D                    ~             db      op1,op2,op3,op4,0
    1380:  00:357D                    ~ .@areg      :=      .@areg | a
    1380:  00:357D                    ~             endif
    1380:  00:357D                    ~ 
    1380:  00:357D                    ~             else
    1380:  00:357D  00 30 00 00       >             db      op1,op2,op3,op4
    1380:  00:3581                    >             endif
    1380:  00:3581                    > 
    1380:  00:3581  00                >             db      f
    1380:  00:3582                    > 
    1380:  00:3582                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1380:  00:3582                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1380:  00:3582                    ~             else
    1380:  00:3582  00                >             db      a
    1380:  00:3583                    >             endif
    1380:  00:3583                    > 
    1380:  00:3583                    >             dw      bc,de,hl,ix,iy
    1380:  00:3583  00 00 00 00 00 00 00 00 00 00 
    1380:  00:358D  00 00             >             dw      mem
    1380:  00:358F  00 00             >             dw      sp
    1380:  00:3591                    > 
    1380:  00:3591  (00:01BE)         > .@veccount := .@veccount+1
    1380:  00:3591                    > 
    1381:  00:3591                                  vec     0x00,0x00,0x00,0x00,mem,0x8001,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1381:  00:3591                    > 
    1381:  00:3591                    >             if      postccf
    1381:  00:3591                    ~ 
    1381:  00:3591                    ~             if      ( .@veccount % 3 ) == 0
    1381:  00:3591                    ~             inst    op1,op2,op3,op4,tail
    1381:  00:3591                    ~ .@areg      :=      0
    1381:  00:3591                    ~             else
    1381:  00:3591                    ~             db      op1,op2,op3,op4,0
    1381:  00:3591                    ~ .@areg      :=      .@areg | a
    1381:  00:3591                    ~             endif
    1381:  00:3591                    ~ 
    1381:  00:3591                    ~             else
    1381:  00:3591  00 00 00 00       >             db      op1,op2,op3,op4
    1381:  00:3595                    >             endif
    1381:  00:3595                    > 
    1381:  00:3595  FF                >             db      f
    1381:  00:3596                    > 
    1381:  00:3596                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1381:  00:3596                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1381:  00:3596                    ~             else
    1381:  00:3596  00                >             db      a
    1381:  00:3597                    >             endif
    1381:  00:3597                    > 
    1381:  00:3597                    >             dw      bc,de,hl,ix,iy
    1381:  00:3597  00 00 00 00 00 00 00 00 00 00 
    1381:  00:35A1  01 80             >             dw      mem
    1381:  00:35A3  00 00             >             dw      sp
    1381:  00:35A5                    > 
    1381:  00:35A5  (00:01BF)         > .@veccount := .@veccount+1
    1381:  00:35A5                    > 
    1382:  00:35A5                                  crcs    allflags,0x1e1265f2,all,0x191f2bc3,docflags,0x1e1265f2,doc,0x191f2bc3,ccf,0x32ac7143,mptr,0x2960708f
    1382:  00:35A5                    >             if      postccf
    1382:  00:35A5                    ~             ddbe    ccf
    1382:  00:35A5                    ~             elseif  memptr
    1382:  00:35A5                    ~             ddbe    mptr
    1382:  00:35A5                    ~             else
    1382:  00:35A5                    >             if      maskflags
    1382:  00:35A5                    >             if      onlyflags
    1382:  00:35A5                    ~             ddbe    docflags
    1382:  00:35A5                    ~             else
    1382:  00:35A5                    >             ddbe    doc
    1382:  00:35A5  19                >             db      (n>>24)&0xff
    1382:  00:35A6  1F                >             db      (n>>16)&0xff
    1382:  00:35A7  2B                >             db      (n>>8)&0xff
    1382:  00:35A8  C3                >             db      n&0xff
    1382:  00:35A9                    >             endif
    1382:  00:35A9                    >             else
    1382:  00:35A9                    ~             if      onlyflags
    1382:  00:35A9                    ~             ddbe    allflags
    1382:  00:35A9                    ~             else
    1382:  00:35A9                    ~             ddbe    all
    1382:  00:35A9                    ~             endif
    1382:  00:35A9                    ~             endif
    1382:  00:35A9                    >             endif
    1383:  00:35A9                                  name    "LD RR,(NN)"
    1383:  00:35A9                    >             dz      n
    1383:  00:35A9  4C 44 20 52 52 2C 28 4E 4E 29 00 
    1384:  00:35B4                      
    1385:  00:35B4                      .ld_mem_hl  flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1385:  00:35B4                    >             if      maskflags
    1385:  00:35B4                    >             db8     s,z,f5,hc,f3,pv,n,c
    1385:  00:35B4  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1385:  00:35B5                    >             else
    1385:  00:35B5                    ~             db      0xff
    1385:  00:35B5                    ~             endif
    1386:  00:35B5                                  vec     0x22,meml,memh,stop,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1386:  00:35B5                    > 
    1386:  00:35B5                    >             if      postccf
    1386:  00:35B5                    ~ 
    1386:  00:35B5                    ~             if      ( .@veccount % 3 ) == 0
    1386:  00:35B5                    ~             inst    op1,op2,op3,op4,tail
    1386:  00:35B5                    ~ .@areg      :=      0
    1386:  00:35B5                    ~             else
    1386:  00:35B5                    ~             db      op1,op2,op3,op4,0
    1386:  00:35B5                    ~ .@areg      :=      .@areg | a
    1386:  00:35B5                    ~             endif
    1386:  00:35B5                    ~ 
    1386:  00:35B5                    ~             else
    1386:  00:35B5  22 0C 09 00       >             db      op1,op2,op3,op4
    1386:  00:35B9                    >             endif
    1386:  00:35B9                    > 
    1386:  00:35B9  FF                >             db      f
    1386:  00:35BA                    > 
    1386:  00:35BA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1386:  00:35BA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1386:  00:35BA                    ~             else
    1386:  00:35BA  AA                >             db      a
    1386:  00:35BB                    >             endif
    1386:  00:35BB                    > 
    1386:  00:35BB                    >             dw      bc,de,hl,ix,iy
    1386:  00:35BB  CC BB EE DD 11 44 88 DD 77 FD 
    1386:  00:35C5  34 12             >             dw      mem
    1386:  00:35C7  00 C0             >             dw      sp
    1386:  00:35C9                    > 
    1386:  00:35C9  (00:01C0)         > .@veccount := .@veccount+1
    1386:  00:35C9                    > 
    1387:  00:35C9                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1387:  00:35C9                    > 
    1387:  00:35C9                    >             if      postccf
    1387:  00:35C9                    ~ 
    1387:  00:35C9                    ~             if      ( .@veccount % 3 ) == 0
    1387:  00:35C9                    ~             inst    op1,op2,op3,op4,tail
    1387:  00:35C9                    ~ .@areg      :=      0
    1387:  00:35C9                    ~             else
    1387:  00:35C9                    ~             db      op1,op2,op3,op4,0
    1387:  00:35C9                    ~ .@areg      :=      .@areg | a
    1387:  00:35C9                    ~             endif
    1387:  00:35C9                    ~ 
    1387:  00:35C9                    ~             else
    1387:  00:35C9  00 00 00 00       >             db      op1,op2,op3,op4
    1387:  00:35CD                    >             endif
    1387:  00:35CD                    > 
    1387:  00:35CD  00                >             db      f
    1387:  00:35CE                    > 
    1387:  00:35CE                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1387:  00:35CE                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1387:  00:35CE                    ~             else
    1387:  00:35CE  00                >             db      a
    1387:  00:35CF                    >             endif
    1387:  00:35CF                    > 
    1387:  00:35CF                    >             dw      bc,de,hl,ix,iy
    1387:  00:35CF  00 00 00 00 00 00 00 00 00 00 
    1387:  00:35D9  00 00             >             dw      mem
    1387:  00:35DB  00 00             >             dw      sp
    1387:  00:35DD                    > 
    1387:  00:35DD  (00:01C1)         > .@veccount := .@veccount+1
    1387:  00:35DD                    > 
    1388:  00:35DD                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x8001,ix,0x0000,iy,0x0000,sp,0x0000
    1388:  00:35DD                    > 
    1388:  00:35DD                    >             if      postccf
    1388:  00:35DD                    ~ 
    1388:  00:35DD                    ~             if      ( .@veccount % 3 ) == 0
    1388:  00:35DD                    ~             inst    op1,op2,op3,op4,tail
    1388:  00:35DD                    ~ .@areg      :=      0
    1388:  00:35DD                    ~             else
    1388:  00:35DD                    ~             db      op1,op2,op3,op4,0
    1388:  00:35DD                    ~ .@areg      :=      .@areg | a
    1388:  00:35DD                    ~             endif
    1388:  00:35DD                    ~ 
    1388:  00:35DD                    ~             else
    1388:  00:35DD  00 00 00 00       >             db      op1,op2,op3,op4
    1388:  00:35E1                    >             endif
    1388:  00:35E1                    > 
    1388:  00:35E1  FF                >             db      f
    1388:  00:35E2                    > 
    1388:  00:35E2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1388:  00:35E2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1388:  00:35E2                    ~             else
    1388:  00:35E2  00                >             db      a
    1388:  00:35E3                    >             endif
    1388:  00:35E3                    > 
    1388:  00:35E3                    >             dw      bc,de,hl,ix,iy
    1388:  00:35E3  00 00 00 00 01 80 00 00 00 00 
    1388:  00:35ED  00 00             >             dw      mem
    1388:  00:35EF  00 00             >             dw      sp
    1388:  00:35F1                    > 
    1388:  00:35F1  (00:01C2)         > .@veccount := .@veccount+1
    1388:  00:35F1                    > 
    1389:  00:35F1                                  crcs    allflags,0xac8a6b94,all,0x89eb910d,docflags,0xac8a6b94,doc,0x89eb910d,ccf,0x7049ee1e,mptr,0xfb9ef23e
    1389:  00:35F1                    >             if      postccf
    1389:  00:35F1                    ~             ddbe    ccf
    1389:  00:35F1                    ~             elseif  memptr
    1389:  00:35F1                    ~             ddbe    mptr
    1389:  00:35F1                    ~             else
    1389:  00:35F1                    >             if      maskflags
    1389:  00:35F1                    >             if      onlyflags
    1389:  00:35F1                    ~             ddbe    docflags
    1389:  00:35F1                    ~             else
    1389:  00:35F1                    >             ddbe    doc
    1389:  00:35F1  89                >             db      (n>>24)&0xff
    1389:  00:35F2  EB                >             db      (n>>16)&0xff
    1389:  00:35F3  91                >             db      (n>>8)&0xff
    1389:  00:35F4  0D                >             db      n&0xff
    1389:  00:35F5                    >             endif
    1389:  00:35F5                    >             else
    1389:  00:35F5                    ~             if      onlyflags
    1389:  00:35F5                    ~             ddbe    allflags
    1389:  00:35F5                    ~             else
    1389:  00:35F5                    ~             ddbe    all
    1389:  00:35F5                    ~             endif
    1389:  00:35F5                    ~             endif
    1389:  00:35F5                    >             endif
    1390:  00:35F5                                  name    "LD (NN),HL"
    1390:  00:35F5                    >             dz      n
    1390:  00:35F5  4C 44 20 28 4E 4E 29 2C 48 4C 00 
    1391:  00:3600                      
    1392:  00:3600                      .ld_mem_xy  flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1392:  00:3600                    >             if      maskflags
    1392:  00:3600                    >             db8     s,z,f5,hc,f3,pv,n,c
    1392:  00:3600  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1392:  00:3601                    >             else
    1392:  00:3601                    ~             db      0xff
    1392:  00:3601                    ~             endif
    1393:  00:3601                                  vec     0xdd,0x22,meml,memh,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1393:  00:3601                    > 
    1393:  00:3601                    >             if      postccf
    1393:  00:3601                    ~ 
    1393:  00:3601                    ~             if      ( .@veccount % 3 ) == 0
    1393:  00:3601                    ~             inst    op1,op2,op3,op4,tail
    1393:  00:3601                    ~ .@areg      :=      0
    1393:  00:3601                    ~             else
    1393:  00:3601                    ~             db      op1,op2,op3,op4,0
    1393:  00:3601                    ~ .@areg      :=      .@areg | a
    1393:  00:3601                    ~             endif
    1393:  00:3601                    ~ 
    1393:  00:3601                    ~             else
    1393:  00:3601  DD 22 0C 09       >             db      op1,op2,op3,op4
    1393:  00:3605                    >             endif
    1393:  00:3605                    > 
    1393:  00:3605  FF                >             db      f
    1393:  00:3606                    > 
    1393:  00:3606                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1393:  00:3606                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1393:  00:3606                    ~             else
    1393:  00:3606  AA                >             db      a
    1393:  00:3607                    >             endif
    1393:  00:3607                    > 
    1393:  00:3607                    >             dw      bc,de,hl,ix,iy
    1393:  00:3607  CC BB EE DD 11 44 88 DD 77 FD 
    1393:  00:3611  34 12             >             dw      mem
    1393:  00:3613  00 C0             >             dw      sp
    1393:  00:3615                    > 
    1393:  00:3615  (00:01C3)         > .@veccount := .@veccount+1
    1393:  00:3615                    > 
    1394:  00:3615                                  vec     0x20,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1394:  00:3615                    > 
    1394:  00:3615                    >             if      postccf
    1394:  00:3615                    ~ 
    1394:  00:3615                    ~             if      ( .@veccount % 3 ) == 0
    1394:  00:3615                    ~             inst    op1,op2,op3,op4,tail
    1394:  00:3615                    ~ .@areg      :=      0
    1394:  00:3615                    ~             else
    1394:  00:3615                    ~             db      op1,op2,op3,op4,0
    1394:  00:3615                    ~ .@areg      :=      .@areg | a
    1394:  00:3615                    ~             endif
    1394:  00:3615                    ~ 
    1394:  00:3615                    ~             else
    1394:  00:3615  20 00 00 00       >             db      op1,op2,op3,op4
    1394:  00:3619                    >             endif
    1394:  00:3619                    > 
    1394:  00:3619  00                >             db      f
    1394:  00:361A                    > 
    1394:  00:361A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1394:  00:361A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1394:  00:361A                    ~             else
    1394:  00:361A  00                >             db      a
    1394:  00:361B                    >             endif
    1394:  00:361B                    > 
    1394:  00:361B                    >             dw      bc,de,hl,ix,iy
    1394:  00:361B  00 00 00 00 00 00 00 00 00 00 
    1394:  00:3625  00 00             >             dw      mem
    1394:  00:3627  00 00             >             dw      sp
    1394:  00:3629                    > 
    1394:  00:3629  (00:01C4)         > .@veccount := .@veccount+1
    1394:  00:3629                    > 
    1395:  00:3629                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x8001,iy,0x8001,sp,0x0000
    1395:  00:3629                    > 
    1395:  00:3629                    >             if      postccf
    1395:  00:3629                    ~ 
    1395:  00:3629                    ~             if      ( .@veccount % 3 ) == 0
    1395:  00:3629                    ~             inst    op1,op2,op3,op4,tail
    1395:  00:3629                    ~ .@areg      :=      0
    1395:  00:3629                    ~             else
    1395:  00:3629                    ~             db      op1,op2,op3,op4,0
    1395:  00:3629                    ~ .@areg      :=      .@areg | a
    1395:  00:3629                    ~             endif
    1395:  00:3629                    ~ 
    1395:  00:3629                    ~             else
    1395:  00:3629  00 00 00 00       >             db      op1,op2,op3,op4
    1395:  00:362D                    >             endif
    1395:  00:362D                    > 
    1395:  00:362D  FF                >             db      f
    1395:  00:362E                    > 
    1395:  00:362E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1395:  00:362E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1395:  00:362E                    ~             else
    1395:  00:362E  00                >             db      a
    1395:  00:362F                    >             endif
    1395:  00:362F                    > 
    1395:  00:362F                    >             dw      bc,de,hl,ix,iy
    1395:  00:362F  00 00 00 00 00 00 01 80 01 80 
    1395:  00:3639  00 00             >             dw      mem
    1395:  00:363B  00 00             >             dw      sp
    1395:  00:363D                    > 
    1395:  00:363D  (00:01C5)         > .@veccount := .@veccount+1
    1395:  00:363D                    > 
    1396:  00:363D                                  crcs    allflags,0x313a5635,all,0xce4d5643,docflags,0x313a5635,doc,0xce4d5643,ccf,0x8ea4e97a,mptr,0x8891b6e5
    1396:  00:363D                    >             if      postccf
    1396:  00:363D                    ~             ddbe    ccf
    1396:  00:363D                    ~             elseif  memptr
    1396:  00:363D                    ~             ddbe    mptr
    1396:  00:363D                    ~             else
    1396:  00:363D                    >             if      maskflags
    1396:  00:363D                    >             if      onlyflags
    1396:  00:363D                    ~             ddbe    docflags
    1396:  00:363D                    ~             else
    1396:  00:363D                    >             ddbe    doc
    1396:  00:363D  CE                >             db      (n>>24)&0xff
    1396:  00:363E  4D                >             db      (n>>16)&0xff
    1396:  00:363F  56                >             db      (n>>8)&0xff
    1396:  00:3640  43                >             db      n&0xff
    1396:  00:3641                    >             endif
    1396:  00:3641                    >             else
    1396:  00:3641                    ~             if      onlyflags
    1396:  00:3641                    ~             ddbe    allflags
    1396:  00:3641                    ~             else
    1396:  00:3641                    ~             ddbe    all
    1396:  00:3641                    ~             endif
    1396:  00:3641                    ~             endif
    1396:  00:3641                    >             endif
    1397:  00:3641                                  name    "LD (NN),XY"
    1397:  00:3641                    >             dz      n
    1397:  00:3641  4C 44 20 28 4E 4E 29 2C 58 59 00 
    1398:  00:364C                      
    1399:  00:364C                      .ld_mem_rr  flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1399:  00:364C                    >             if      maskflags
    1399:  00:364C                    >             db8     s,z,f5,hc,f3,pv,n,c
    1399:  00:364C  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1399:  00:364D                    >             else
    1399:  00:364D                    ~             db      0xff
    1399:  00:364D                    ~             endif
    1400:  00:364D                                  vec     0xed,0x43,meml,memh,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1400:  00:364D                    > 
    1400:  00:364D                    >             if      postccf
    1400:  00:364D                    ~ 
    1400:  00:364D                    ~             if      ( .@veccount % 3 ) == 0
    1400:  00:364D                    ~             inst    op1,op2,op3,op4,tail
    1400:  00:364D                    ~ .@areg      :=      0
    1400:  00:364D                    ~             else
    1400:  00:364D                    ~             db      op1,op2,op3,op4,0
    1400:  00:364D                    ~ .@areg      :=      .@areg | a
    1400:  00:364D                    ~             endif
    1400:  00:364D                    ~ 
    1400:  00:364D                    ~             else
    1400:  00:364D  ED 43 0C 09       >             db      op1,op2,op3,op4
    1400:  00:3651                    >             endif
    1400:  00:3651                    > 
    1400:  00:3651  FF                >             db      f
    1400:  00:3652                    > 
    1400:  00:3652                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1400:  00:3652                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1400:  00:3652                    ~             else
    1400:  00:3652  AA                >             db      a
    1400:  00:3653                    >             endif
    1400:  00:3653                    > 
    1400:  00:3653                    >             dw      bc,de,hl,ix,iy
    1400:  00:3653  CC BB EE DD 11 44 88 DD 77 FD 
    1400:  00:365D  34 12             >             dw      mem
    1400:  00:365F  00 C0             >             dw      sp
    1400:  00:3661                    > 
    1400:  00:3661  (00:01C6)         > .@veccount := .@veccount+1
    1400:  00:3661                    > 
    1401:  00:3661                                  vec     0x00,0x30,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1401:  00:3661                    > 
    1401:  00:3661                    >             if      postccf
    1401:  00:3661                    ~ 
    1401:  00:3661                    ~             if      ( .@veccount % 3 ) == 0
    1401:  00:3661                    ~             inst    op1,op2,op3,op4,tail
    1401:  00:3661                    ~ .@areg      :=      0
    1401:  00:3661                    ~             else
    1401:  00:3661                    ~             db      op1,op2,op3,op4,0
    1401:  00:3661                    ~ .@areg      :=      .@areg | a
    1401:  00:3661                    ~             endif
    1401:  00:3661                    ~ 
    1401:  00:3661                    ~             else
    1401:  00:3661  00 30 00 00       >             db      op1,op2,op3,op4
    1401:  00:3665                    >             endif
    1401:  00:3665                    > 
    1401:  00:3665  00                >             db      f
    1401:  00:3666                    > 
    1401:  00:3666                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1401:  00:3666                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1401:  00:3666                    ~             else
    1401:  00:3666  00                >             db      a
    1401:  00:3667                    >             endif
    1401:  00:3667                    > 
    1401:  00:3667                    >             dw      bc,de,hl,ix,iy
    1401:  00:3667  00 00 00 00 00 00 00 00 00 00 
    1401:  00:3671  00 00             >             dw      mem
    1401:  00:3673  00 00             >             dw      sp
    1401:  00:3675                    > 
    1401:  00:3675  (00:01C7)         > .@veccount := .@veccount+1
    1401:  00:3675                    > 
    1402:  00:3675                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x8001,de,0x8001,hl,0x8001,ix,0x0000,iy,0x0000,sp,0x8001
    1402:  00:3675                    > 
    1402:  00:3675                    >             if      postccf
    1402:  00:3675                    ~ 
    1402:  00:3675                    ~             if      ( .@veccount % 3 ) == 0
    1402:  00:3675                    ~             inst    op1,op2,op3,op4,tail
    1402:  00:3675                    ~ .@areg      :=      0
    1402:  00:3675                    ~             else
    1402:  00:3675                    ~             db      op1,op2,op3,op4,0
    1402:  00:3675                    ~ .@areg      :=      .@areg | a
    1402:  00:3675                    ~             endif
    1402:  00:3675                    ~ 
    1402:  00:3675                    ~             else
    1402:  00:3675  00 00 00 00       >             db      op1,op2,op3,op4
    1402:  00:3679                    >             endif
    1402:  00:3679                    > 
    1402:  00:3679  FF                >             db      f
    1402:  00:367A                    > 
    1402:  00:367A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1402:  00:367A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1402:  00:367A                    ~             else
    1402:  00:367A  00                >             db      a
    1402:  00:367B                    >             endif
    1402:  00:367B                    > 
    1402:  00:367B                    >             dw      bc,de,hl,ix,iy
    1402:  00:367B  01 80 01 80 01 80 00 00 00 00 
    1402:  00:3685  00 00             >             dw      mem
    1402:  00:3687  01 80             >             dw      sp
    1402:  00:3689                    > 
    1402:  00:3689  (00:01C8)         > .@veccount := .@veccount+1
    1402:  00:3689                    > 
    1403:  00:3689                                  crcs    allflags,0xcf735d07,all,0x231acf55,docflags,0xcf735d07,doc,0x231acf55,ccf,0x46aaf65e,mptr,0x86a92365
    1403:  00:3689                    >             if      postccf
    1403:  00:3689                    ~             ddbe    ccf
    1403:  00:3689                    ~             elseif  memptr
    1403:  00:3689                    ~             ddbe    mptr
    1403:  00:3689                    ~             else
    1403:  00:3689                    >             if      maskflags
    1403:  00:3689                    >             if      onlyflags
    1403:  00:3689                    ~             ddbe    docflags
    1403:  00:3689                    ~             else
    1403:  00:3689                    >             ddbe    doc
    1403:  00:3689  23                >             db      (n>>24)&0xff
    1403:  00:368A  1A                >             db      (n>>16)&0xff
    1403:  00:368B  CF                >             db      (n>>8)&0xff
    1403:  00:368C  55                >             db      n&0xff
    1403:  00:368D                    >             endif
    1403:  00:368D                    >             else
    1403:  00:368D                    ~             if      onlyflags
    1403:  00:368D                    ~             ddbe    allflags
    1403:  00:368D                    ~             else
    1403:  00:368D                    ~             ddbe    all
    1403:  00:368D                    ~             endif
    1403:  00:368D                    ~             endif
    1403:  00:368D                    >             endif
    1404:  00:368D                                  name    "LD (NN),RR"
    1404:  00:368D                    >             dz      n
    1404:  00:368D  4C 44 20 28 4E 4E 29 2C 52 52 00 
    1405:  00:3698                      
    1406:  00:3698                      .ld_sp_hl   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1406:  00:3698                    >             if      maskflags
    1406:  00:3698                    >             db8     s,z,f5,hc,f3,pv,n,c
    1406:  00:3698  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1406:  00:3699                    >             else
    1406:  00:3699                    ~             db      0xff
    1406:  00:3699                    ~             endif
    1407:  00:3699                                  vec     0xf9,stop,0x00,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1407:  00:3699                    > 
    1407:  00:3699                    >             if      postccf
    1407:  00:3699                    ~ 
    1407:  00:3699                    ~             if      ( .@veccount % 3 ) == 0
    1407:  00:3699                    ~             inst    op1,op2,op3,op4,tail
    1407:  00:3699                    ~ .@areg      :=      0
    1407:  00:3699                    ~             else
    1407:  00:3699                    ~             db      op1,op2,op3,op4,0
    1407:  00:3699                    ~ .@areg      :=      .@areg | a
    1407:  00:3699                    ~             endif
    1407:  00:3699                    ~ 
    1407:  00:3699                    ~             else
    1407:  00:3699  F9 00 00 00       >             db      op1,op2,op3,op4
    1407:  00:369D                    >             endif
    1407:  00:369D                    > 
    1407:  00:369D  FF                >             db      f
    1407:  00:369E                    > 
    1407:  00:369E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1407:  00:369E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1407:  00:369E                    ~             else
    1407:  00:369E  AA                >             db      a
    1407:  00:369F                    >             endif
    1407:  00:369F                    > 
    1407:  00:369F                    >             dw      bc,de,hl,ix,iy
    1407:  00:369F  CC BB EE DD 11 44 88 DD 77 FD 
    1407:  00:36A9  34 12             >             dw      mem
    1407:  00:36AB  00 C0             >             dw      sp
    1407:  00:36AD                    > 
    1407:  00:36AD  (00:01C9)         > .@veccount := .@veccount+1
    1407:  00:36AD                    > 
    1408:  00:36AD                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1408:  00:36AD                    > 
    1408:  00:36AD                    >             if      postccf
    1408:  00:36AD                    ~ 
    1408:  00:36AD                    ~             if      ( .@veccount % 3 ) == 0
    1408:  00:36AD                    ~             inst    op1,op2,op3,op4,tail
    1408:  00:36AD                    ~ .@areg      :=      0
    1408:  00:36AD                    ~             else
    1408:  00:36AD                    ~             db      op1,op2,op3,op4,0
    1408:  00:36AD                    ~ .@areg      :=      .@areg | a
    1408:  00:36AD                    ~             endif
    1408:  00:36AD                    ~ 
    1408:  00:36AD                    ~             else
    1408:  00:36AD  00 00 00 00       >             db      op1,op2,op3,op4
    1408:  00:36B1                    >             endif
    1408:  00:36B1                    > 
    1408:  00:36B1  00                >             db      f
    1408:  00:36B2                    > 
    1408:  00:36B2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1408:  00:36B2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1408:  00:36B2                    ~             else
    1408:  00:36B2  00                >             db      a
    1408:  00:36B3                    >             endif
    1408:  00:36B3                    > 
    1408:  00:36B3                    >             dw      bc,de,hl,ix,iy
    1408:  00:36B3  00 00 00 00 00 00 00 00 00 00 
    1408:  00:36BD  00 00             >             dw      mem
    1408:  00:36BF  00 00             >             dw      sp
    1408:  00:36C1                    > 
    1408:  00:36C1  (00:01CA)         > .@veccount := .@veccount+1
    1408:  00:36C1                    > 
    1409:  00:36C1                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x8001,ix,0x0000,iy,0x0000,sp,0x0000
    1409:  00:36C1                    > 
    1409:  00:36C1                    >             if      postccf
    1409:  00:36C1                    ~ 
    1409:  00:36C1                    ~             if      ( .@veccount % 3 ) == 0
    1409:  00:36C1                    ~             inst    op1,op2,op3,op4,tail
    1409:  00:36C1                    ~ .@areg      :=      0
    1409:  00:36C1                    ~             else
    1409:  00:36C1                    ~             db      op1,op2,op3,op4,0
    1409:  00:36C1                    ~ .@areg      :=      .@areg | a
    1409:  00:36C1                    ~             endif
    1409:  00:36C1                    ~ 
    1409:  00:36C1                    ~             else
    1409:  00:36C1  00 00 00 00       >             db      op1,op2,op3,op4
    1409:  00:36C5                    >             endif
    1409:  00:36C5                    > 
    1409:  00:36C5  FF                >             db      f
    1409:  00:36C6                    > 
    1409:  00:36C6                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1409:  00:36C6                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1409:  00:36C6                    ~             else
    1409:  00:36C6  00                >             db      a
    1409:  00:36C7                    >             endif
    1409:  00:36C7                    > 
    1409:  00:36C7                    >             dw      bc,de,hl,ix,iy
    1409:  00:36C7  00 00 00 00 01 80 00 00 00 00 
    1409:  00:36D1  00 00             >             dw      mem
    1409:  00:36D3  00 00             >             dw      sp
    1409:  00:36D5                    > 
    1409:  00:36D5  (00:01CB)         > .@veccount := .@veccount+1
    1409:  00:36D5                    > 
    1410:  00:36D5                                  crcs    allflags,0xac8a6b94,all,0xc85266f2,docflags,0xac8a6b94,doc,0xc85266f2,ccf,0x7049ee1e,mptr,0xfb9ef23e
    1410:  00:36D5                    >             if      postccf
    1410:  00:36D5                    ~             ddbe    ccf
    1410:  00:36D5                    ~             elseif  memptr
    1410:  00:36D5                    ~             ddbe    mptr
    1410:  00:36D5                    ~             else
    1410:  00:36D5                    >             if      maskflags
    1410:  00:36D5                    >             if      onlyflags
    1410:  00:36D5                    ~             ddbe    docflags
    1410:  00:36D5                    ~             else
    1410:  00:36D5                    >             ddbe    doc
    1410:  00:36D5  C8                >             db      (n>>24)&0xff
    1410:  00:36D6  52                >             db      (n>>16)&0xff
    1410:  00:36D7  66                >             db      (n>>8)&0xff
    1410:  00:36D8  F2                >             db      n&0xff
    1410:  00:36D9                    >             endif
    1410:  00:36D9                    >             else
    1410:  00:36D9                    ~             if      onlyflags
    1410:  00:36D9                    ~             ddbe    allflags
    1410:  00:36D9                    ~             else
    1410:  00:36D9                    ~             ddbe    all
    1410:  00:36D9                    ~             endif
    1410:  00:36D9                    ~             endif
    1410:  00:36D9                    >             endif
    1411:  00:36D9                                  name    "LD SP,HL"
    1411:  00:36D9                    >             dz      n
    1411:  00:36D9  4C 44 20 53 50 2C 48 4C 00 
    1412:  00:36E2                      
    1413:  00:36E2                      .ld_sp_xy   flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1413:  00:36E2                    >             if      maskflags
    1413:  00:36E2                    >             db8     s,z,f5,hc,f3,pv,n,c
    1413:  00:36E2  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1413:  00:36E3                    >             else
    1413:  00:36E3                    ~             db      0xff
    1413:  00:36E3                    ~             endif
    1414:  00:36E3                                  vec     0xdd,0xf9,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1414:  00:36E3                    > 
    1414:  00:36E3                    >             if      postccf
    1414:  00:36E3                    ~ 
    1414:  00:36E3                    ~             if      ( .@veccount % 3 ) == 0
    1414:  00:36E3                    ~             inst    op1,op2,op3,op4,tail
    1414:  00:36E3                    ~ .@areg      :=      0
    1414:  00:36E3                    ~             else
    1414:  00:36E3                    ~             db      op1,op2,op3,op4,0
    1414:  00:36E3                    ~ .@areg      :=      .@areg | a
    1414:  00:36E3                    ~             endif
    1414:  00:36E3                    ~ 
    1414:  00:36E3                    ~             else
    1414:  00:36E3  DD F9 00 00       >             db      op1,op2,op3,op4
    1414:  00:36E7                    >             endif
    1414:  00:36E7                    > 
    1414:  00:36E7  FF                >             db      f
    1414:  00:36E8                    > 
    1414:  00:36E8                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1414:  00:36E8                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1414:  00:36E8                    ~             else
    1414:  00:36E8  AA                >             db      a
    1414:  00:36E9                    >             endif
    1414:  00:36E9                    > 
    1414:  00:36E9                    >             dw      bc,de,hl,ix,iy
    1414:  00:36E9  CC BB EE DD 11 44 88 DD 77 FD 
    1414:  00:36F3  34 12             >             dw      mem
    1414:  00:36F5  00 C0             >             dw      sp
    1414:  00:36F7                    > 
    1414:  00:36F7  (00:01CC)         > .@veccount := .@veccount+1
    1414:  00:36F7                    > 
    1415:  00:36F7                                  vec     0x20,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1415:  00:36F7                    > 
    1415:  00:36F7                    >             if      postccf
    1415:  00:36F7                    ~ 
    1415:  00:36F7                    ~             if      ( .@veccount % 3 ) == 0
    1415:  00:36F7                    ~             inst    op1,op2,op3,op4,tail
    1415:  00:36F7                    ~ .@areg      :=      0
    1415:  00:36F7                    ~             else
    1415:  00:36F7                    ~             db      op1,op2,op3,op4,0
    1415:  00:36F7                    ~ .@areg      :=      .@areg | a
    1415:  00:36F7                    ~             endif
    1415:  00:36F7                    ~ 
    1415:  00:36F7                    ~             else
    1415:  00:36F7  20 00 00 00       >             db      op1,op2,op3,op4
    1415:  00:36FB                    >             endif
    1415:  00:36FB                    > 
    1415:  00:36FB  00                >             db      f
    1415:  00:36FC                    > 
    1415:  00:36FC                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1415:  00:36FC                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1415:  00:36FC                    ~             else
    1415:  00:36FC  00                >             db      a
    1415:  00:36FD                    >             endif
    1415:  00:36FD                    > 
    1415:  00:36FD                    >             dw      bc,de,hl,ix,iy
    1415:  00:36FD  00 00 00 00 00 00 00 00 00 00 
    1415:  00:3707  00 00             >             dw      mem
    1415:  00:3709  00 00             >             dw      sp
    1415:  00:370B                    > 
    1415:  00:370B  (00:01CD)         > .@veccount := .@veccount+1
    1415:  00:370B                    > 
    1416:  00:370B                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x8001,iy,0x8001,sp,0x0000
    1416:  00:370B                    > 
    1416:  00:370B                    >             if      postccf
    1416:  00:370B                    ~ 
    1416:  00:370B                    ~             if      ( .@veccount % 3 ) == 0
    1416:  00:370B                    ~             inst    op1,op2,op3,op4,tail
    1416:  00:370B                    ~ .@areg      :=      0
    1416:  00:370B                    ~             else
    1416:  00:370B                    ~             db      op1,op2,op3,op4,0
    1416:  00:370B                    ~ .@areg      :=      .@areg | a
    1416:  00:370B                    ~             endif
    1416:  00:370B                    ~ 
    1416:  00:370B                    ~             else
    1416:  00:370B  00 00 00 00       >             db      op1,op2,op3,op4
    1416:  00:370F                    >             endif
    1416:  00:370F                    > 
    1416:  00:370F  FF                >             db      f
    1416:  00:3710                    > 
    1416:  00:3710                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1416:  00:3710                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1416:  00:3710                    ~             else
    1416:  00:3710  00                >             db      a
    1416:  00:3711                    >             endif
    1416:  00:3711                    > 
    1416:  00:3711                    >             dw      bc,de,hl,ix,iy
    1416:  00:3711  00 00 00 00 00 00 01 80 01 80 
    1416:  00:371B  00 00             >             dw      mem
    1416:  00:371D  00 00             >             dw      sp
    1416:  00:371F                    > 
    1416:  00:371F  (00:01CE)         > .@veccount := .@veccount+1
    1416:  00:371F                    > 
    1417:  00:371F                                  crcs    allflags,0x313a5635,all,0x982e8c00,docflags,0x313a5635,doc,0x982e8c00,ccf,0x8ea4e97a,mptr,0x8891b6e5
    1417:  00:371F                    >             if      postccf
    1417:  00:371F                    ~             ddbe    ccf
    1417:  00:371F                    ~             elseif  memptr
    1417:  00:371F                    ~             ddbe    mptr
    1417:  00:371F                    ~             else
    1417:  00:371F                    >             if      maskflags
    1417:  00:371F                    >             if      onlyflags
    1417:  00:371F                    ~             ddbe    docflags
    1417:  00:371F                    ~             else
    1417:  00:371F                    >             ddbe    doc
    1417:  00:371F  98                >             db      (n>>24)&0xff
    1417:  00:3720  2E                >             db      (n>>16)&0xff
    1417:  00:3721  8C                >             db      (n>>8)&0xff
    1417:  00:3722  00                >             db      n&0xff
    1417:  00:3723                    >             endif
    1417:  00:3723                    >             else
    1417:  00:3723                    ~             if      onlyflags
    1417:  00:3723                    ~             ddbe    allflags
    1417:  00:3723                    ~             else
    1417:  00:3723                    ~             ddbe    all
    1417:  00:3723                    ~             endif
    1417:  00:3723                    ~             endif
    1417:  00:3723                    >             endif
    1418:  00:3723                                  name    "LD SP,XY"
    1418:  00:3723                    >             dz      n
    1418:  00:3723  4C 44 20 53 50 2C 58 59 00 
    1419:  00:372C                                  
    1420:  00:372C                                  ; Special registers.
    1421:  00:372C                      
    1422:  00:372C                      .ld_i_a     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1422:  00:372C                    >             if      maskflags
    1422:  00:372C                    >             db8     s,z,f5,hc,f3,pv,n,c
    1422:  00:372C  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1422:  00:372D                    >             else
    1422:  00:372D                    ~             db      0xff
    1422:  00:372D                    ~             endif
    1423:  00:372D                                  vec     0xed,0x47,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1423:  00:372D                    > 
    1423:  00:372D                    >             if      postccf
    1423:  00:372D                    ~ 
    1423:  00:372D                    ~             if      ( .@veccount % 3 ) == 0
    1423:  00:372D                    ~             inst    op1,op2,op3,op4,tail
    1423:  00:372D                    ~ .@areg      :=      0
    1423:  00:372D                    ~             else
    1423:  00:372D                    ~             db      op1,op2,op3,op4,0
    1423:  00:372D                    ~ .@areg      :=      .@areg | a
    1423:  00:372D                    ~             endif
    1423:  00:372D                    ~ 
    1423:  00:372D                    ~             else
    1423:  00:372D  ED 47 00 00       >             db      op1,op2,op3,op4
    1423:  00:3731                    >             endif
    1423:  00:3731                    > 
    1423:  00:3731  FF                >             db      f
    1423:  00:3732                    > 
    1423:  00:3732                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1423:  00:3732                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1423:  00:3732                    ~             else
    1423:  00:3732  AA                >             db      a
    1423:  00:3733                    >             endif
    1423:  00:3733                    > 
    1423:  00:3733                    >             dw      bc,de,hl,ix,iy
    1423:  00:3733  CC BB EE DD 11 44 88 DD 77 FD 
    1423:  00:373D  34 12             >             dw      mem
    1423:  00:373F  00 C0             >             dw      sp
    1423:  00:3741                    > 
    1423:  00:3741  (00:01CF)         > .@veccount := .@veccount+1
    1423:  00:3741                    > 
    1424:  00:3741                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1424:  00:3741                    > 
    1424:  00:3741                    >             if      postccf
    1424:  00:3741                    ~ 
    1424:  00:3741                    ~             if      ( .@veccount % 3 ) == 0
    1424:  00:3741                    ~             inst    op1,op2,op3,op4,tail
    1424:  00:3741                    ~ .@areg      :=      0
    1424:  00:3741                    ~             else
    1424:  00:3741                    ~             db      op1,op2,op3,op4,0
    1424:  00:3741                    ~ .@areg      :=      .@areg | a
    1424:  00:3741                    ~             endif
    1424:  00:3741                    ~ 
    1424:  00:3741                    ~             else
    1424:  00:3741  00 00 00 00       >             db      op1,op2,op3,op4
    1424:  00:3745                    >             endif
    1424:  00:3745                    > 
    1424:  00:3745  00                >             db      f
    1424:  00:3746                    > 
    1424:  00:3746                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1424:  00:3746                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1424:  00:3746                    ~             else
    1424:  00:3746  FF                >             db      a
    1424:  00:3747                    >             endif
    1424:  00:3747                    > 
    1424:  00:3747                    >             dw      bc,de,hl,ix,iy
    1424:  00:3747  00 00 00 00 00 00 00 00 00 00 
    1424:  00:3751  00 00             >             dw      mem
    1424:  00:3753  00 00             >             dw      sp
    1424:  00:3755                    > 
    1424:  00:3755  (00:01D0)         > .@veccount := .@veccount+1
    1424:  00:3755                    > 
    1425:  00:3755                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1425:  00:3755                    > 
    1425:  00:3755                    >             if      postccf
    1425:  00:3755                    ~ 
    1425:  00:3755                    ~             if      ( .@veccount % 3 ) == 0
    1425:  00:3755                    ~             inst    op1,op2,op3,op4,tail
    1425:  00:3755                    ~ .@areg      :=      0
    1425:  00:3755                    ~             else
    1425:  00:3755                    ~             db      op1,op2,op3,op4,0
    1425:  00:3755                    ~ .@areg      :=      .@areg | a
    1425:  00:3755                    ~             endif
    1425:  00:3755                    ~ 
    1425:  00:3755                    ~             else
    1425:  00:3755  00 00 00 00       >             db      op1,op2,op3,op4
    1425:  00:3759                    >             endif
    1425:  00:3759                    > 
    1425:  00:3759  FF                >             db      f
    1425:  00:375A                    > 
    1425:  00:375A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1425:  00:375A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1425:  00:375A                    ~             else
    1425:  00:375A  00                >             db      a
    1425:  00:375B                    >             endif
    1425:  00:375B                    > 
    1425:  00:375B                    >             dw      bc,de,hl,ix,iy
    1425:  00:375B  00 00 00 00 00 00 00 00 00 00 
    1425:  00:3765  00 00             >             dw      mem
    1425:  00:3767  00 00             >             dw      sp
    1425:  00:3769                    > 
    1425:  00:3769  (00:01D1)         > .@veccount := .@veccount+1
    1425:  00:3769                    > 
    1426:  00:3769                                  crcs    allflags,0xf99ab3eb,all,0xfaafa4d0,docflags,0xf99ab3eb,doc,0xfaafa4d0,ccf,0x04270b9e,mptr,0xbd959484
    1426:  00:3769                    >             if      postccf
    1426:  00:3769                    ~             ddbe    ccf
    1426:  00:3769                    ~             elseif  memptr
    1426:  00:3769                    ~             ddbe    mptr
    1426:  00:3769                    ~             else
    1426:  00:3769                    >             if      maskflags
    1426:  00:3769                    >             if      onlyflags
    1426:  00:3769                    ~             ddbe    docflags
    1426:  00:3769                    ~             else
    1426:  00:3769                    >             ddbe    doc
    1426:  00:3769  FA                >             db      (n>>24)&0xff
    1426:  00:376A  AF                >             db      (n>>16)&0xff
    1426:  00:376B  A4                >             db      (n>>8)&0xff
    1426:  00:376C  D0                >             db      n&0xff
    1426:  00:376D                    >             endif
    1426:  00:376D                    >             else
    1426:  00:376D                    ~             if      onlyflags
    1426:  00:376D                    ~             ddbe    allflags
    1426:  00:376D                    ~             else
    1426:  00:376D                    ~             ddbe    all
    1426:  00:376D                    ~             endif
    1426:  00:376D                    ~             endif
    1426:  00:376D                    >             endif
    1427:  00:376D                                  name    "LD I,A"
    1427:  00:376D                    >             dz      n
    1427:  00:376D  4C 44 20 49 2C 41 00 
    1428:  00:3774                      
    1429:  00:3774                      .ld_r_a     flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1429:  00:3774                    >             if      maskflags
    1429:  00:3774                    >             db8     s,z,f5,hc,f3,pv,n,c
    1429:  00:3774  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1429:  00:3775                    >             else
    1429:  00:3775                    ~             db      0xff
    1429:  00:3775                    ~             endif
    1430:  00:3775                                  vec     0xed,0x4f,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1430:  00:3775                    > 
    1430:  00:3775                    >             if      postccf
    1430:  00:3775                    ~ 
    1430:  00:3775                    ~             if      ( .@veccount % 3 ) == 0
    1430:  00:3775                    ~             inst    op1,op2,op3,op4,tail
    1430:  00:3775                    ~ .@areg      :=      0
    1430:  00:3775                    ~             else
    1430:  00:3775                    ~             db      op1,op2,op3,op4,0
    1430:  00:3775                    ~ .@areg      :=      .@areg | a
    1430:  00:3775                    ~             endif
    1430:  00:3775                    ~ 
    1430:  00:3775                    ~             else
    1430:  00:3775  ED 4F 00 00       >             db      op1,op2,op3,op4
    1430:  00:3779                    >             endif
    1430:  00:3779                    > 
    1430:  00:3779  FF                >             db      f
    1430:  00:377A                    > 
    1430:  00:377A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1430:  00:377A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1430:  00:377A                    ~             else
    1430:  00:377A  AA                >             db      a
    1430:  00:377B                    >             endif
    1430:  00:377B                    > 
    1430:  00:377B                    >             dw      bc,de,hl,ix,iy
    1430:  00:377B  CC BB EE DD 11 44 88 DD 77 FD 
    1430:  00:3785  34 12             >             dw      mem
    1430:  00:3787  00 C0             >             dw      sp
    1430:  00:3789                    > 
    1430:  00:3789  (00:01D2)         > .@veccount := .@veccount+1
    1430:  00:3789                    > 
    1431:  00:3789                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1431:  00:3789                    > 
    1431:  00:3789                    >             if      postccf
    1431:  00:3789                    ~ 
    1431:  00:3789                    ~             if      ( .@veccount % 3 ) == 0
    1431:  00:3789                    ~             inst    op1,op2,op3,op4,tail
    1431:  00:3789                    ~ .@areg      :=      0
    1431:  00:3789                    ~             else
    1431:  00:3789                    ~             db      op1,op2,op3,op4,0
    1431:  00:3789                    ~ .@areg      :=      .@areg | a
    1431:  00:3789                    ~             endif
    1431:  00:3789                    ~ 
    1431:  00:3789                    ~             else
    1431:  00:3789  00 00 00 00       >             db      op1,op2,op3,op4
    1431:  00:378D                    >             endif
    1431:  00:378D                    > 
    1431:  00:378D  00                >             db      f
    1431:  00:378E                    > 
    1431:  00:378E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1431:  00:378E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1431:  00:378E                    ~             else
    1431:  00:378E  FF                >             db      a
    1431:  00:378F                    >             endif
    1431:  00:378F                    > 
    1431:  00:378F                    >             dw      bc,de,hl,ix,iy
    1431:  00:378F  00 00 00 00 00 00 00 00 00 00 
    1431:  00:3799  00 00             >             dw      mem
    1431:  00:379B  00 00             >             dw      sp
    1431:  00:379D                    > 
    1431:  00:379D  (00:01D3)         > .@veccount := .@veccount+1
    1431:  00:379D                    > 
    1432:  00:379D                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1432:  00:379D                    > 
    1432:  00:379D                    >             if      postccf
    1432:  00:379D                    ~ 
    1432:  00:379D                    ~             if      ( .@veccount % 3 ) == 0
    1432:  00:379D                    ~             inst    op1,op2,op3,op4,tail
    1432:  00:379D                    ~ .@areg      :=      0
    1432:  00:379D                    ~             else
    1432:  00:379D                    ~             db      op1,op2,op3,op4,0
    1432:  00:379D                    ~ .@areg      :=      .@areg | a
    1432:  00:379D                    ~             endif
    1432:  00:379D                    ~ 
    1432:  00:379D                    ~             else
    1432:  00:379D  00 00 00 00       >             db      op1,op2,op3,op4
    1432:  00:37A1                    >             endif
    1432:  00:37A1                    > 
    1432:  00:37A1  FF                >             db      f
    1432:  00:37A2                    > 
    1432:  00:37A2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1432:  00:37A2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1432:  00:37A2                    ~             else
    1432:  00:37A2  00                >             db      a
    1432:  00:37A3                    >             endif
    1432:  00:37A3                    > 
    1432:  00:37A3                    >             dw      bc,de,hl,ix,iy
    1432:  00:37A3  00 00 00 00 00 00 00 00 00 00 
    1432:  00:37AD  00 00             >             dw      mem
    1432:  00:37AF  00 00             >             dw      sp
    1432:  00:37B1                    > 
    1432:  00:37B1  (00:01D4)         > .@veccount := .@veccount+1
    1432:  00:37B1                    > 
    1433:  00:37B1                                  crcs    allflags,0xf99ab3eb,all,0xfaafa4d0,docflags,0xf99ab3eb,doc,0xfaafa4d0,ccf,0x04270b9e,mptr,0xbd959484
    1433:  00:37B1                    >             if      postccf
    1433:  00:37B1                    ~             ddbe    ccf
    1433:  00:37B1                    ~             elseif  memptr
    1433:  00:37B1                    ~             ddbe    mptr
    1433:  00:37B1                    ~             else
    1433:  00:37B1                    >             if      maskflags
    1433:  00:37B1                    >             if      onlyflags
    1433:  00:37B1                    ~             ddbe    docflags
    1433:  00:37B1                    ~             else
    1433:  00:37B1                    >             ddbe    doc
    1433:  00:37B1  FA                >             db      (n>>24)&0xff
    1433:  00:37B2  AF                >             db      (n>>16)&0xff
    1433:  00:37B3  A4                >             db      (n>>8)&0xff
    1433:  00:37B4  D0                >             db      n&0xff
    1433:  00:37B5                    >             endif
    1433:  00:37B5                    >             else
    1433:  00:37B5                    ~             if      onlyflags
    1433:  00:37B5                    ~             ddbe    allflags
    1433:  00:37B5                    ~             else
    1433:  00:37B5                    ~             ddbe    all
    1433:  00:37B5                    ~             endif
    1433:  00:37B5                    ~             endif
    1433:  00:37B5                    >             endif
    1434:  00:37B5                                  name    "LD R,A"
    1434:  00:37B5                    >             dz      n
    1434:  00:37B5  4C 44 20 52 2C 41 00 
    1435:  00:37BC                      
    1436:  00:37BC                      .ld_a_i     flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
    1436:  00:37BC                    >             if      maskflags
    1436:  00:37BC                    >             db8     s,z,f5,hc,f3,pv,n,c
    1436:  00:37BC  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1436:  00:37BD                    >             else
    1436:  00:37BD                    ~             db      0xff
    1436:  00:37BD                    ~             endif
    1437:  00:37BD                                  vec     0xed,0x47,0xed,0x57,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1437:  00:37BD                    > 
    1437:  00:37BD                    >             if      postccf
    1437:  00:37BD                    ~ 
    1437:  00:37BD                    ~             if      ( .@veccount % 3 ) == 0
    1437:  00:37BD                    ~             inst    op1,op2,op3,op4,tail
    1437:  00:37BD                    ~ .@areg      :=      0
    1437:  00:37BD                    ~             else
    1437:  00:37BD                    ~             db      op1,op2,op3,op4,0
    1437:  00:37BD                    ~ .@areg      :=      .@areg | a
    1437:  00:37BD                    ~             endif
    1437:  00:37BD                    ~ 
    1437:  00:37BD                    ~             else
    1437:  00:37BD  ED 47 ED 57       >             db      op1,op2,op3,op4
    1437:  00:37C1                    >             endif
    1437:  00:37C1                    > 
    1437:  00:37C1  FF                >             db      f
    1437:  00:37C2                    > 
    1437:  00:37C2                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1437:  00:37C2                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1437:  00:37C2                    ~             else
    1437:  00:37C2  AA                >             db      a
    1437:  00:37C3                    >             endif
    1437:  00:37C3                    > 
    1437:  00:37C3                    >             dw      bc,de,hl,ix,iy
    1437:  00:37C3  CC BB EE DD 11 44 88 DD 77 FD 
    1437:  00:37CD  34 12             >             dw      mem
    1437:  00:37CF  00 C0             >             dw      sp
    1437:  00:37D1                    > 
    1437:  00:37D1  (00:01D5)         > .@veccount := .@veccount+1
    1437:  00:37D1                    > 
    1438:  00:37D1                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1438:  00:37D1                    > 
    1438:  00:37D1                    >             if      postccf
    1438:  00:37D1                    ~ 
    1438:  00:37D1                    ~             if      ( .@veccount % 3 ) == 0
    1438:  00:37D1                    ~             inst    op1,op2,op3,op4,tail
    1438:  00:37D1                    ~ .@areg      :=      0
    1438:  00:37D1                    ~             else
    1438:  00:37D1                    ~             db      op1,op2,op3,op4,0
    1438:  00:37D1                    ~ .@areg      :=      .@areg | a
    1438:  00:37D1                    ~             endif
    1438:  00:37D1                    ~ 
    1438:  00:37D1                    ~             else
    1438:  00:37D1  00 00 00 00       >             db      op1,op2,op3,op4
    1438:  00:37D5                    >             endif
    1438:  00:37D5                    > 
    1438:  00:37D5  00                >             db      f
    1438:  00:37D6                    > 
    1438:  00:37D6                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1438:  00:37D6                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1438:  00:37D6                    ~             else
    1438:  00:37D6  FF                >             db      a
    1438:  00:37D7                    >             endif
    1438:  00:37D7                    > 
    1438:  00:37D7                    >             dw      bc,de,hl,ix,iy
    1438:  00:37D7  00 00 00 00 00 00 00 00 00 00 
    1438:  00:37E1  00 00             >             dw      mem
    1438:  00:37E3  00 00             >             dw      sp
    1438:  00:37E5                    > 
    1438:  00:37E5  (00:01D6)         > .@veccount := .@veccount+1
    1438:  00:37E5                    > 
    1439:  00:37E5                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1439:  00:37E5                    > 
    1439:  00:37E5                    >             if      postccf
    1439:  00:37E5                    ~ 
    1439:  00:37E5                    ~             if      ( .@veccount % 3 ) == 0
    1439:  00:37E5                    ~             inst    op1,op2,op3,op4,tail
    1439:  00:37E5                    ~ .@areg      :=      0
    1439:  00:37E5                    ~             else
    1439:  00:37E5                    ~             db      op1,op2,op3,op4,0
    1439:  00:37E5                    ~ .@areg      :=      .@areg | a
    1439:  00:37E5                    ~             endif
    1439:  00:37E5                    ~ 
    1439:  00:37E5                    ~             else
    1439:  00:37E5  00 00 00 00       >             db      op1,op2,op3,op4
    1439:  00:37E9                    >             endif
    1439:  00:37E9                    > 
    1439:  00:37E9  FF                >             db      f
    1439:  00:37EA                    > 
    1439:  00:37EA                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1439:  00:37EA                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1439:  00:37EA                    ~             else
    1439:  00:37EA  00                >             db      a
    1439:  00:37EB                    >             endif
    1439:  00:37EB                    > 
    1439:  00:37EB                    >             dw      bc,de,hl,ix,iy
    1439:  00:37EB  00 00 00 00 00 00 00 00 00 00 
    1439:  00:37F5  00 00             >             dw      mem
    1439:  00:37F7  00 00             >             dw      sp
    1439:  00:37F9                    > 
    1439:  00:37F9  (00:01D7)         > .@veccount := .@veccount+1
    1439:  00:37F9                    > 
    1440:  00:37F9                                  crcs    allflags,0xdede7754,all,0x41c6359b,docflags,0x636fa3e4,doc,0x8344d7d6,ccf,0xc77d47f5,mptr,0xbd959484
    1440:  00:37F9                    >             if      postccf
    1440:  00:37F9                    ~             ddbe    ccf
    1440:  00:37F9                    ~             elseif  memptr
    1440:  00:37F9                    ~             ddbe    mptr
    1440:  00:37F9                    ~             else
    1440:  00:37F9                    >             if      maskflags
    1440:  00:37F9                    >             if      onlyflags
    1440:  00:37F9                    ~             ddbe    docflags
    1440:  00:37F9                    ~             else
    1440:  00:37F9                    >             ddbe    doc
    1440:  00:37F9  83                >             db      (n>>24)&0xff
    1440:  00:37FA  44                >             db      (n>>16)&0xff
    1440:  00:37FB  D7                >             db      (n>>8)&0xff
    1440:  00:37FC  D6                >             db      n&0xff
    1440:  00:37FD                    >             endif
    1440:  00:37FD                    >             else
    1440:  00:37FD                    ~             if      onlyflags
    1440:  00:37FD                    ~             ddbe    allflags
    1440:  00:37FD                    ~             else
    1440:  00:37FD                    ~             ddbe    all
    1440:  00:37FD                    ~             endif
    1440:  00:37FD                    ~             endif
    1440:  00:37FD                    >             endif
    1441:  00:37FD                                  name    "LD A,I"
    1441:  00:37FD                    >             dz      n
    1441:  00:37FD  4C 44 20 41 2C 49 00 
    1442:  00:3804                      
    1443:  00:3804                      .ld_a_r     flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
    1443:  00:3804                    >             if      maskflags
    1443:  00:3804                    >             db8     s,z,f5,hc,f3,pv,n,c
    1443:  00:3804  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1443:  00:3805                    >             else
    1443:  00:3805                    ~             db      0xff
    1443:  00:3805                    ~             endif
    1444:  00:3805                                  vec     0xed,0x4f,0xed,0x5f,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1444:  00:3805                    > 
    1444:  00:3805                    >             if      postccf
    1444:  00:3805                    ~ 
    1444:  00:3805                    ~             if      ( .@veccount % 3 ) == 0
    1444:  00:3805                    ~             inst    op1,op2,op3,op4,tail
    1444:  00:3805                    ~ .@areg      :=      0
    1444:  00:3805                    ~             else
    1444:  00:3805                    ~             db      op1,op2,op3,op4,0
    1444:  00:3805                    ~ .@areg      :=      .@areg | a
    1444:  00:3805                    ~             endif
    1444:  00:3805                    ~ 
    1444:  00:3805                    ~             else
    1444:  00:3805  ED 4F ED 5F       >             db      op1,op2,op3,op4
    1444:  00:3809                    >             endif
    1444:  00:3809                    > 
    1444:  00:3809  FF                >             db      f
    1444:  00:380A                    > 
    1444:  00:380A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1444:  00:380A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1444:  00:380A                    ~             else
    1444:  00:380A  AA                >             db      a
    1444:  00:380B                    >             endif
    1444:  00:380B                    > 
    1444:  00:380B                    >             dw      bc,de,hl,ix,iy
    1444:  00:380B  CC BB EE DD 11 44 88 DD 77 FD 
    1444:  00:3815  34 12             >             dw      mem
    1444:  00:3817  00 C0             >             dw      sp
    1444:  00:3819                    > 
    1444:  00:3819  (00:01D8)         > .@veccount := .@veccount+1
    1444:  00:3819                    > 
    1445:  00:3819                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0xff,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1445:  00:3819                    > 
    1445:  00:3819                    >             if      postccf
    1445:  00:3819                    ~ 
    1445:  00:3819                    ~             if      ( .@veccount % 3 ) == 0
    1445:  00:3819                    ~             inst    op1,op2,op3,op4,tail
    1445:  00:3819                    ~ .@areg      :=      0
    1445:  00:3819                    ~             else
    1445:  00:3819                    ~             db      op1,op2,op3,op4,0
    1445:  00:3819                    ~ .@areg      :=      .@areg | a
    1445:  00:3819                    ~             endif
    1445:  00:3819                    ~ 
    1445:  00:3819                    ~             else
    1445:  00:3819  00 00 00 00       >             db      op1,op2,op3,op4
    1445:  00:381D                    >             endif
    1445:  00:381D                    > 
    1445:  00:381D  00                >             db      f
    1445:  00:381E                    > 
    1445:  00:381E                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1445:  00:381E                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1445:  00:381E                    ~             else
    1445:  00:381E  FF                >             db      a
    1445:  00:381F                    >             endif
    1445:  00:381F                    > 
    1445:  00:381F                    >             dw      bc,de,hl,ix,iy
    1445:  00:381F  00 00 00 00 00 00 00 00 00 00 
    1445:  00:3829  00 00             >             dw      mem
    1445:  00:382B  00 00             >             dw      sp
    1445:  00:382D                    > 
    1445:  00:382D  (00:01D9)         > .@veccount := .@veccount+1
    1445:  00:382D                    > 
    1446:  00:382D                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1446:  00:382D                    > 
    1446:  00:382D                    >             if      postccf
    1446:  00:382D                    ~ 
    1446:  00:382D                    ~             if      ( .@veccount % 3 ) == 0
    1446:  00:382D                    ~             inst    op1,op2,op3,op4,tail
    1446:  00:382D                    ~ .@areg      :=      0
    1446:  00:382D                    ~             else
    1446:  00:382D                    ~             db      op1,op2,op3,op4,0
    1446:  00:382D                    ~ .@areg      :=      .@areg | a
    1446:  00:382D                    ~             endif
    1446:  00:382D                    ~ 
    1446:  00:382D                    ~             else
    1446:  00:382D  00 00 00 00       >             db      op1,op2,op3,op4
    1446:  00:3831                    >             endif
    1446:  00:3831                    > 
    1446:  00:3831  FF                >             db      f
    1446:  00:3832                    > 
    1446:  00:3832                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1446:  00:3832                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1446:  00:3832                    ~             else
    1446:  00:3832  00                >             db      a
    1446:  00:3833                    >             endif
    1446:  00:3833                    > 
    1446:  00:3833                    >             dw      bc,de,hl,ix,iy
    1446:  00:3833  00 00 00 00 00 00 00 00 00 00 
    1446:  00:383D  00 00             >             dw      mem
    1446:  00:383F  00 00             >             dw      sp
    1446:  00:3841                    > 
    1446:  00:3841  (00:01DA)         > .@veccount := .@veccount+1
    1446:  00:3841                    > 
    1447:  00:3841                                  crcs    allflags,0x7a32e3f5,all,0xe3b3d437,docflags,0x8fbe6000,doc,0x095c9ee8,ccf,0x6391d354,mptr,0xbd959484
    1447:  00:3841                    >             if      postccf
    1447:  00:3841                    ~             ddbe    ccf
    1447:  00:3841                    ~             elseif  memptr
    1447:  00:3841                    ~             ddbe    mptr
    1447:  00:3841                    ~             else
    1447:  00:3841                    >             if      maskflags
    1447:  00:3841                    >             if      onlyflags
    1447:  00:3841                    ~             ddbe    docflags
    1447:  00:3841                    ~             else
    1447:  00:3841                    >             ddbe    doc
    1447:  00:3841  09                >             db      (n>>24)&0xff
    1447:  00:3842  5C                >             db      (n>>16)&0xff
    1447:  00:3843  9E                >             db      (n>>8)&0xff
    1447:  00:3844  E8                >             db      n&0xff
    1447:  00:3845                    >             endif
    1447:  00:3845                    >             else
    1447:  00:3845                    ~             if      onlyflags
    1447:  00:3845                    ~             ddbe    allflags
    1447:  00:3845                    ~             else
    1447:  00:3845                    ~             ddbe    all
    1447:  00:3845                    ~             endif
    1447:  00:3845                    ~             endif
    1447:  00:3845                    >             endif
    1448:  00:3845                                  name    "LD A,R"
    1448:  00:3845                    >             dz      n
    1448:  00:3845  4C 44 20 41 2C 52 00 
    1449:  00:384C                                  
    1450:  00:384C                                  ; Interrupts.
    1451:  00:384C                      
    1452:  00:384C                      .ei_di      flags   s,1,z,1,f5,0,hc,1,f3,0,pv,1,n,1,c,1
    1452:  00:384C                    >             if      maskflags
    1452:  00:384C                    >             db8     s,z,f5,hc,f3,pv,n,c
    1452:  00:384C  D7                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1452:  00:384D                    >             else
    1452:  00:384D                    ~             db      0xff
    1452:  00:384D                    ~             endif
    1453:  00:384D                                  vec     0xfb,0xf3,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1453:  00:384D                    > 
    1453:  00:384D                    >             if      postccf
    1453:  00:384D                    ~ 
    1453:  00:384D                    ~             if      ( .@veccount % 3 ) == 0
    1453:  00:384D                    ~             inst    op1,op2,op3,op4,tail
    1453:  00:384D                    ~ .@areg      :=      0
    1453:  00:384D                    ~             else
    1453:  00:384D                    ~             db      op1,op2,op3,op4,0
    1453:  00:384D                    ~ .@areg      :=      .@areg | a
    1453:  00:384D                    ~             endif
    1453:  00:384D                    ~ 
    1453:  00:384D                    ~             else
    1453:  00:384D  FB F3 00 00       >             db      op1,op2,op3,op4
    1453:  00:3851                    >             endif
    1453:  00:3851                    > 
    1453:  00:3851  FF                >             db      f
    1453:  00:3852                    > 
    1453:  00:3852                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1453:  00:3852                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1453:  00:3852                    ~             else
    1453:  00:3852  AA                >             db      a
    1453:  00:3853                    >             endif
    1453:  00:3853                    > 
    1453:  00:3853                    >             dw      bc,de,hl,ix,iy
    1453:  00:3853  CC BB EE DD 11 44 88 DD 77 FD 
    1453:  00:385D  34 12             >             dw      mem
    1453:  00:385F  00 C0             >             dw      sp
    1453:  00:3861                    > 
    1453:  00:3861  (00:01DB)         > .@veccount := .@veccount+1
    1453:  00:3861                    > 
    1454:  00:3861                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1454:  00:3861                    > 
    1454:  00:3861                    >             if      postccf
    1454:  00:3861                    ~ 
    1454:  00:3861                    ~             if      ( .@veccount % 3 ) == 0
    1454:  00:3861                    ~             inst    op1,op2,op3,op4,tail
    1454:  00:3861                    ~ .@areg      :=      0
    1454:  00:3861                    ~             else
    1454:  00:3861                    ~             db      op1,op2,op3,op4,0
    1454:  00:3861                    ~ .@areg      :=      .@areg | a
    1454:  00:3861                    ~             endif
    1454:  00:3861                    ~ 
    1454:  00:3861                    ~             else
    1454:  00:3861  00 00 00 00       >             db      op1,op2,op3,op4
    1454:  00:3865                    >             endif
    1454:  00:3865                    > 
    1454:  00:3865  00                >             db      f
    1454:  00:3866                    > 
    1454:  00:3866                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1454:  00:3866                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1454:  00:3866                    ~             else
    1454:  00:3866  00                >             db      a
    1454:  00:3867                    >             endif
    1454:  00:3867                    > 
    1454:  00:3867                    >             dw      bc,de,hl,ix,iy
    1454:  00:3867  00 00 00 00 00 00 00 00 00 00 
    1454:  00:3871  00 00             >             dw      mem
    1454:  00:3873  00 00             >             dw      sp
    1454:  00:3875                    > 
    1454:  00:3875  (00:01DC)         > .@veccount := .@veccount+1
    1454:  00:3875                    > 
    1455:  00:3875                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1455:  00:3875                    > 
    1455:  00:3875                    >             if      postccf
    1455:  00:3875                    ~ 
    1455:  00:3875                    ~             if      ( .@veccount % 3 ) == 0
    1455:  00:3875                    ~             inst    op1,op2,op3,op4,tail
    1455:  00:3875                    ~ .@areg      :=      0
    1455:  00:3875                    ~             else
    1455:  00:3875                    ~             db      op1,op2,op3,op4,0
    1455:  00:3875                    ~ .@areg      :=      .@areg | a
    1455:  00:3875                    ~             endif
    1455:  00:3875                    ~ 
    1455:  00:3875                    ~             else
    1455:  00:3875  00 00 00 00       >             db      op1,op2,op3,op4
    1455:  00:3879                    >             endif
    1455:  00:3879                    > 
    1455:  00:3879  FF                >             db      f
    1455:  00:387A                    > 
    1455:  00:387A                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1455:  00:387A                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1455:  00:387A                    ~             else
    1455:  00:387A  00                >             db      a
    1455:  00:387B                    >             endif
    1455:  00:387B                    > 
    1455:  00:387B                    >             dw      bc,de,hl,ix,iy
    1455:  00:387B  00 00 00 00 00 00 00 00 00 00 
    1455:  00:3885  00 00             >             dw      mem
    1455:  00:3887  00 00             >             dw      sp
    1455:  00:3889                    > 
    1455:  00:3889  (00:01DD)         > .@veccount := .@veccount+1
    1455:  00:3889                    > 
    1456:  00:3889                                  crcs    allflags,0x919e2255,all,0x3108b1a3,docflags,0x57357490,doc,0xd1718bee,ccf,0xc3f6460b,mptr,0x61fe077d
    1456:  00:3889                    >             if      postccf
    1456:  00:3889                    ~             ddbe    ccf
    1456:  00:3889                    ~             elseif  memptr
    1456:  00:3889                    ~             ddbe    mptr
    1456:  00:3889                    ~             else
    1456:  00:3889                    >             if      maskflags
    1456:  00:3889                    >             if      onlyflags
    1456:  00:3889                    ~             ddbe    docflags
    1456:  00:3889                    ~             else
    1456:  00:3889                    >             ddbe    doc
    1456:  00:3889  D1                >             db      (n>>24)&0xff
    1456:  00:388A  71                >             db      (n>>16)&0xff
    1456:  00:388B  8B                >             db      (n>>8)&0xff
    1456:  00:388C  EE                >             db      n&0xff
    1456:  00:388D                    >             endif
    1456:  00:388D                    >             else
    1456:  00:388D                    ~             if      onlyflags
    1456:  00:388D                    ~             ddbe    allflags
    1456:  00:388D                    ~             else
    1456:  00:388D                    ~             ddbe    all
    1456:  00:388D                    ~             endif
    1456:  00:388D                    ~             endif
    1456:  00:388D                    >             endif
    1457:  00:388D                                  name    "EI+DI"
    1457:  00:388D  45 49 2B 44 49 00 >             dz      n
    1458:  00:3893                      
    1459:  00:3893                      .im_n       flags   s,1,z,1,f5,1,hc,1,f3,1,pv,1,n,1,c,1
    1459:  00:3893                    >             if      maskflags
    1459:  00:3893                    >             db8     s,z,f5,hc,f3,pv,n,c
    1459:  00:3893  FF                >             db      (b7<<7)|(b6<<6)|(b5<<5)|(b4<<4)|(b3<<3)|(b2<<2)|(b1<<1)|b0
    1459:  00:3894                    >             else
    1459:  00:3894                    ~             db      0xff
    1459:  00:3894                    ~             endif
    1460:  00:3894                                  vec     0xed,0x46,stop,0x00,mem,0x1234,a,0xaa,f,0xff,bc,0xbbcc,de,0xddee,hl,0x4411,ix,0xdd88,iy,0xfd77,sp,0xc000
    1460:  00:3894                    > 
    1460:  00:3894                    >             if      postccf
    1460:  00:3894                    ~ 
    1460:  00:3894                    ~             if      ( .@veccount % 3 ) == 0
    1460:  00:3894                    ~             inst    op1,op2,op3,op4,tail
    1460:  00:3894                    ~ .@areg      :=      0
    1460:  00:3894                    ~             else
    1460:  00:3894                    ~             db      op1,op2,op3,op4,0
    1460:  00:3894                    ~ .@areg      :=      .@areg | a
    1460:  00:3894                    ~             endif
    1460:  00:3894                    ~ 
    1460:  00:3894                    ~             else
    1460:  00:3894  ED 46 00 00       >             db      op1,op2,op3,op4
    1460:  00:3898                    >             endif
    1460:  00:3898                    > 
    1460:  00:3898  FF                >             db      f
    1460:  00:3899                    > 
    1460:  00:3899                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1460:  00:3899                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1460:  00:3899                    ~             else
    1460:  00:3899  AA                >             db      a
    1460:  00:389A                    >             endif
    1460:  00:389A                    > 
    1460:  00:389A                    >             dw      bc,de,hl,ix,iy
    1460:  00:389A  CC BB EE DD 11 44 88 DD 77 FD 
    1460:  00:38A4  34 12             >             dw      mem
    1460:  00:38A6  00 C0             >             dw      sp
    1460:  00:38A8                    > 
    1460:  00:38A8  (00:01DE)         > .@veccount := .@veccount+1
    1460:  00:38A8                    > 
    1461:  00:38A8                                  vec     0x00,0x38,0x00,0x00,mem,0x0000,a,0x00,f,0x00,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1461:  00:38A8                    > 
    1461:  00:38A8                    >             if      postccf
    1461:  00:38A8                    ~ 
    1461:  00:38A8                    ~             if      ( .@veccount % 3 ) == 0
    1461:  00:38A8                    ~             inst    op1,op2,op3,op4,tail
    1461:  00:38A8                    ~ .@areg      :=      0
    1461:  00:38A8                    ~             else
    1461:  00:38A8                    ~             db      op1,op2,op3,op4,0
    1461:  00:38A8                    ~ .@areg      :=      .@areg | a
    1461:  00:38A8                    ~             endif
    1461:  00:38A8                    ~ 
    1461:  00:38A8                    ~             else
    1461:  00:38A8  00 38 00 00       >             db      op1,op2,op3,op4
    1461:  00:38AC                    >             endif
    1461:  00:38AC                    > 
    1461:  00:38AC  00                >             db      f
    1461:  00:38AD                    > 
    1461:  00:38AD                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1461:  00:38AD                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1461:  00:38AD                    ~             else
    1461:  00:38AD  00                >             db      a
    1461:  00:38AE                    >             endif
    1461:  00:38AE                    > 
    1461:  00:38AE                    >             dw      bc,de,hl,ix,iy
    1461:  00:38AE  00 00 00 00 00 00 00 00 00 00 
    1461:  00:38B8  00 00             >             dw      mem
    1461:  00:38BA  00 00             >             dw      sp
    1461:  00:38BC                    > 
    1461:  00:38BC  (00:01DF)         > .@veccount := .@veccount+1
    1461:  00:38BC                    > 
    1462:  00:38BC                                  vec     0x00,0x00,0x00,0x00,mem,0x0000,a,0x00,f,0xff,bc,0x0000,de,0x0000,hl,0x0000,ix,0x0000,iy,0x0000,sp,0x0000
    1462:  00:38BC                    > 
    1462:  00:38BC                    >             if      postccf
    1462:  00:38BC                    ~ 
    1462:  00:38BC                    ~             if      ( .@veccount % 3 ) == 0
    1462:  00:38BC                    ~             inst    op1,op2,op3,op4,tail
    1462:  00:38BC                    ~ .@areg      :=      0
    1462:  00:38BC                    ~             else
    1462:  00:38BC                    ~             db      op1,op2,op3,op4,0
    1462:  00:38BC                    ~ .@areg      :=      .@areg | a
    1462:  00:38BC                    ~             endif
    1462:  00:38BC                    ~ 
    1462:  00:38BC                    ~             else
    1462:  00:38BC  00 00 00 00       >             db      op1,op2,op3,op4
    1462:  00:38C0                    >             endif
    1462:  00:38C0                    > 
    1462:  00:38C0  FF                >             db      f
    1462:  00:38C1                    > 
    1462:  00:38C1                    >             if      postccf & ( ( .@veccount % 3 ) == 2 )
    1462:  00:38C1                    ~             db      a | ( ( ~ .@areg ) & 0x28 )
    1462:  00:38C1                    ~             else
    1462:  00:38C1  00                >             db      a
    1462:  00:38C2                    >             endif
    1462:  00:38C2                    > 
    1462:  00:38C2                    >             dw      bc,de,hl,ix,iy
    1462:  00:38C2  00 00 00 00 00 00 00 00 00 00 
    1462:  00:38CC  00 00             >             dw      mem
    1462:  00:38CE  00 00             >             dw      sp
    1462:  00:38D0                    > 
    1462:  00:38D0  (00:01E0)         > .@veccount := .@veccount+1
    1462:  00:38D0                    > 
    1463:  00:38D0                                  crcs    allflags,0x8b69e182,all,0x44056d8c,docflags,0x8b69e182,doc,0x44056d8c,ccf,0x05e705e5,mptr,0xb4eabc1f
    1463:  00:38D0                    >             if      postccf
    1463:  00:38D0                    ~             ddbe    ccf
    1463:  00:38D0                    ~             elseif  memptr
    1463:  00:38D0                    ~             ddbe    mptr
    1463:  00:38D0                    ~             else
    1463:  00:38D0                    >             if      maskflags
    1463:  00:38D0                    >             if      onlyflags
    1463:  00:38D0                    ~             ddbe    docflags
    1463:  00:38D0                    ~             else
    1463:  00:38D0                    >             ddbe    doc
    1463:  00:38D0  44                >             db      (n>>24)&0xff
    1463:  00:38D1  05                >             db      (n>>16)&0xff
    1463:  00:38D2  6D                >             db      (n>>8)&0xff
    1463:  00:38D3  8C                >             db      n&0xff
    1463:  00:38D4                    >             endif
    1463:  00:38D4                    >             else
    1463:  00:38D4                    ~             if      onlyflags
    1463:  00:38D4                    ~             ddbe    allflags
    1463:  00:38D4                    ~             else
    1463:  00:38D4                    ~             ddbe    all
    1463:  00:38D4                    ~             endif
    1463:  00:38D4                    ~             endif
    1463:  00:38D4                    >             endif
    1464:  00:38D4                                  name    "IM N"
    1464:  00:38D4  49 4D 20 4E 00    >             dz      n
    1465:  00:38D9  FF                              db      nocheck
    1466:  00:38DA                      
    1467:  00:38DA                      ; EOF ;
     194.  00:38DA                      
     195.  00:38DA                      ; EOF ;
      17   00:38DA                      
      18   00:38DA                      ; EOF ;

    LABELS
-------------------------------------------------
00:00000001 X maskflags
00:00000000 X onlyflags
00:00000000   postccf
00:00000000 X memptr
00:00000100 X main
00:0000012D   main.loop
00:00000137   main.entry
00:00000174   main.ok
00:0000018A   main.done
00:00000190   main.test
00:000001A9 X main.failcheck
00:000001BC   main.incheck
00:000001F3   main.pass
00:00000219   main.mismatch
00:0000024A   main.cmp
00:0000024C   main.cmploop
00:00000254   main.exit
00:00000257   printinit
00:0000025D   print
00:00000263   printhl
00:00000263   printhl.loop
00:0000026C   printdeca
00:00000279   printdeca.digit
00:0000027C   printdeca.loop
00:00000285   printcrc
00:00000287 X printhexs
00:00000287   printhexs.loop
00:0000028F   printhexa
00:00000298   printhexa.nibble
00:0000029F   printchr
00:00000004   opsize
00:00000010   datasize
00:00000014   vecsize
00:00000300   test
00:00000341   test.loop
00:0000036F   test.ok
00:0000042F   test.opcode
00:00000433   test.continue
00:00000446   test.flagptr
00:0000044B   test.crcloop
00:00000462   test.next
00:0000046A   test.countloop
00:00000474   test.countnext
00:0000047A   test.maskptr
00:0000047D   test.valptr
00:0000048B   test.shiftloop
00:000004A3   test.exit
00:000004A4   test.spptr
00:000004A8   test.copy
00:000004AF   test.clear
00:00000500   crctable
00:00000900   data
00:00000900   data.regs
00:0000090C   data.regstop
00:0000090C   data.mem
00:0000090E   data.sp
00:00000910   data.jump
00:00000914   vector
00:00000928   counter
00:0000093C   countmask
00:00000950   shifter
00:00000965   shiftend
00:00000965   shiftmask
00:00000000 X selftests
00:00000000   failcheck
00:00000001   incheck
00:000000FF   nocheck
00:0000090C   mem
00:0000000C   meml
00:00000009   memh
00:0000090E   memsp
00:00000910   jmp
00:00000010   jmpl
00:00000009   jmph
00:0000042F   self
00:00000000   stop
00:00000000   tail
00:0000097A   testtable
00:000001E0 S testtable.veccount
00:00000ABC   testtable.selftest
00:00000B07   testtable.scf
00:00000B4C   testtable.ccf
00:00000B91   testtable.scf_nec
00:00000BDD   testtable.ccf_nec
00:00000C29   testtable.scf_st
00:00000C74   testtable.ccf_st
00:00000CBF   testtable.scfccf
00:00000D08   testtable.ccfscf
00:00000D51   testtable.daa
00:00000D96   testtable.cpl
00:00000DDB   testtable.neg
00:00000E20   testtable.neg_
00:00000E66   testtable.add_a_n
00:00000EAF   testtable.adc_a_n
00:00000EF8   testtable.sub_a_n
00:00000F41   testtable.sbc_a_n
00:00000F8A   testtable.and_n
00:00000FD1   testtable.xor_n
00:00001018   testtable.or_n
00:0000105E   testtable.cp_n
00:000010A4   testtable.alo_a_a
00:000010ED   testtable.alo_a_b_c
00:0000113A   testtable.alo_a_d_e
00:00001187   testtable.alo_a_h_l
00:000011D4   testtable.alo_a_hl
00:00001220   testtable.alo_a_x
00:0000126F   testtable.alo_a_y
00:000012BE   testtable.alo_a_xyd
00:0000130A   testtable.rlca
00:00001350   testtable.rrca
00:00001396   testtable.rla
00:000013DB   testtable.rra
00:00001420   testtable.rld
00:00001465   testtable.rrd
00:000014AA   testtable.rlc_a
00:000014F1   testtable.rrc_a
00:00001538   testtable.rl_a
00:0000157E   testtable.rr_a
00:000015C4   testtable.sla_a
00:0000160B   testtable.sra_a
00:00001652   testtable.slia_a
00:0000169A   testtable.srl_a
00:000016E1   testtable.rlc_r
00:0000172F   testtable.rrc_r
00:0000177D   testtable.rl_r
00:000017CA   testtable.rr_r
00:00001817   testtable.sla_r
00:00001865   testtable.sra_r
00:000018B3   testtable.slia_r
00:00001902   testtable.srl_r
00:00001950   testtable.sro_xyd
00:0000199A   testtable.sro_xyd_r
00:000019E6   testtable.inc_a
00:00001A2D   testtable.dec_a
00:00001A74   testtable.inc_r
00:00001AC2   testtable.dec_r
00:00001B10   testtable.inc_x
00:00001B57   testtable.dec_x
00:00001B9E   testtable.inc_xyd
00:00001BE8   testtable.dec_xyd
00:00001C32   testtable.inc_rr
00:00001C7A   testtable.dec_rr
00:00001CC2   testtable.inc_xy
00:00001D0A   testtable.dec_xy
00:00001D52   testtable.add_hl_rr
00:00001D9D   testtable.add_ix_rr
00:00001DE8   testtable.add_iy_rr
00:00001E33   testtable.adc_hl_rr
00:00001E7E   testtable.sbc_hl_rr
00:00001EC9   testtable.bit_n_a
00:00001F12   testtable.bit_n_hl
00:00001F5E   testtable.bit_n_r
00:00001FAE   testtable.bit_n_xyd
00:00001FFA   testtable.bit_n_xyd_
00:00002048   testtable.set_n_a
00:00002091   testtable.set_n_hl
00:000020DD   testtable.set_n_r
00:0000212D   testtable.set_n_xyd
00:00002179   testtable.set_n_xyd_
00:000021C7   testtable.res_n_a
00:00002210   testtable.res_n_hl
00:0000225C   testtable.res_n_r
00:000022AC   testtable.res_n_xyd
00:000022F8   testtable.res_n_xyd_
00:00002346   testtable.ldi
00:0000238B   testtable.ldd
00:000023D0   testtable.ldir
00:00002416   testtable.lddr
00:0000245C   testtable.ldir_nop
00:000024A8   testtable.lddr_nop
00:000024F4   testtable.cpi
00:00002539   testtable.cpd
00:0000257E   testtable.cpir
00:000025C4   testtable.cpdr
00:0000260A   testtable.in_a_n
00:00002655   testtable.in_r_c
00:000026A0   testtable.in_c
00:000026E9   testtable.ini
00:0000272F   testtable.ind
00:00002775   testtable.inir
00:000027BC   testtable.indr
00:00002803   testtable.inir_nop
00:00002850   testtable.indr_nop
00:0000289D   testtable.out_n_a
00:000028E8   testtable.out_c_r
00:00002933   testtable.out_c_0
00:0000297E   testtable.outi
00:000029C4   testtable.outd
00:00002A0A   testtable.otir
00:00002A50   testtable.otdr
00:00002A96   testtable.jp_nn
00:00002ADD   testtable.jp_cc_nn
00:00002B27   testtable.jp_hl
00:00002B70   testtable.jp_xy
00:00002BB9   testtable.jr_n
00:00002BFF   testtable.jr_cc_n
00:00002C48   testtable.djnz_n
00:00002C90   testtable.call_nn
00:00002CD9   testtable.call_cc_nn
00:00002D25   testtable.ret
00:00002D6A   testtable.ret_cc
00:00002DB2   testtable.retn
00:00002DF8   testtable.reti
00:00002E3E   testtable.reti_retn
00:00002E89   testtable.pushpop_rr
00:00002ED6   testtable.poppush_af
00:00002F23   testtable.pushpop_xy
00:00002F70   testtable.ex_de_hl
00:00002FBA   testtable.ex_af_af
00:00003005   testtable.exx
00:0000304A   testtable.ex_sp_hl
00:00003096   testtable.ex_sp_xy
00:000030E2   testtable.ld_r_r
00:00003138   testtable.ld_x_x
00:0000318E   testtable.ld_r_xyd
00:000031D9   testtable.ld_xyd_r
00:00003224   testtable.ld_r_n
00:00003273   testtable.ld_x_n
00:000032BB   testtable.ld_xyd_n
00:00003306   testtable.ld_a_rr
00:00003356   testtable.ld_rr_a
00:000033A6   testtable.ld_a_mem
00:000033F1   testtable.ld_mem_a
00:0000343C   testtable.ld_rr_nn
00:00003486   testtable.ld_xy_nn
00:000034D0   testtable.ld_hl_mem
00:0000351C   testtable.ld_xy_mem
00:00003568   testtable.ld_rr_mem
00:000035B4   testtable.ld_mem_hl
00:00003600   testtable.ld_mem_xy
00:0000364C   testtable.ld_mem_rr
00:00003698   testtable.ld_sp_hl
00:000036E2   testtable.ld_sp_xy
00:0000372C   testtable.ld_i_a
00:00003774   testtable.ld_r_a
00:000037BC   testtable.ld_a_i
00:00003804   testtable.ld_a_r
00:0000384C   testtable.ei_di
00:00003893   testtable.im_n


 Output: z80doc.com
-------------------------------------------------

 Page: 00
  Org: 00000100  Size: *  Used: 000037DA

   Address   Length Align   Label
   00000100   14298         main
