
icarus_software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b124  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  0800b2f4  0800b2f4  0001b2f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b570  0800b570  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b570  0800b570  0001b570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b578  0800b578  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b578  0800b578  0001b578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b57c  0800b57c  0001b57c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800b580  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009dd8  2000006c  0800b5ec  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009e44  0800b5ec  00029e44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000279d7  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c41  00000000  00000000  00047a73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b50  00000000  00000000  0004d6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018b8  00000000  00000000  0004f208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002787b  00000000  00000000  00050ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000202b0  00000000  00000000  0007833b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df214  00000000  00000000  000985eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001777ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ecc  00000000  00000000  00177854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b2dc 	.word	0x0800b2dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800b2dc 	.word	0x0800b2dc

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <pointer_inc>:
volatile int32_t can_buffer_pointer_rx = 0;
volatile int32_t can_buffer_pointer_tx = 0;

uint32_t can_readFrame(void);

uint32_t pointer_inc(uint32_t val, uint32_t size) {
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
	return (val + 1) % size;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	3301      	adds	r3, #1
 8000516:	683a      	ldr	r2, [r7, #0]
 8000518:	fbb3 f2f2 	udiv	r2, r3, r2
 800051c:	6839      	ldr	r1, [r7, #0]
 800051e:	fb01 f202 	mul.w	r2, r1, r2
 8000522:	1a9b      	subs	r3, r3, r2
}
 8000524:	4618      	mov	r0, r3
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr

08000530 <can_addMsg>:

void can_addMsg(CAN_msg msg) {
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	463c      	mov	r4, r7
 8000538:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer[can_buffer_pointer_tx] = msg;
 800053c:	4b13      	ldr	r3, [pc, #76]	; (800058c <can_addMsg+0x5c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a13      	ldr	r2, [pc, #76]	; (8000590 <can_addMsg+0x60>)
 8000542:	011b      	lsls	r3, r3, #4
 8000544:	4413      	add	r3, r2
 8000546:	461c      	mov	r4, r3
 8000548:	463b      	mov	r3, r7
 800054a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800054c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer_pointer_tx = pointer_inc(can_buffer_pointer_tx, CAN_BUFFER_DEPTH);
 8000550:	4b0e      	ldr	r3, [pc, #56]	; (800058c <can_addMsg+0x5c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2140      	movs	r1, #64	; 0x40
 8000556:	4618      	mov	r0, r3
 8000558:	f7ff ffd6 	bl	8000508 <pointer_inc>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b0a      	ldr	r3, [pc, #40]	; (800058c <can_addMsg+0x5c>)
 8000562:	601a      	str	r2, [r3, #0]

	if (can_buffer_pointer_tx == can_buffer_pointer_rx) { // indicates overflow
 8000564:	4b09      	ldr	r3, [pc, #36]	; (800058c <can_addMsg+0x5c>)
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	4b0a      	ldr	r3, [pc, #40]	; (8000594 <can_addMsg+0x64>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	429a      	cmp	r2, r3
 800056e:	d109      	bne.n	8000584 <can_addMsg+0x54>
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH); // skip one msg in the rx buffer
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <can_addMsg+0x64>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2140      	movs	r1, #64	; 0x40
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff ffc6 	bl	8000508 <pointer_inc>
 800057c:	4603      	mov	r3, r0
 800057e:	461a      	mov	r2, r3
 8000580:	4b04      	ldr	r3, [pc, #16]	; (8000594 <can_addMsg+0x64>)
 8000582:	601a      	str	r2, [r3, #0]
	}
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bd90      	pop	{r4, r7, pc}
 800058c:	2000008c 	.word	0x2000008c
 8000590:	20009374 	.word	0x20009374
 8000594:	20000088 	.word	0x20000088

08000598 <CAN_Config>:

/*
 * Configures CAN protocol for 250kbit/s without interrupt for reading (only polling).
 */
void CAN_Config(uint32_t id)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b08c      	sub	sp, #48	; 0x30
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

    /*##-1- Configure the CAN peripheral #######################################*/
    // Done in MX_CAN1_Init()

    /*##-2- Configure the CAN Filter ###########################################*/
    sFilterConfig.FilterBank = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80005a4:	2300      	movs	r3, #0
 80005a6:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005a8:	2301      	movs	r3, #1
 80005aa:	627b      	str	r3, [r7, #36]	; 0x24
    sFilterConfig.FilterIdHigh = 0x0000;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterIdLow = 0x0000;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 80005b4:	2300      	movs	r3, #0
 80005b6:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005bc:	2300      	movs	r3, #0
 80005be:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterActivation = ENABLE;
 80005c0:	2301      	movs	r3, #1
 80005c2:	62bb      	str	r3, [r7, #40]	; 0x28
    sFilterConfig.SlaveStartFilterBank = 14;
 80005c4:	230e      	movs	r3, #14
 80005c6:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	4619      	mov	r1, r3
 80005ce:	4810      	ldr	r0, [pc, #64]	; (8000610 <CAN_Config+0x78>)
 80005d0:	f003 fc66 	bl	8003ea0 <HAL_CAN_ConfigFilter>
        /* Filter configuration Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-3- Start the CAN peripheral ###########################################*/
    if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80005d4:	480e      	ldr	r0, [pc, #56]	; (8000610 <CAN_Config+0x78>)
 80005d6:	f003 fd43 	bl	8004060 <HAL_CAN_Start>
        /* Start Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-4- Activate CAN RX notification #######################################*/
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80005da:	2102      	movs	r1, #2
 80005dc:	480c      	ldr	r0, [pc, #48]	; (8000610 <CAN_Config+0x78>)
 80005de:	f003 febd 	bl	800435c <HAL_CAN_ActivateNotification>
        /* Notification Error */
    	//_Error_Handler(__FILE__, __LINE__);
    }

    /*##-5- Configure Transmission process #####################################*/
    TxHeader.StdId = id;
 80005e2:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <CAN_Config+0x7c>)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	6013      	str	r3, [r2, #0]
    TxHeader.ExtId = id; // not needed
 80005e8:	4a0a      	ldr	r2, [pc, #40]	; (8000614 <CAN_Config+0x7c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	6053      	str	r3, [r2, #4]
    TxHeader.RTR = CAN_RTR_DATA;
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <CAN_Config+0x7c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]
    TxHeader.IDE = CAN_ID_STD;
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <CAN_Config+0x7c>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 8;
 80005fa:	4b06      	ldr	r3, [pc, #24]	; (8000614 <CAN_Config+0x7c>)
 80005fc:	2208      	movs	r2, #8
 80005fe:	611a      	str	r2, [r3, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 8000600:	4b04      	ldr	r3, [pc, #16]	; (8000614 <CAN_Config+0x7c>)
 8000602:	2200      	movs	r2, #0
 8000604:	751a      	strb	r2, [r3, #20]
}
 8000606:	bf00      	nop
 8000608:	3730      	adds	r7, #48	; 0x30
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20009774 	.word	0x20009774
 8000614:	20009340 	.word	0x20009340

08000618 <HAL_CAN_RxFifo0MsgPendingCallback>:
    } else { // something bad happen
    	// not sure what to do
    }
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	can_readFrame();
 8000620:	f000 f858 	bl	80006d4 <can_readFrame>
	can_addMsg(can_current_msg);
 8000624:	4b03      	ldr	r3, [pc, #12]	; (8000634 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>)
 8000626:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000628:	f7ff ff82 	bl	8000530 <can_addMsg>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20009324 	.word	0x20009324

08000638 <can_msgPending>:

uint32_t can_msgPending() {
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
	int32_t diff = can_buffer_pointer_tx - can_buffer_pointer_rx;
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <can_msgPending+0x2c>)
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	4b09      	ldr	r3, [pc, #36]	; (8000668 <can_msgPending+0x30>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	1ad3      	subs	r3, r2, r3
 8000648:	607b      	str	r3, [r7, #4]
	if (diff < 0) {
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	2b00      	cmp	r3, #0
 800064e:	da02      	bge.n	8000656 <can_msgPending+0x1e>
		diff += CAN_BUFFER_DEPTH;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	3340      	adds	r3, #64	; 0x40
 8000654:	607b      	str	r3, [r7, #4]
	}

	return diff;
 8000656:	687b      	ldr	r3, [r7, #4]
}
 8000658:	4618      	mov	r0, r3
 800065a:	370c      	adds	r7, #12
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	2000008c 	.word	0x2000008c
 8000668:	20000088 	.word	0x20000088

0800066c <can_readBuffer>:

CAN_msg can_readBuffer() {
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b087      	sub	sp, #28
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	CAN_msg ret = {0};
 8000674:	f107 0308 	add.w	r3, r7, #8
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]

	if (can_msgPending() > 0) {
 8000682:	f7ff ffd9 	bl	8000638 <can_msgPending>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d013      	beq.n	80006b4 <can_readBuffer+0x48>
		ret = can_buffer[can_buffer_pointer_rx];
 800068c:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <can_readBuffer+0x60>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a0f      	ldr	r2, [pc, #60]	; (80006d0 <can_readBuffer+0x64>)
 8000692:	011b      	lsls	r3, r3, #4
 8000694:	4413      	add	r3, r2
 8000696:	f107 0408 	add.w	r4, r7, #8
 800069a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800069c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH);
 80006a0:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <can_readBuffer+0x60>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2140      	movs	r1, #64	; 0x40
 80006a6:	4618      	mov	r0, r3
 80006a8:	f7ff ff2e 	bl	8000508 <pointer_inc>
 80006ac:	4603      	mov	r3, r0
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <can_readBuffer+0x60>)
 80006b2:	601a      	str	r2, [r3, #0]
	} else { // no message actually pending
		// do nothing, will return the {0} CAN_msg
	}


	return ret;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	461c      	mov	r4, r3
 80006b8:	f107 0308 	add.w	r3, r7, #8
 80006bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80006c2:	6878      	ldr	r0, [r7, #4]
 80006c4:	371c      	adds	r7, #28
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd90      	pop	{r4, r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000088 	.word	0x20000088
 80006d0:	20009374 	.word	0x20009374

080006d4 <can_readFrame>:
 *
 * byte 0..3 --> some uint32_t
 * byte 4    --> data_id, see CAN_communication.h
 * byte 5..7 --> timestamp
 */
uint32_t can_readFrame(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
    uint32_t fill_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 80006da:	2100      	movs	r1, #0
 80006dc:	482a      	ldr	r0, [pc, #168]	; (8000788 <can_readFrame+0xb4>)
 80006de:	f003 fe15 	bl	800430c <HAL_CAN_GetRxFifoFillLevel>
 80006e2:	6078      	str	r0, [r7, #4]
    if (fill_level > 0) {
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d049      	beq.n	800077e <can_readFrame+0xaa>
        HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);
 80006ea:	4b28      	ldr	r3, [pc, #160]	; (800078c <can_readFrame+0xb8>)
 80006ec:	4a28      	ldr	r2, [pc, #160]	; (8000790 <can_readFrame+0xbc>)
 80006ee:	2100      	movs	r1, #0
 80006f0:	4825      	ldr	r0, [pc, #148]	; (8000788 <can_readFrame+0xb4>)
 80006f2:	f003 fcf9 	bl	80040e8 <HAL_CAN_GetRxMessage>

        can_current_msg.data = 0;
 80006f6:	4b27      	ldr	r3, [pc, #156]	; (8000794 <can_readFrame+0xc0>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
        can_current_msg.data += (uint32_t) RxData[0] << 24;
 80006fc:	4b25      	ldr	r3, [pc, #148]	; (8000794 <can_readFrame+0xc0>)
 80006fe:	681a      	ldr	r2, [r3, #0]
 8000700:	4b22      	ldr	r3, [pc, #136]	; (800078c <can_readFrame+0xb8>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	061b      	lsls	r3, r3, #24
 8000706:	4413      	add	r3, r2
 8000708:	4a22      	ldr	r2, [pc, #136]	; (8000794 <can_readFrame+0xc0>)
 800070a:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[1] << 16;
 800070c:	4b21      	ldr	r3, [pc, #132]	; (8000794 <can_readFrame+0xc0>)
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	4b1e      	ldr	r3, [pc, #120]	; (800078c <can_readFrame+0xb8>)
 8000712:	785b      	ldrb	r3, [r3, #1]
 8000714:	041b      	lsls	r3, r3, #16
 8000716:	4413      	add	r3, r2
 8000718:	4a1e      	ldr	r2, [pc, #120]	; (8000794 <can_readFrame+0xc0>)
 800071a:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[2] << 8;
 800071c:	4b1d      	ldr	r3, [pc, #116]	; (8000794 <can_readFrame+0xc0>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	4b1a      	ldr	r3, [pc, #104]	; (800078c <can_readFrame+0xb8>)
 8000722:	789b      	ldrb	r3, [r3, #2]
 8000724:	021b      	lsls	r3, r3, #8
 8000726:	4413      	add	r3, r2
 8000728:	4a1a      	ldr	r2, [pc, #104]	; (8000794 <can_readFrame+0xc0>)
 800072a:	6013      	str	r3, [r2, #0]
		can_current_msg.data += (uint32_t) RxData[3] << 0;
 800072c:	4b19      	ldr	r3, [pc, #100]	; (8000794 <can_readFrame+0xc0>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a16      	ldr	r2, [pc, #88]	; (800078c <can_readFrame+0xb8>)
 8000732:	78d2      	ldrb	r2, [r2, #3]
 8000734:	4413      	add	r3, r2
 8000736:	4a17      	ldr	r2, [pc, #92]	; (8000794 <can_readFrame+0xc0>)
 8000738:	6013      	str	r3, [r2, #0]

        can_current_msg.id = RxData[4];
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <can_readFrame+0xb8>)
 800073c:	791a      	ldrb	r2, [r3, #4]
 800073e:	4b15      	ldr	r3, [pc, #84]	; (8000794 <can_readFrame+0xc0>)
 8000740:	711a      	strb	r2, [r3, #4]

        can_current_msg.timestamp = 0;
 8000742:	4b14      	ldr	r3, [pc, #80]	; (8000794 <can_readFrame+0xc0>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
        can_current_msg.timestamp += (uint32_t) RxData[5] << 16;
 8000748:	4b12      	ldr	r3, [pc, #72]	; (8000794 <can_readFrame+0xc0>)
 800074a:	689a      	ldr	r2, [r3, #8]
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <can_readFrame+0xb8>)
 800074e:	795b      	ldrb	r3, [r3, #5]
 8000750:	041b      	lsls	r3, r3, #16
 8000752:	4413      	add	r3, r2
 8000754:	4a0f      	ldr	r2, [pc, #60]	; (8000794 <can_readFrame+0xc0>)
 8000756:	6093      	str	r3, [r2, #8]
        can_current_msg.timestamp += (uint32_t) RxData[6] << 8;
 8000758:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <can_readFrame+0xc0>)
 800075a:	689a      	ldr	r2, [r3, #8]
 800075c:	4b0b      	ldr	r3, [pc, #44]	; (800078c <can_readFrame+0xb8>)
 800075e:	799b      	ldrb	r3, [r3, #6]
 8000760:	021b      	lsls	r3, r3, #8
 8000762:	4413      	add	r3, r2
 8000764:	4a0b      	ldr	r2, [pc, #44]	; (8000794 <can_readFrame+0xc0>)
 8000766:	6093      	str	r3, [r2, #8]
		can_current_msg.timestamp += (uint32_t) RxData[7] << 0;
 8000768:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <can_readFrame+0xc0>)
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	4a07      	ldr	r2, [pc, #28]	; (800078c <can_readFrame+0xb8>)
 800076e:	79d2      	ldrb	r2, [r2, #7]
 8000770:	4413      	add	r3, r2
 8000772:	4a08      	ldr	r2, [pc, #32]	; (8000794 <can_readFrame+0xc0>)
 8000774:	6093      	str	r3, [r2, #8]

        can_current_msg.id_CAN = RxHeader.StdId;
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <can_readFrame+0xbc>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a06      	ldr	r2, [pc, #24]	; (8000794 <can_readFrame+0xc0>)
 800077c:	60d3      	str	r3, [r2, #12]
    }
    return fill_level;
 800077e:	687b      	ldr	r3, [r7, #4]
}
 8000780:	4618      	mov	r0, r3
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	20009774 	.word	0x20009774
 800078c:	20009338 	.word	0x20009338
 8000790:	20009358 	.word	0x20009358
 8000794:	20009324 	.word	0x20009324

08000798 <can_init>:


void can_init(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	CAN_Config(CAN_ID_PROPULSION_BOARD);
 800079c:	2005      	movs	r0, #5
 800079e:	f7ff fefb 	bl	8000598 <CAN_Config>
}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <can_send_thread>:


void can_send_thread(void * arg) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(CAN_HEART_BEAT);

	last_wake_time = xTaskGetTickCount();
 80007b0:	f009 fdf8 	bl	800a3a4 <xTaskGetTickCount>
 80007b4:	4603      	mov	r3, r0
 80007b6:	4a04      	ldr	r2, [pc, #16]	; (80007c8 <can_send_thread+0x20>)
 80007b8:	6013      	str	r3, [r2, #0]

	for(;;) {

		//SEND DATA HERE

		vTaskDelayUntil( &last_wake_time, period );
 80007ba:	4b04      	ldr	r3, [pc, #16]	; (80007cc <can_send_thread+0x24>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4619      	mov	r1, r3
 80007c0:	4801      	ldr	r0, [pc, #4]	; (80007c8 <can_send_thread+0x20>)
 80007c2:	f009 fc33 	bl	800a02c <vTaskDelayUntil>
 80007c6:	e7f8      	b.n	80007ba <can_send_thread+0x12>
 80007c8:	20000090 	.word	0x20000090
 80007cc:	0800b548 	.word	0x0800b548

080007d0 <cm4_init>:

/**********************
 *	DECLARATIONS
 **********************/

void cm4_init(CM4_INST_t * cm4) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	cm4->id = id_counter++;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	; (800080c <cm4_init+0x3c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	1c5a      	adds	r2, r3, #1
 80007de:	490b      	ldr	r1, [pc, #44]	; (800080c <cm4_init+0x3c>)
 80007e0:	600a      	str	r2, [r1, #0]
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	6013      	str	r3, [r2, #0]
	msv2_init(&cm4->msv2);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	3304      	adds	r3, #4
 80007ea:	4618      	mov	r0, r3
 80007ec:	f001 f854 	bl	8001898 <msv2_init>
	serial_init(&cm4->ser, &CM4_UART, &cm4->msv2, cm4_decode_fcn);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 80007f6:	3018      	adds	r0, #24
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	1d1a      	adds	r2, r3, #4
 80007fc:	4b04      	ldr	r3, [pc, #16]	; (8000810 <cm4_init+0x40>)
 80007fe:	4905      	ldr	r1, [pc, #20]	; (8000814 <cm4_init+0x44>)
 8000800:	f001 fb0e 	bl	8001e20 <serial_init>
}
 8000804:	bf00      	nop
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000094 	.word	0x20000094
 8000810:	08000819 	.word	0x08000819
 8000814:	20009e00 	.word	0x20009e00

08000818 <cm4_decode_fcn>:


SERIAL_RET_t cm4_decode_fcn(void * inst, uint8_t data) {
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	460b      	mov	r3, r1
 8000822:	70fb      	strb	r3, [r7, #3]
	MSV2_INST_t * msv2 = (MSV2_INST_t *) inst;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	60fb      	str	r3, [r7, #12]
	MSV2_ERROR_t tmp = msv2_decode_fragment(msv2, data);
 8000828:	78fb      	ldrb	r3, [r7, #3]
 800082a:	4619      	mov	r1, r3
 800082c:	68f8      	ldr	r0, [r7, #12]
 800082e:	f001 f92d 	bl	8001a8c <msv2_decode_fragment>
 8000832:	4603      	mov	r3, r0
 8000834:	72fb      	strb	r3, [r7, #11]
	if(tmp == MSV2_SUCCESS || tmp == MSV2_WRONG_CRC) {
		//DO something with the reception
	}
	return tmp;
 8000836:	7afb      	ldrb	r3, [r7, #11]
}
 8000838:	4618      	mov	r0, r3
 800083a:	3710      	adds	r7, #16
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}

08000840 <cm4_boot>:
CM4_ERROR_t cm4_transaction(CM4_INST_t * cm4, CM4_PAYLOAD_COMMAND_t * cmd, CM4_PAYLOAD_SENSOR_t * sens) {

	return CM4_SUCCESS;
}

CM4_ERROR_t cm4_boot(CM4_INST_t * cm4) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
	allow_boot();
 8000848:	f000 f85c 	bl	8000904 <allow_boot>
	return CM4_SUCCESS;
 800084c:	2300      	movs	r3, #0
}
 800084e:	4618      	mov	r0, r3
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <cm4_is_ready>:

CM4_ERROR_t cm4_is_ready(CM4_INST_t * cm4, uint8_t * ready) {
 8000856:	b580      	push	{r7, lr}
 8000858:	b082      	sub	sp, #8
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
 800085e:	6039      	str	r1, [r7, #0]
	if(ready == NULL){
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d101      	bne.n	800086a <cm4_is_ready+0x14>
		return CM4_LOCAL_ERROR;
 8000866:	2308      	movs	r3, #8
 8000868:	e00d      	b.n	8000886 <cm4_is_ready+0x30>
	}
	if(is_booted()) {
 800086a:	f000 f839 	bl	80008e0 <is_booted>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d004      	beq.n	800087e <cm4_is_ready+0x28>
		//check wheter the CM4 answers
		//if answers
		*ready = 1;
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	2201      	movs	r2, #1
 8000878:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 800087a:	2300      	movs	r3, #0
 800087c:	e003      	b.n	8000886 <cm4_is_ready+0x30>

	} else {
		*ready = 0;
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	2200      	movs	r2, #0
 8000882:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 8000884:	2300      	movs	r3, #0
	}
}
 8000886:	4618      	mov	r0, r3
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}

0800088e <cm4_shutdown>:

CM4_ERROR_t cm4_shutdown(CM4_INST_t * cm4) {
 800088e:	b480      	push	{r7}
 8000890:	b083      	sub	sp, #12
 8000892:	af00      	add	r7, sp, #0
 8000894:	6078      	str	r0, [r7, #4]
	//send shutdown command through uart
	return CM4_SUCCESS;
 8000896:	2300      	movs	r3, #0
}
 8000898:	4618      	mov	r0, r3
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr

080008a4 <cm4_is_shutdown>:

CM4_ERROR_t cm4_is_shutdown(CM4_INST_t * cm4, uint8_t * shutdown) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
	if(shutdown == NULL){
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d101      	bne.n	80008b8 <cm4_is_shutdown+0x14>
		return CM4_LOCAL_ERROR;
 80008b4:	2308      	movs	r3, #8
 80008b6:	e00f      	b.n	80008d8 <cm4_is_shutdown+0x34>
	}
	if(!is_booted()) {
 80008b8:	f000 f812 	bl	80008e0 <is_booted>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d106      	bne.n	80008d0 <cm4_is_shutdown+0x2c>
		//check wheter the CM4 answers
		//if answers
		hold_boot();
 80008c2:	f000 f82d 	bl	8000920 <hold_boot>
		*shutdown = 1;
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	2201      	movs	r2, #1
 80008ca:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 80008cc:	2300      	movs	r3, #0
 80008ce:	e003      	b.n	80008d8 <cm4_is_shutdown+0x34>
	} else {
		*shutdown = 0;
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	2200      	movs	r2, #0
 80008d4:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 80008d6:	2300      	movs	r3, #0
	}
}
 80008d8:	4618      	mov	r0, r3
 80008da:	3708      	adds	r7, #8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}

080008e0 <is_booted>:




static uint8_t is_booted(void) {
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
	return CM4_RUN_PG_PORT->IDR & CM4_RUN_PG_PIN ?1:0;
 80008e4:	4b06      	ldr	r3, [pc, #24]	; (8000900 <is_booted+0x20>)
 80008e6:	691b      	ldr	r3, [r3, #16]
 80008e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	bf14      	ite	ne
 80008f0:	2301      	movne	r3, #1
 80008f2:	2300      	moveq	r3, #0
 80008f4:	b2db      	uxtb	r3, r3
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	40020400 	.word	0x40020400

08000904 <allow_boot>:

static void allow_boot(void) {
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
	CM4_GLOBAL_EN_PORT->BSRR = CM4_GLOBAL_EN_PIN;
 8000908:	4b04      	ldr	r3, [pc, #16]	; (800091c <allow_boot+0x18>)
 800090a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800090e:	619a      	str	r2, [r3, #24]
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	40020000 	.word	0x40020000

08000920 <hold_boot>:

static void hold_boot(void) {
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
	CM4_GLOBAL_EN_PORT->BSRR = CM4_GLOBAL_EN_PIN << 16;
 8000924:	4b04      	ldr	r3, [pc, #16]	; (8000938 <hold_boot+0x18>)
 8000926:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800092a:	619a      	str	r2, [r3, #24]
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40020000 	.word	0x40020000

0800093c <control_thread>:

/**********************
 *	DECLARATIONS
 **********************/

void control_thread(void * arg) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(CONTROL_HEART_BEAT);



	led_init();
 8000944:	f000 ff28 	bl	8001798 <led_init>

	init_control(&control);
 8000948:	482d      	ldr	r0, [pc, #180]	; (8000a00 <control_thread+0xc4>)
 800094a:	f000 f8b2 	bl	8000ab2 <init_control>

	static SERVO_INST_t tvc_servo;

	servo_global_init();
 800094e:	f001 fbbd 	bl	80020cc <servo_global_init>

	servo_init(&tvc_servo, 1);
 8000952:	2101      	movs	r1, #1
 8000954:	482b      	ldr	r0, [pc, #172]	; (8000a04 <control_thread+0xc8>)
 8000956:	f001 fb7f 	bl	8002058 <servo_init>

	servo_config(&tvc_servo);
 800095a:	482a      	ldr	r0, [pc, #168]	; (8000a04 <control_thread+0xc8>)
 800095c:	f001 fe46 	bl	80025ec <servo_config>

	control.tvc_servo = &tvc_servo;
 8000960:	4b27      	ldr	r3, [pc, #156]	; (8000a00 <control_thread+0xc4>)
 8000962:	4a28      	ldr	r2, [pc, #160]	; (8000a04 <control_thread+0xc8>)
 8000964:	61da      	str	r2, [r3, #28]

	static CM4_INST_t cm4;

	cm4_init(&cm4);
 8000966:	4828      	ldr	r0, [pc, #160]	; (8000a08 <control_thread+0xcc>)
 8000968:	f7ff ff32 	bl	80007d0 <cm4_init>

	control.cm4 = &cm4;
 800096c:	4b24      	ldr	r3, [pc, #144]	; (8000a00 <control_thread+0xc4>)
 800096e:	4a26      	ldr	r2, [pc, #152]	; (8000a08 <control_thread+0xcc>)
 8000970:	619a      	str	r2, [r3, #24]


	init_idle(&control);
 8000972:	4823      	ldr	r0, [pc, #140]	; (8000a00 <control_thread+0xc4>)
 8000974:	f000 f8ae 	bl	8000ad4 <init_idle>



	last_wake_time = xTaskGetTickCount();
 8000978:	f009 fd14 	bl	800a3a4 <xTaskGetTickCount>
 800097c:	4603      	mov	r3, r0
 800097e:	4a23      	ldr	r2, [pc, #140]	; (8000a0c <control_thread+0xd0>)
 8000980:	6013      	str	r3, [r2, #0]
	for(;;) {


		static uint8_t lol = 0;
		static uint16_t cnt = 0;
		if(cnt++ > 10) {
 8000982:	4b23      	ldr	r3, [pc, #140]	; (8000a10 <control_thread+0xd4>)
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	1c5a      	adds	r2, r3, #1
 8000988:	b291      	uxth	r1, r2
 800098a:	4a21      	ldr	r2, [pc, #132]	; (8000a10 <control_thread+0xd4>)
 800098c:	8011      	strh	r1, [r2, #0]
 800098e:	2b0a      	cmp	r3, #10
 8000990:	d90c      	bls.n	80009ac <control_thread+0x70>
			lol = !lol;
 8000992:	4b20      	ldr	r3, [pc, #128]	; (8000a14 <control_thread+0xd8>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	2b00      	cmp	r3, #0
 8000998:	bf0c      	ite	eq
 800099a:	2301      	moveq	r3, #1
 800099c:	2300      	movne	r3, #0
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	461a      	mov	r2, r3
 80009a2:	4b1c      	ldr	r3, [pc, #112]	; (8000a14 <control_thread+0xd8>)
 80009a4:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 80009a6:	4b1a      	ldr	r3, [pc, #104]	; (8000a10 <control_thread+0xd4>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	801a      	strh	r2, [r3, #0]
		}

		if(lol) {
 80009ac:	4b19      	ldr	r3, [pc, #100]	; (8000a14 <control_thread+0xd8>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d007      	beq.n	80009c4 <control_thread+0x88>
			servo_enable_led(control.tvc_servo, NULL);
 80009b4:	4b12      	ldr	r3, [pc, #72]	; (8000a00 <control_thread+0xc4>)
 80009b6:	69d8      	ldr	r0, [r3, #28]
 80009b8:	2300      	movs	r3, #0
 80009ba:	2201      	movs	r2, #1
 80009bc:	2141      	movs	r1, #65	; 0x41
 80009be:	f001 fd0b 	bl	80023d8 <servo_write_u8>
 80009c2:	e006      	b.n	80009d2 <control_thread+0x96>
		} else {
			servo_disable_led(control.tvc_servo, NULL);
 80009c4:	4b0e      	ldr	r3, [pc, #56]	; (8000a00 <control_thread+0xc4>)
 80009c6:	69d8      	ldr	r0, [r3, #28]
 80009c8:	2300      	movs	r3, #0
 80009ca:	2200      	movs	r2, #0
 80009cc:	2141      	movs	r1, #65	; 0x41
 80009ce:	f001 fd03 	bl	80023d8 <servo_write_u8>
		}


		control_update(&control);
 80009d2:	480b      	ldr	r0, [pc, #44]	; (8000a00 <control_thread+0xc4>)
 80009d4:	f000 f824 	bl	8000a20 <control_update>


		if(control.state < CS_NUM && control.state >= 0) {
 80009d8:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <control_thread+0xc4>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	2b05      	cmp	r3, #5
 80009de:	d807      	bhi.n	80009f0 <control_thread+0xb4>
			control_fcn[control.state](&control);
 80009e0:	4b07      	ldr	r3, [pc, #28]	; (8000a00 <control_thread+0xc4>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	461a      	mov	r2, r3
 80009e6:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <control_thread+0xdc>)
 80009e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009ec:	4804      	ldr	r0, [pc, #16]	; (8000a00 <control_thread+0xc4>)
 80009ee:	4798      	blx	r3
		}
		vTaskDelayUntil( &last_wake_time, period );
 80009f0:	4b0a      	ldr	r3, [pc, #40]	; (8000a1c <control_thread+0xe0>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4619      	mov	r1, r3
 80009f6:	4805      	ldr	r0, [pc, #20]	; (8000a0c <control_thread+0xd0>)
 80009f8:	f009 fb18 	bl	800a02c <vTaskDelayUntil>
	for(;;) {
 80009fc:	e7c1      	b.n	8000982 <control_thread+0x46>
 80009fe:	bf00      	nop
 8000a00:	20000098 	.word	0x20000098
 8000a04:	200000d0 	.word	0x200000d0
 8000a08:	2000116c 	.word	0x2000116c
 8000a0c:	200025a4 	.word	0x200025a4
 8000a10:	200025a8 	.word	0x200025a8
 8000a14:	200025aa 	.word	0x200025aa
 8000a18:	20000024 	.word	0x20000024
 8000a1c:	0800b54c 	.word	0x0800b54c

08000a20 <control_update>:
	}
}


static void control_update(CONTROL_INST_t * control) {
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b087      	sub	sp, #28
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6178      	str	r0, [r7, #20]

	control->last_time = control->time;
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	685a      	ldr	r2, [r3, #4]
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	609a      	str	r2, [r3, #8]
	control->time = HAL_GetTick();
 8000a30:	f003 f92e 	bl	8003c90 <HAL_GetTick>
 8000a34:	4602      	mov	r2, r0
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	605a      	str	r2, [r3, #4]
	control->iter++;
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	695b      	ldr	r3, [r3, #20]
 8000a3e:	1c5a      	adds	r2, r3, #1
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	615a      	str	r2, [r3, #20]

	if(control->counter_active) {
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	7c1b      	ldrb	r3, [r3, #16]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d016      	beq.n	8000a7a <control_update+0x5a>
		control->counter -= (control->time - control->last_time);
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	4619      	mov	r1, r3
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	689a      	ldr	r2, [r3, #8]
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	440b      	add	r3, r1
 8000a5e:	461a      	mov	r2, r3
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	60da      	str	r2, [r3, #12]
	}

	while(can_msgPending()) {
 8000a64:	e009      	b.n	8000a7a <control_update+0x5a>
		control->msg = can_readBuffer();
 8000a66:	697c      	ldr	r4, [r7, #20]
 8000a68:	463b      	mov	r3, r7
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f7ff fdfe 	bl	800066c <can_readBuffer>
 8000a70:	3428      	adds	r4, #40	; 0x28
 8000a72:	463b      	mov	r3, r7
 8000a74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a76:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	while(can_msgPending()) {
 8000a7a:	f7ff fddd 	bl	8000638 <can_msgPending>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d1f0      	bne.n	8000a66 <control_update+0x46>

		}
	}

	//read servo parameters
	servo_sync(control->tvc_servo);
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	69db      	ldr	r3, [r3, #28]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f001 fd68 	bl	800255e <servo_sync>


	//init error if there is an issue with a motor

	if(control_sched_should_run(control, CONTROL_SCHED_ABORT)) {
 8000a8e:	2101      	movs	r1, #1
 8000a90:	6978      	ldr	r0, [r7, #20]
 8000a92:	f000 f9af 	bl	8000df4 <control_sched_should_run>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d006      	beq.n	8000aaa <control_update+0x8a>
		init_abort(control);
 8000a9c:	6978      	ldr	r0, [r7, #20]
 8000a9e:	f000 f8d4 	bl	8000c4a <init_abort>
		control_sched_done(control, CONTROL_SCHED_ABORT);
 8000aa2:	2101      	movs	r1, #1
 8000aa4:	6978      	ldr	r0, [r7, #20]
 8000aa6:	f000 f9ba 	bl	8000e1e <control_sched_done>
	}
}
 8000aaa:	bf00      	nop
 8000aac:	371c      	adds	r7, #28
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd90      	pop	{r4, r7, pc}

08000ab2 <init_control>:

static void init_control(CONTROL_INST_t * control) {
 8000ab2:	b480      	push	{r7}
 8000ab4:	b083      	sub	sp, #12
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
	control->sched = CONTROL_SCHED_NOTHING;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2200      	movs	r2, #0
 8000abe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	control->counter_active = 0;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	741a      	strb	r2, [r3, #16]
}
 8000ac8:	bf00      	nop
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <init_idle>:

static void init_idle(CONTROL_INST_t * control) {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	control->state = CS_IDLE;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
	led_set_color(LED_GREEN);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	21ff      	movs	r1, #255	; 0xff
 8000ae6:	2000      	movs	r0, #0
 8000ae8:	f000 fe7a 	bl	80017e0 <led_set_color>
	storage_disable();
 8000aec:	f001 fec8 	bl	8002880 <storage_disable>
}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <idle>:

static void idle(CONTROL_INST_t * control) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_MOVE_TVC)) {
 8000b00:	2104      	movs	r1, #4
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f000 f976 	bl	8000df4 <control_sched_should_run>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d00b      	beq.n	8000b26 <idle+0x2e>
		servo_move(control->tvc_servo, control->tvc_mov_target);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	69da      	ldr	r2, [r3, #28]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6a1b      	ldr	r3, [r3, #32]
 8000b16:	4619      	mov	r1, r3
 8000b18:	4610      	mov	r0, r2
 8000b1a:	f001 fda3 	bl	8002664 <servo_move>
		control_sched_done(control, CONTROL_SCHED_MOVE_TVC);
 8000b1e:	2104      	movs	r1, #4
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f000 f97c 	bl	8000e1e <control_sched_done>
	}

	if(control_sched_should_run(control, CONTROL_SCHED_BOOT)) {
 8000b26:	2102      	movs	r1, #2
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	f000 f963 	bl	8000df4 <control_sched_should_run>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d006      	beq.n	8000b42 <idle+0x4a>
		init_boot(control);
 8000b34:	6878      	ldr	r0, [r7, #4]
 8000b36:	f000 f808 	bl	8000b4a <init_boot>
		control_sched_done(control, CONTROL_SCHED_BOOT);
 8000b3a:	2102      	movs	r1, #2
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f000 f96e 	bl	8000e1e <control_sched_done>
	}

}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <init_boot>:

static void init_boot(CONTROL_INST_t * control) {
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b082      	sub	sp, #8
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
	//global enable
	//to boot the rpi
	led_set_color(LED_LILA);
 8000b52:	224f      	movs	r2, #79	; 0x4f
 8000b54:	2103      	movs	r1, #3
 8000b56:	20ff      	movs	r0, #255	; 0xff
 8000b58:	f000 fe42 	bl	80017e0 <led_set_color>
	control->state = CS_BOOT;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2201      	movs	r2, #1
 8000b60:	701a      	strb	r2, [r3, #0]
	cm4_boot(control->cm4);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	699b      	ldr	r3, [r3, #24]
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff fe6a 	bl	8000840 <cm4_boot>
}
 8000b6c:	bf00      	nop
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <boot>:

static void boot(CONTROL_INST_t * control) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	//wait for the cm4 to start answering with concluent status packets
	uint8_t ready = 0;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	73fb      	strb	r3, [r7, #15]
	cm4_is_ready(control->cm4, &ready);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	f107 020f 	add.w	r2, r7, #15
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fe63 	bl	8000856 <cm4_is_ready>
	if(ready) {
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d002      	beq.n	8000b9c <boot+0x28>
		init_compute(control);
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f000 f804 	bl	8000ba4 <init_compute>
	}
}
 8000b9c:	bf00      	nop
 8000b9e:	3710      	adds	r7, #16
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <init_compute>:

static void init_compute(CONTROL_INST_t * control) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	//start sending data to raspberry pi
	led_set_color(LED_BLUE);
 8000bac:	22ff      	movs	r2, #255	; 0xff
 8000bae:	2100      	movs	r1, #0
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	f000 fe15 	bl	80017e0 <led_set_color>
	control->state = CS_COMPUTE;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2202      	movs	r2, #2
 8000bba:	701a      	strb	r2, [r3, #0]
}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <compute>:

static void compute(CONTROL_INST_t * control) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_SHUTDOWN)) {
 8000bcc:	2103      	movs	r1, #3
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f000 f910 	bl	8000df4 <control_sched_should_run>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d006      	beq.n	8000be8 <compute+0x24>
		init_shutdown(control);
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f000 f808 	bl	8000bf0 <init_shutdown>
		control_sched_done(control, CONTROL_SCHED_SHUTDOWN);
 8000be0:	2103      	movs	r1, #3
 8000be2:	6878      	ldr	r0, [r7, #4]
 8000be4:	f000 f91b 	bl	8000e1e <control_sched_done>
	}
}
 8000be8:	bf00      	nop
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <init_shutdown>:


static void init_shutdown(CONTROL_INST_t * control) {
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
	led_set_color(LED_ORANGE);
 8000bf8:	2207      	movs	r2, #7
 8000bfa:	210f      	movs	r1, #15
 8000bfc:	207f      	movs	r0, #127	; 0x7f
 8000bfe:	f000 fdef 	bl	80017e0 <led_set_color>
	control->state = CS_SHUTDOWN;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2203      	movs	r2, #3
 8000c06:	701a      	strb	r2, [r3, #0]
	cm4_shutdown(control->cm4);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	699b      	ldr	r3, [r3, #24]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff fe3e 	bl	800088e <cm4_shutdown>
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <shutdown>:

static void shutdown(CONTROL_INST_t * control) {
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
	uint8_t shutdown = 0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	73fb      	strb	r3, [r7, #15]
	cm4_is_shutdown(control->cm4, &shutdown);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	699b      	ldr	r3, [r3, #24]
 8000c2a:	f107 020f 	add.w	r2, r7, #15
 8000c2e:	4611      	mov	r1, r2
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fe37 	bl	80008a4 <cm4_is_shutdown>
	if(shutdown) {
 8000c36:	7bfb      	ldrb	r3, [r7, #15]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d002      	beq.n	8000c42 <shutdown+0x28>
		init_idle(control);
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ff49 	bl	8000ad4 <init_idle>
	}
}
 8000c42:	bf00      	nop
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <init_abort>:

static void init_abort(CONTROL_INST_t * control) {
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
	led_set_color(LED_PINK);
 8000c52:	227f      	movs	r2, #127	; 0x7f
 8000c54:	2100      	movs	r1, #0
 8000c56:	207f      	movs	r0, #127	; 0x7f
 8000c58:	f000 fdc2 	bl	80017e0 <led_set_color>
	control->state = CS_ABORT;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2204      	movs	r2, #4
 8000c60:	701a      	strb	r2, [r3, #0]
	servo_move(control->tvc_servo, 2048); //2048 is the straight position
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	69db      	ldr	r3, [r3, #28]
 8000c66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f001 fcfa 	bl	8002664 <servo_move>
	control->counter_active=0;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2200      	movs	r2, #0
 8000c74:	741a      	strb	r2, [r3, #16]
	storage_disable();
 8000c76:	f001 fe03 	bl	8002880 <storage_disable>
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <_abort>:

static void _abort(CONTROL_INST_t * control) {
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b082      	sub	sp, #8
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 8000c8a:	2105      	movs	r1, #5
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f000 f8b1 	bl	8000df4 <control_sched_should_run>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d006      	beq.n	8000ca6 <_abort+0x24>
		init_idle(control);
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f7ff ff1b 	bl	8000ad4 <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 8000c9e:	2105      	movs	r1, #5
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f000 f8bc 	bl	8000e1e <control_sched_done>
	}
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <init_error>:

static void init_error(CONTROL_INST_t * control) {
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
	led_set_color(LED_RED);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2100      	movs	r1, #0
 8000cba:	20ff      	movs	r0, #255	; 0xff
 8000cbc:	f000 fd90 	bl	80017e0 <led_set_color>
	control->state = CS_ERROR;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2205      	movs	r2, #5
 8000cc4:	701a      	strb	r2, [r3, #0]
	control->counter_active = 0;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2200      	movs	r2, #0
 8000cca:	741a      	strb	r2, [r3, #16]
	storage_disable();
 8000ccc:	f001 fdd8 	bl	8002880 <storage_disable>
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <error>:

static void error(CONTROL_INST_t * control) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
	//wait for user release
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 8000ce0:	2105      	movs	r1, #5
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f000 f886 	bl	8000df4 <control_sched_should_run>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d006      	beq.n	8000cfc <error+0x24>
		init_idle(control);
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fef0 	bl	8000ad4 <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 8000cf4:	2105      	movs	r1, #5
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f000 f891 	bl	8000e1e <control_sched_done>
	}
}
 8000cfc:	bf00      	nop
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <control_move_tvc>:
CONTROL_STATE_t control_get_state() {
	return control.state;
}


void control_move_tvc(int32_t target) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	control_sched_set(&control, CONTROL_SCHED_MOVE_TVC);
 8000d0c:	2104      	movs	r1, #4
 8000d0e:	4805      	ldr	r0, [pc, #20]	; (8000d24 <control_move_tvc+0x20>)
 8000d10:	f000 f89e 	bl	8000e50 <control_sched_set>
	control.tvc_mov_target = target;
 8000d14:	4a03      	ldr	r2, [pc, #12]	; (8000d24 <control_move_tvc+0x20>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6213      	str	r3, [r2, #32]
}
 8000d1a:	bf00      	nop
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000098 	.word	0x20000098

08000d28 <control_boot>:

void control_boot(void) {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_BOOT);
 8000d2c:	2102      	movs	r1, #2
 8000d2e:	4802      	ldr	r0, [pc, #8]	; (8000d38 <control_boot+0x10>)
 8000d30:	f000 f88e 	bl	8000e50 <control_sched_set>
}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20000098 	.word	0x20000098

08000d3c <control_shutdown>:

void control_shutdown(void) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_SHUTDOWN);
 8000d40:	2103      	movs	r1, #3
 8000d42:	4802      	ldr	r0, [pc, #8]	; (8000d4c <control_shutdown+0x10>)
 8000d44:	f000 f884 	bl	8000e50 <control_sched_set>
}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000098 	.word	0x20000098

08000d50 <control_abort>:

void control_abort() {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_ABORT);
 8000d54:	2101      	movs	r1, #1
 8000d56:	4802      	ldr	r0, [pc, #8]	; (8000d60 <control_abort+0x10>)
 8000d58:	f000 f87a 	bl	8000e50 <control_sched_set>
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20000098 	.word	0x20000098

08000d64 <control_recover>:

void control_recover() {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_RECOVER);
 8000d68:	2105      	movs	r1, #5
 8000d6a:	4802      	ldr	r0, [pc, #8]	; (8000d74 <control_recover+0x10>)
 8000d6c:	f000 f870 	bl	8000e50 <control_sched_set>
}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000098 	.word	0x20000098

08000d78 <control_get_status>:

CONTROL_STATUS_t control_get_status() {
 8000d78:	b4b0      	push	{r4, r5, r7}
 8000d7a:	b089      	sub	sp, #36	; 0x24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	CONTROL_STATUS_t status = {0};
 8000d80:	f107 0308 	add.w	r3, r7, #8
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	609a      	str	r2, [r3, #8]
 8000d8c:	60da      	str	r2, [r3, #12]
 8000d8e:	611a      	str	r2, [r3, #16]
 8000d90:	615a      	str	r2, [r3, #20]
	status.state = control.state;
 8000d92:	4b17      	ldr	r3, [pc, #92]	; (8000df0 <control_get_status+0x78>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	723b      	strb	r3, [r7, #8]
	status.tvc_error = control.tvc_servo->error;
 8000d98:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <control_get_status+0x78>)
 8000d9a:	69db      	ldr	r3, [r3, #28]
 8000d9c:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8000da0:	3318      	adds	r3, #24
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	737b      	strb	r3, [r7, #13]
	status.tvc_psu_voltage = control.tvc_servo->psu_voltage;
 8000da6:	4b12      	ldr	r3, [pc, #72]	; (8000df0 <control_get_status+0x78>)
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8000dae:	3310      	adds	r3, #16
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	817b      	strh	r3, [r7, #10]
	status.tvc_temperature = control.tvc_servo->temperature;
 8000db4:	4b0e      	ldr	r3, [pc, #56]	; (8000df0 <control_get_status+0x78>)
 8000db6:	69db      	ldr	r3, [r3, #28]
 8000db8:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8000dbc:	3312      	adds	r3, #18
 8000dbe:	f993 3000 	ldrsb.w	r3, [r3]
 8000dc2:	733b      	strb	r3, [r7, #12]
	status.tvc_position = control.tvc_servo->position;
 8000dc4:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <control_get_status+0x78>)
 8000dc6:	69db      	ldr	r3, [r3, #28]
 8000dc8:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8000dcc:	3314      	adds	r3, #20
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	613b      	str	r3, [r7, #16]

	return status;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	461d      	mov	r5, r3
 8000dd6:	f107 0408 	add.w	r4, r7, #8
 8000dda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ddc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dde:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000de2:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	3724      	adds	r7, #36	; 0x24
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bcb0      	pop	{r4, r5, r7}
 8000dee:	4770      	bx	lr
 8000df0:	20000098 	.word	0x20000098

08000df4 <control_sched_should_run>:


static uint8_t control_sched_should_run(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	70fb      	strb	r3, [r7, #3]
	return control->sched == num;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000e06:	78fa      	ldrb	r2, [r7, #3]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	bf0c      	ite	eq
 8000e0c:	2301      	moveq	r3, #1
 8000e0e:	2300      	movne	r3, #0
 8000e10:	b2db      	uxtb	r3, r3
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <control_sched_done>:

static void control_sched_done(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b082      	sub	sp, #8
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	6078      	str	r0, [r7, #4]
 8000e26:	460b      	mov	r3, r1
 8000e28:	70fb      	strb	r3, [r7, #3]
	if(control->sched == num) {
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000e30:	78fa      	ldrb	r2, [r7, #3]
 8000e32:	429a      	cmp	r2, r3
 8000e34:	d104      	bne.n	8000e40 <control_sched_done+0x22>
		control->sched = CONTROL_SCHED_NOTHING;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	} else {
		init_error(control);
	}
}
 8000e3e:	e002      	b.n	8000e46 <control_sched_done+0x28>
		init_error(control);
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f7ff ff34 	bl	8000cae <init_error>
}
 8000e46:	bf00      	nop
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
	...

08000e50 <control_sched_set>:

static void control_sched_set(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	70fb      	strb	r3, [r7, #3]
	if(num == CONTROL_SCHED_ABORT) { //ABORT ALWAYS TAKES OVER
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d103      	bne.n	8000e6a <control_sched_set+0x1a>
		control->sched = num;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	78fa      	ldrb	r2, [r7, #3]
 8000e66:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	}
	if(control->sched == CONTROL_SCHED_NOTHING) {
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d11c      	bne.n	8000eae <control_sched_set+0x5e>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 8000e74:	2300      	movs	r3, #0
 8000e76:	73fb      	strb	r3, [r7, #15]
 8000e78:	e016      	b.n	8000ea8 <control_sched_set+0x58>
			if(sched_allowed[control->state][i] == num) {
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	4618      	mov	r0, r3
 8000e80:	7bfa      	ldrb	r2, [r7, #15]
 8000e82:	490d      	ldr	r1, [pc, #52]	; (8000eb8 <control_sched_set+0x68>)
 8000e84:	4603      	mov	r3, r0
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	4403      	add	r3, r0
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	440b      	add	r3, r1
 8000e8e:	4413      	add	r3, r2
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	78fa      	ldrb	r2, [r7, #3]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d104      	bne.n	8000ea2 <control_sched_set+0x52>
				control->sched = num;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	78fa      	ldrb	r2, [r7, #3]
 8000e9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
				return;
 8000ea0:	e005      	b.n	8000eae <control_sched_set+0x5e>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 8000ea2:	7bfb      	ldrb	r3, [r7, #15]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	73fb      	strb	r3, [r7, #15]
 8000ea8:	7bfb      	ldrb	r3, [r7, #15]
 8000eaa:	2b05      	cmp	r3, #5
 8000eac:	d9e5      	bls.n	8000e7a <control_sched_set+0x2a>
			}
		}
	}
}
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	20000000 	.word	0x20000000

08000ebc <util_encode_u8>:

static inline uint8_t util_buffer_i16_isempty(UTIL_BUFFER_I16_t * bfr) {
	return bfr->l_ix == bfr->c_ix;
}

static inline void util_encode_u8(uint8_t * data, uint8_t value) {
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	78fa      	ldrb	r2, [r7, #3]
 8000ecc:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	3302      	adds	r3, #2
 8000eda:	2200      	movs	r2, #0
 8000edc:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	3303      	adds	r3, #3
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <util_encode_u16>:
static inline void util_encode_u16(uint8_t * data, uint16_t value) {
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
 8000efa:	460b      	mov	r3, r1
 8000efc:	807b      	strh	r3, [r7, #2]
	data[0] = value;
 8000efe:	887b      	ldrh	r3, [r7, #2]
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 8000f06:	887b      	ldrh	r3, [r7, #2]
 8000f08:	0a1b      	lsrs	r3, r3, #8
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	b2d2      	uxtb	r2, r2
 8000f12:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	3302      	adds	r3, #2
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3303      	adds	r3, #3
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <util_encode_u32>:
static inline void util_encode_u32(uint8_t * data, uint32_t value) {
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
	data[0] = value;
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	0a1a      	lsrs	r2, r3, #8
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	b2d2      	uxtb	r2, r2
 8000f4c:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	0c1a      	lsrs	r2, r3, #16
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3302      	adds	r3, #2
 8000f56:	b2d2      	uxtb	r2, r2
 8000f58:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	0e1a      	lsrs	r2, r3, #24
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3303      	adds	r3, #3
 8000f62:	b2d2      	uxtb	r2, r2
 8000f64:	701a      	strb	r2, [r3, #0]
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <util_encode_i8>:
static inline void util_encode_i8(uint8_t * data, int8_t value) {
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 8000f7e:	78fa      	ldrb	r2, [r7, #3]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	3301      	adds	r3, #1
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3302      	adds	r3, #2
 8000f90:	2200      	movs	r2, #0
 8000f92:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3303      	adds	r3, #3
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <util_encode_i32>:
	data[0] = value;
	data[1] = value>>8;
	data[2] = 0x00;
	data[3] = 0x00;
}
static inline void util_encode_i32(uint8_t * data, int32_t value) {
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
	data[0] = value;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	b2da      	uxtb	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	121a      	asrs	r2, r3, #8
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	b2d2      	uxtb	r2, r2
 8000fc4:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	141a      	asrs	r2, r3, #16
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	3302      	adds	r3, #2
 8000fce:	b2d2      	uxtb	r2, r2
 8000fd0:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	161a      	asrs	r2, r3, #24
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	3303      	adds	r3, #3
 8000fda:	b2d2      	uxtb	r2, r2
 8000fdc:	701a      	strb	r2, [r3, #0]
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr

08000fea <util_decode_u32>:

static inline uint16_t util_decode_u16(uint8_t * data) {
	return (uint16_t) data[0] | data[1] << 8;
}

static inline uint32_t util_decode_u32(uint8_t * data) {
 8000fea:	b480      	push	{r7}
 8000fec:	b083      	sub	sp, #12
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
	return (uint32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	021b      	lsls	r3, r3, #8
 8001000:	4313      	orrs	r3, r2
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	3202      	adds	r2, #2
 8001006:	7812      	ldrb	r2, [r2, #0]
 8001008:	0412      	lsls	r2, r2, #16
 800100a:	4313      	orrs	r3, r2
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	3203      	adds	r2, #3
 8001010:	7812      	ldrb	r2, [r2, #0]
 8001012:	0612      	lsls	r2, r2, #24
 8001014:	4313      	orrs	r3, r2
}
 8001016:	4618      	mov	r0, r3
 8001018:	370c      	adds	r7, #12
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <util_decode_i32>:

static inline int16_t util_decode_i16(uint8_t * data) {
	return (int16_t) data[0] | data[1] << 8;
}

static inline int32_t util_decode_i32(uint8_t * data) {
 8001022:	b480      	push	{r7}
 8001024:	b083      	sub	sp, #12
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	461a      	mov	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	3301      	adds	r3, #1
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	431a      	orrs	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3302      	adds	r3, #2
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	041b      	lsls	r3, r3, #16
 8001042:	431a      	orrs	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3303      	adds	r3, #3
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	061b      	lsls	r3, r3, #24
 800104c:	4313      	orrs	r3, r2
}
 800104e:	4618      	mov	r0, r3
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
	...

0800105c <debug_decode_fcn>:
 *	DECLARATIONS
 **********************/


//Requires an instance of type debug
SERIAL_RET_t debug_decode_fcn(void * inst, uint8_t data) {
 800105c:	b590      	push	{r4, r7, lr}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	70fb      	strb	r3, [r7, #3]
	static uint8_t send_data[MSV2_MAX_DATA_LEN];
	static uint16_t length = 0;
	static uint16_t bin_length = 0;
	DEBUG_INST_t * debug = (DEBUG_INST_t *) inst;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	60fb      	str	r3, [r7, #12]
	MSV2_ERROR_t tmp = msv2_decode_fragment(&debug->msv2, data);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	3304      	adds	r3, #4
 8001070:	78fa      	ldrb	r2, [r7, #3]
 8001072:	4611      	mov	r1, r2
 8001074:	4618      	mov	r0, r3
 8001076:	f000 fd09 	bl	8001a8c <msv2_decode_fragment>
 800107a:	4603      	mov	r3, r0
 800107c:	72fb      	strb	r3, [r7, #11]

	if(tmp == MSV2_SUCCESS) {
 800107e:	7afb      	ldrb	r3, [r7, #11]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d15e      	bne.n	8001142 <debug_decode_fcn+0xe6>
		if(debug->msv2.rx.opcode < debug_fcn_max) {
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	7a1b      	ldrb	r3, [r3, #8]
 8001088:	b29a      	uxth	r2, r3
 800108a:	4b30      	ldr	r3, [pc, #192]	; (800114c <debug_decode_fcn+0xf0>)
 800108c:	881b      	ldrh	r3, [r3, #0]
 800108e:	429a      	cmp	r2, r3
 8001090:	d22e      	bcs.n	80010f0 <debug_decode_fcn+0x94>

			debug_fcn[debug->msv2.rx.opcode](debug->msv2.rx.data, debug->msv2.rx.length, send_data, &length);
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	7a1b      	ldrb	r3, [r3, #8]
 8001096:	461a      	mov	r2, r3
 8001098:	4b2d      	ldr	r3, [pc, #180]	; (8001150 <debug_decode_fcn+0xf4>)
 800109a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	f103 0012 	add.w	r0, r3, #18
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	89d9      	ldrh	r1, [r3, #14]
 80010a8:	4b2a      	ldr	r3, [pc, #168]	; (8001154 <debug_decode_fcn+0xf8>)
 80010aa:	4a2b      	ldr	r2, [pc, #172]	; (8001158 <debug_decode_fcn+0xfc>)
 80010ac:	47a0      	blx	r4
			//length is in words
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	1d18      	adds	r0, r3, #4
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	7a19      	ldrb	r1, [r3, #8]
 80010b6:	4b27      	ldr	r3, [pc, #156]	; (8001154 <debug_decode_fcn+0xf8>)
 80010b8:	881b      	ldrh	r3, [r3, #0]
 80010ba:	085b      	lsrs	r3, r3, #1
 80010bc:	b29b      	uxth	r3, r3
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	4b25      	ldr	r3, [pc, #148]	; (8001158 <debug_decode_fcn+0xfc>)
 80010c2:	f000 fbfd 	bl	80018c0 <msv2_create_frame>
 80010c6:	4603      	mov	r3, r0
 80010c8:	461a      	mov	r2, r3
 80010ca:	4b24      	ldr	r3, [pc, #144]	; (800115c <debug_decode_fcn+0x100>)
 80010cc:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 80010d4:	3418      	adds	r4, #24
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3304      	adds	r3, #4
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 fdca 	bl	8001c74 <msv2_tx_data>
 80010e0:	4601      	mov	r1, r0
 80010e2:	4b1e      	ldr	r3, [pc, #120]	; (800115c <debug_decode_fcn+0x100>)
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	461a      	mov	r2, r3
 80010e8:	4620      	mov	r0, r4
 80010ea:	f000 fed9 	bl	8001ea0 <serial_send>
 80010ee:	e028      	b.n	8001142 <debug_decode_fcn+0xe6>
		} else {
			send_data[0] = CRC_ERROR_LO;
 80010f0:	4b19      	ldr	r3, [pc, #100]	; (8001158 <debug_decode_fcn+0xfc>)
 80010f2:	22be      	movs	r2, #190	; 0xbe
 80010f4:	701a      	strb	r2, [r3, #0]
			send_data[1] = CRC_ERROR_HI;
 80010f6:	4b18      	ldr	r3, [pc, #96]	; (8001158 <debug_decode_fcn+0xfc>)
 80010f8:	22eb      	movs	r2, #235	; 0xeb
 80010fa:	705a      	strb	r2, [r3, #1]
			length = 2;
 80010fc:	4b15      	ldr	r3, [pc, #84]	; (8001154 <debug_decode_fcn+0xf8>)
 80010fe:	2202      	movs	r2, #2
 8001100:	801a      	strh	r2, [r3, #0]
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	1d18      	adds	r0, r3, #4
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	7a19      	ldrb	r1, [r3, #8]
 800110a:	4b12      	ldr	r3, [pc, #72]	; (8001154 <debug_decode_fcn+0xf8>)
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	085b      	lsrs	r3, r3, #1
 8001110:	b29b      	uxth	r3, r3
 8001112:	b2da      	uxtb	r2, r3
 8001114:	4b10      	ldr	r3, [pc, #64]	; (8001158 <debug_decode_fcn+0xfc>)
 8001116:	f000 fbd3 	bl	80018c0 <msv2_create_frame>
 800111a:	4603      	mov	r3, r0
 800111c:	461a      	mov	r2, r3
 800111e:	4b0f      	ldr	r3, [pc, #60]	; (800115c <debug_decode_fcn+0x100>)
 8001120:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8001128:	3418      	adds	r4, #24
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	3304      	adds	r3, #4
 800112e:	4618      	mov	r0, r3
 8001130:	f000 fda0 	bl	8001c74 <msv2_tx_data>
 8001134:	4601      	mov	r1, r0
 8001136:	4b09      	ldr	r3, [pc, #36]	; (800115c <debug_decode_fcn+0x100>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	461a      	mov	r2, r3
 800113c:	4620      	mov	r0, r4
 800113e:	f000 feaf 	bl	8001ea0 <serial_send>
		}
	}

	return tmp;
 8001142:	7afb      	ldrb	r3, [r7, #11]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	bd90      	pop	{r4, r7, pc}
 800114c:	20000058 	.word	0x20000058
 8001150:	2000003c 	.word	0x2000003c
 8001154:	200027ac 	.word	0x200027ac
 8001158:	200025ac 	.word	0x200025ac
 800115c:	200027ae 	.word	0x200027ae

08001160 <debug_init>:

void debug_init(DEBUG_INST_t * debug) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2_init(&debug->msv2);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	3304      	adds	r3, #4
 800116c:	4618      	mov	r0, r3
 800116e:	f000 fb93 	bl	8001898 <msv2_init>
	serial_init(&debug->ser, &DEBUG_UART, debug, debug_decode_fcn);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8001178:	3018      	adds	r0, #24
 800117a:	4b08      	ldr	r3, [pc, #32]	; (800119c <debug_init+0x3c>)
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	4908      	ldr	r1, [pc, #32]	; (80011a0 <debug_init+0x40>)
 8001180:	f000 fe4e 	bl	8001e20 <serial_init>
	debug->id = id_counter++;
 8001184:	4b07      	ldr	r3, [pc, #28]	; (80011a4 <debug_init+0x44>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	1c5a      	adds	r2, r3, #1
 800118a:	4906      	ldr	r1, [pc, #24]	; (80011a4 <debug_init+0x44>)
 800118c:	600a      	str	r2, [r1, #0]
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	6013      	str	r3, [r2, #0]
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	0800105d 	.word	0x0800105d
 80011a0:	20009c00 	.word	0x20009c00
 80011a4:	200027b0 	.word	0x200027b0

080011a8 <debug_get_status>:

static void debug_get_status(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08c      	sub	sp, #48	; 0x30
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	607a      	str	r2, [r7, #4]
 80011b2:	603b      	str	r3, [r7, #0]
 80011b4:	460b      	mov	r3, r1
 80011b6:	817b      	strh	r3, [r7, #10]
	CONTROL_STATUS_t status = control_get_status();
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fddb 	bl	8000d78 <control_get_status>
	util_encode_u16(resp, status.state);
 80011c2:	7d3b      	ldrb	r3, [r7, #20]
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	4619      	mov	r1, r3
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff fe92 	bl	8000ef2 <util_encode_u16>
	util_encode_u16(resp+2, 0); //padding
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	3302      	adds	r3, #2
 80011d2:	2100      	movs	r1, #0
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff fe8c 	bl	8000ef2 <util_encode_u16>
	util_encode_i32(resp+4, status.counter);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3304      	adds	r3, #4
 80011de:	6a3a      	ldr	r2, [r7, #32]
 80011e0:	4611      	mov	r1, r2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff fee0 	bl	8000fa8 <util_encode_i32>
	uint32_t memory = storage_get_used();
 80011e8:	f001 fb26 	bl	8002838 <storage_get_used>
 80011ec:	62f8      	str	r0, [r7, #44]	; 0x2c
	util_encode_u32(resp+8, memory);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	3308      	adds	r3, #8
 80011f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fe9b 	bl	8000f30 <util_encode_u32>
	util_encode_i32(resp+12, status.tvc_position);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	330c      	adds	r3, #12
 80011fe:	69fa      	ldr	r2, [r7, #28]
 8001200:	4611      	mov	r1, r2
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fed0 	bl	8000fa8 <util_encode_i32>
	util_encode_u16(resp+16, status.tvc_psu_voltage);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3310      	adds	r3, #16
 800120c:	8afa      	ldrh	r2, [r7, #22]
 800120e:	4611      	mov	r1, r2
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fe6e 	bl	8000ef2 <util_encode_u16>
	util_encode_u8(resp+18, status.tvc_error);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3312      	adds	r3, #18
 800121a:	7e7a      	ldrb	r2, [r7, #25]
 800121c:	4611      	mov	r1, r2
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fe4c 	bl	8000ebc <util_encode_u8>
	util_encode_i8(resp+19, status.tvc_temperature);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3313      	adds	r3, #19
 8001228:	f997 2018 	ldrsb.w	r2, [r7, #24]
 800122c:	4611      	mov	r1, r2
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fe9f 	bl	8000f72 <util_encode_i8>
	*resp_len = 20;
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	2214      	movs	r2, #20
 8001238:	801a      	strh	r2, [r3, #0]
}
 800123a:	bf00      	nop
 800123c:	3730      	adds	r7, #48	; 0x30
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <debug_boot>:

static void debug_boot(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001242:	b580      	push	{r7, lr}
 8001244:	b084      	sub	sp, #16
 8001246:	af00      	add	r7, sp, #0
 8001248:	60f8      	str	r0, [r7, #12]
 800124a:	607a      	str	r2, [r7, #4]
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	460b      	mov	r3, r1
 8001250:	817b      	strh	r3, [r7, #10]
	control_boot();
 8001252:	f7ff fd69 	bl	8000d28 <control_boot>
	resp[0] = OK_LO;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	22c5      	movs	r2, #197	; 0xc5
 800125a:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3301      	adds	r3, #1
 8001260:	225c      	movs	r2, #92	; 0x5c
 8001262:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	2202      	movs	r2, #2
 8001268:	801a      	strh	r2, [r3, #0]
}
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <debug_shutdown>:


static void debug_shutdown(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001272:	b580      	push	{r7, lr}
 8001274:	b084      	sub	sp, #16
 8001276:	af00      	add	r7, sp, #0
 8001278:	60f8      	str	r0, [r7, #12]
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	460b      	mov	r3, r1
 8001280:	817b      	strh	r3, [r7, #10]
	control_shutdown();
 8001282:	f7ff fd5b 	bl	8000d3c <control_shutdown>
	resp[0] = OK_LO;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	22c5      	movs	r2, #197	; 0xc5
 800128a:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3301      	adds	r3, #1
 8001290:	225c      	movs	r2, #92	; 0x5c
 8001292:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	2202      	movs	r2, #2
 8001298:	801a      	strh	r2, [r3, #0]
}
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <debug_download>:

static void debug_download(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b086      	sub	sp, #24
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	60f8      	str	r0, [r7, #12]
 80012aa:	607a      	str	r2, [r7, #4]
 80012ac:	603b      	str	r3, [r7, #0]
 80012ae:	460b      	mov	r3, r1
 80012b0:	817b      	strh	r3, [r7, #10]
	//downloads 5 samples at a certain location
	if(data_len == DOWNLOAD_LEN) {
 80012b2:	897b      	ldrh	r3, [r7, #10]
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	d11b      	bne.n	80012f0 <debug_download+0x4e>
		uint32_t location = util_decode_u32(data);
 80012b8:	68f8      	ldr	r0, [r7, #12]
 80012ba:	f7ff fe96 	bl	8000fea <util_decode_u32>
 80012be:	6138      	str	r0, [r7, #16]
		for(uint8_t i = 0; i < 5; i++) {
 80012c0:	2300      	movs	r3, #0
 80012c2:	75fb      	strb	r3, [r7, #23]
 80012c4:	e00e      	b.n	80012e4 <debug_download+0x42>
			storage_get_sample(location+i, resp+i*32);
 80012c6:	7dfa      	ldrb	r2, [r7, #23]
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	441a      	add	r2, r3
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
 80012ce:	015b      	lsls	r3, r3, #5
 80012d0:	4619      	mov	r1, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	440b      	add	r3, r1
 80012d6:	4619      	mov	r1, r3
 80012d8:	4610      	mov	r0, r2
 80012da:	f001 fab9 	bl	8002850 <storage_get_sample>
		for(uint8_t i = 0; i < 5; i++) {
 80012de:	7dfb      	ldrb	r3, [r7, #23]
 80012e0:	3301      	adds	r3, #1
 80012e2:	75fb      	strb	r3, [r7, #23]
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
 80012e6:	2b04      	cmp	r3, #4
 80012e8:	d9ed      	bls.n	80012c6 <debug_download+0x24>
		}
		*resp_len = 32*5;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	22a0      	movs	r2, #160	; 0xa0
 80012ee:	801a      	strh	r2, [r3, #0]
	}
}
 80012f0:	bf00      	nop
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <debug_tvc_move>:

static void debug_tvc_move(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	607a      	str	r2, [r7, #4]
 8001302:	603b      	str	r3, [r7, #0]
 8001304:	460b      	mov	r3, r1
 8001306:	817b      	strh	r3, [r7, #10]
	if(data_len == TVC_MOVE_LEN) {
 8001308:	897b      	ldrh	r3, [r7, #10]
 800130a:	2b04      	cmp	r3, #4
 800130c:	d111      	bne.n	8001332 <debug_tvc_move+0x3a>
		int32_t target = util_decode_i32(data);
 800130e:	68f8      	ldr	r0, [r7, #12]
 8001310:	f7ff fe87 	bl	8001022 <util_decode_i32>
 8001314:	6178      	str	r0, [r7, #20]
		control_move_tvc(target);
 8001316:	6978      	ldr	r0, [r7, #20]
 8001318:	f7ff fcf4 	bl	8000d04 <control_move_tvc>
		resp[0] = OK_LO;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	22c5      	movs	r2, #197	; 0xc5
 8001320:	701a      	strb	r2, [r3, #0]
		resp[1] = OK_HI;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	3301      	adds	r3, #1
 8001326:	225c      	movs	r2, #92	; 0x5c
 8001328:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	2202      	movs	r2, #2
 800132e:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8001330:	e009      	b.n	8001346 <debug_tvc_move+0x4e>
		resp[0] = ERROR_LO;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	22ce      	movs	r2, #206	; 0xce
 8001336:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	3301      	adds	r3, #1
 800133c:	22ec      	movs	r2, #236	; 0xec
 800133e:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	2202      	movs	r2, #2
 8001344:	801a      	strh	r2, [r3, #0]
}
 8001346:	bf00      	nop
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <debug_abort>:

static void debug_abort(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 800134e:	b580      	push	{r7, lr}
 8001350:	b084      	sub	sp, #16
 8001352:	af00      	add	r7, sp, #0
 8001354:	60f8      	str	r0, [r7, #12]
 8001356:	607a      	str	r2, [r7, #4]
 8001358:	603b      	str	r3, [r7, #0]
 800135a:	460b      	mov	r3, r1
 800135c:	817b      	strh	r3, [r7, #10]
	control_abort();
 800135e:	f7ff fcf7 	bl	8000d50 <control_abort>
	resp[0] = OK_LO;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	22c5      	movs	r2, #197	; 0xc5
 8001366:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3301      	adds	r3, #1
 800136c:	225c      	movs	r2, #92	; 0x5c
 800136e:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	2202      	movs	r2, #2
 8001374:	801a      	strh	r2, [r3, #0]
}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <debug_recover>:

static void debug_recover(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 800137e:	b580      	push	{r7, lr}
 8001380:	b084      	sub	sp, #16
 8001382:	af00      	add	r7, sp, #0
 8001384:	60f8      	str	r0, [r7, #12]
 8001386:	607a      	str	r2, [r7, #4]
 8001388:	603b      	str	r3, [r7, #0]
 800138a:	460b      	mov	r3, r1
 800138c:	817b      	strh	r3, [r7, #10]
	control_recover();
 800138e:	f7ff fce9 	bl	8000d64 <control_recover>
	resp[0] = OK_LO;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	22c5      	movs	r2, #197	; 0xc5
 8001396:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3301      	adds	r3, #1
 800139c:	225c      	movs	r2, #92	; 0x5c
 800139e:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	2202      	movs	r2, #2
 80013a4:	801a      	strh	r2, [r3, #0]
}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <calc_crc>:

/**********************
 *	DECLARATIONS
 **********************/

static uint16_t calc_crc(uint16_t crc_accum, uint8_t * data_blk_ptr, uint16_t data_blk_size) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	463b      	mov	r3, r7
 80013ba:	6019      	str	r1, [r3, #0]
 80013bc:	4611      	mov	r1, r2
 80013be:	1dbb      	adds	r3, r7, #6
 80013c0:	4602      	mov	r2, r0
 80013c2:	801a      	strh	r2, [r3, #0]
 80013c4:	1d3b      	adds	r3, r7, #4
 80013c6:	460a      	mov	r2, r1
 80013c8:	801a      	strh	r2, [r3, #0]
    unsigned short i, j;
    unsigned short crc_table[256] = {
 80013ca:	f107 030c 	add.w	r3, r7, #12
 80013ce:	4a1e      	ldr	r2, [pc, #120]	; (8001448 <calc_crc+0x98>)
 80013d0:	4618      	mov	r0, r3
 80013d2:	4611      	mov	r1, r2
 80013d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013d8:	461a      	mov	r2, r3
 80013da:	f009 ff69 	bl	800b2b0 <memcpy>
        0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261,
        0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E, 0x0234, 0x8231,
        0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202
    };

    for(j = 0; j < data_blk_size; j++)
 80013de:	2300      	movs	r3, #0
 80013e0:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 80013e4:	e023      	b.n	800142e <calc_crc+0x7e>
    {
        i = ((unsigned short)(crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 80013e6:	1dbb      	adds	r3, r7, #6
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	0a1b      	lsrs	r3, r3, #8
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 80013f2:	4639      	mov	r1, r7
 80013f4:	6809      	ldr	r1, [r1, #0]
 80013f6:	440b      	add	r3, r1
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	4053      	eors	r3, r2
 80013fe:	b29b      	uxth	r3, r3
 8001400:	b2db      	uxtb	r3, r3
 8001402:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c
        crc_accum = (crc_accum << 8) ^ crc_table[i];
 8001406:	1dbb      	adds	r3, r7, #6
 8001408:	881b      	ldrh	r3, [r3, #0]
 800140a:	021b      	lsls	r3, r3, #8
 800140c:	b21a      	sxth	r2, r3
 800140e:	f8b7 120c 	ldrh.w	r1, [r7, #524]	; 0x20c
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800141a:	b21b      	sxth	r3, r3
 800141c:	4053      	eors	r3, r2
 800141e:	b21a      	sxth	r2, r3
 8001420:	1dbb      	adds	r3, r7, #6
 8001422:	801a      	strh	r2, [r3, #0]
    for(j = 0; j < data_blk_size; j++)
 8001424:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8001428:	3301      	adds	r3, #1
 800142a:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	d3d5      	bcc.n	80013e6 <calc_crc+0x36>
    }

    return crc_accum;
 800143a:	1dbb      	adds	r3, r7, #6
 800143c:	881b      	ldrh	r3, [r3, #0]
}
 800143e:	4618      	mov	r0, r3
 8001440:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	0800b2f4 	.word	0x0800b2f4

0800144c <dsv2_init>:


void dsv2_init(DSV2_INST_t * dsv2) {
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	dsv2->id = id_counter++;
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <dsv2_init+0x24>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	4905      	ldr	r1, [pc, #20]	; (8001470 <dsv2_init+0x24>)
 800145c:	600a      	str	r2, [r1, #0]
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	6013      	str	r3, [r2, #0]
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	200027b4 	.word	0x200027b4

08001474 <dsv2_create_frame>:

uint16_t dsv2_create_frame(DSV2_INST_t * dsv2, uint8_t dev_id, uint16_t data_len, uint8_t inst, uint8_t * data) {
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	4608      	mov	r0, r1
 800147e:	4611      	mov	r1, r2
 8001480:	461a      	mov	r2, r3
 8001482:	4603      	mov	r3, r0
 8001484:	70fb      	strb	r3, [r7, #3]
 8001486:	460b      	mov	r3, r1
 8001488:	803b      	strh	r3, [r7, #0]
 800148a:	4613      	mov	r3, r2
 800148c:	70bb      	strb	r3, [r7, #2]
	dsv2->tx.data[0] = H1;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	22ff      	movs	r2, #255	; 0xff
 8001492:	f883 2818 	strb.w	r2, [r3, #2072]	; 0x818
	dsv2->tx.data[1] = H2;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	22ff      	movs	r2, #255	; 0xff
 800149a:	f883 2819 	strb.w	r2, [r3, #2073]	; 0x819
	dsv2->tx.data[2] = H3;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	22fd      	movs	r2, #253	; 0xfd
 80014a2:	f883 281a 	strb.w	r2, [r3, #2074]	; 0x81a
	dsv2->tx.data[3] = H4;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 281b 	strb.w	r2, [r3, #2075]	; 0x81b
	dsv2->tx.data[4] = dev_id;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	78fa      	ldrb	r2, [r7, #3]
 80014b2:	f883 281c 	strb.w	r2, [r3, #2076]	; 0x81c
	dsv2->tx.data[5] = (data_len+3) & 0xff;
 80014b6:	883b      	ldrh	r3, [r7, #0]
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	3303      	adds	r3, #3
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f883 281d 	strb.w	r2, [r3, #2077]	; 0x81d
	dsv2->tx.data[6] = (data_len+3)>>8;
 80014c4:	883b      	ldrh	r3, [r7, #0]
 80014c6:	3303      	adds	r3, #3
 80014c8:	121b      	asrs	r3, r3, #8
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f883 281e 	strb.w	r2, [r3, #2078]	; 0x81e
	dsv2->tx.data[7] = inst;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	78ba      	ldrb	r2, [r7, #2]
 80014d6:	f883 281f 	strb.w	r2, [r3, #2079]	; 0x81f
	uint16_t counter=8;
 80014da:	2308      	movs	r3, #8
 80014dc:	81fb      	strh	r3, [r7, #14]
	for(uint16_t i = 0; i < data_len; i++) {
 80014de:	2300      	movs	r3, #0
 80014e0:	81bb      	strh	r3, [r7, #12]
 80014e2:	e00e      	b.n	8001502 <dsv2_create_frame+0x8e>
		dsv2->tx.data[counter++] = data[i];
 80014e4:	89bb      	ldrh	r3, [r7, #12]
 80014e6:	69ba      	ldr	r2, [r7, #24]
 80014e8:	441a      	add	r2, r3
 80014ea:	89fb      	ldrh	r3, [r7, #14]
 80014ec:	1c59      	adds	r1, r3, #1
 80014ee:	81f9      	strh	r1, [r7, #14]
 80014f0:	4619      	mov	r1, r3
 80014f2:	7812      	ldrb	r2, [r2, #0]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	440b      	add	r3, r1
 80014f8:	f883 2818 	strb.w	r2, [r3, #2072]	; 0x818
	for(uint16_t i = 0; i < data_len; i++) {
 80014fc:	89bb      	ldrh	r3, [r7, #12]
 80014fe:	3301      	adds	r3, #1
 8001500:	81bb      	strh	r3, [r7, #12]
 8001502:	89ba      	ldrh	r2, [r7, #12]
 8001504:	883b      	ldrh	r3, [r7, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d3ec      	bcc.n	80014e4 <dsv2_create_frame+0x70>
	}
	uint16_t crc = calc_crc(0, dsv2->tx.data, data_len + 8);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f603 0118 	addw	r1, r3, #2072	; 0x818
 8001510:	883b      	ldrh	r3, [r7, #0]
 8001512:	3308      	adds	r3, #8
 8001514:	b29b      	uxth	r3, r3
 8001516:	461a      	mov	r2, r3
 8001518:	2000      	movs	r0, #0
 800151a:	f7ff ff49 	bl	80013b0 <calc_crc>
 800151e:	4603      	mov	r3, r0
 8001520:	817b      	strh	r3, [r7, #10]
	dsv2->tx.data[counter++] = crc&0xff; //crc bytes are inverted (LSB first) !!
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	81fa      	strh	r2, [r7, #14]
 8001528:	4619      	mov	r1, r3
 800152a:	897b      	ldrh	r3, [r7, #10]
 800152c:	b2da      	uxtb	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	440b      	add	r3, r1
 8001532:	f883 2818 	strb.w	r2, [r3, #2072]	; 0x818
	dsv2->tx.data[counter++] = crc>>8;
 8001536:	897b      	ldrh	r3, [r7, #10]
 8001538:	0a1b      	lsrs	r3, r3, #8
 800153a:	b29a      	uxth	r2, r3
 800153c:	89fb      	ldrh	r3, [r7, #14]
 800153e:	1c59      	adds	r1, r3, #1
 8001540:	81f9      	strh	r1, [r7, #14]
 8001542:	4619      	mov	r1, r3
 8001544:	b2d2      	uxtb	r2, r2
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	440b      	add	r3, r1
 800154a:	f883 2818 	strb.w	r2, [r3, #2072]	; 0x818
	return counter;
 800154e:	89fb      	ldrh	r3, [r7, #14]
}
 8001550:	4618      	mov	r0, r3
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <dsv2_decode_fragment>:

/*
 * 	d: received byte
 *
 */
DSV2_ERROR_t dsv2_decode_fragment(DSV2_INST_t * dsv2, uint8_t d) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	460b      	mov	r3, r1
 8001562:	70fb      	strb	r3, [r7, #3]
		dsv2->rx.restart_state = DSV2_WAITING_H2;
		dsv2->rx.crc_data[0] = d;
	}
	*/

    if(dsv2->rx.state == DSV2_WAITING_H1 && d == H1) {
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	7adb      	ldrb	r3, [r3, #11]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d10b      	bne.n	8001584 <dsv2_decode_fragment+0x2c>
 800156c:	78fb      	ldrb	r3, [r7, #3]
 800156e:	2bff      	cmp	r3, #255	; 0xff
 8001570:	d108      	bne.n	8001584 <dsv2_decode_fragment+0x2c>
    	dsv2->rx.state = DSV2_WAITING_H2;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2201      	movs	r2, #1
 8001576:	72da      	strb	r2, [r3, #11]
    	dsv2->rx.crc_data[0] = d;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	78fa      	ldrb	r2, [r7, #3]
 800157c:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    	return DSV2_PROGRESS;
 8001580:	2301      	movs	r3, #1
 8001582:	e0eb      	b.n	800175c <dsv2_decode_fragment+0x204>
    }
    if(dsv2->rx.state == DSV2_WAITING_H2 && d == H2) {
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	7adb      	ldrb	r3, [r3, #11]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d10b      	bne.n	80015a4 <dsv2_decode_fragment+0x4c>
 800158c:	78fb      	ldrb	r3, [r7, #3]
 800158e:	2bff      	cmp	r3, #255	; 0xff
 8001590:	d108      	bne.n	80015a4 <dsv2_decode_fragment+0x4c>
		dsv2->rx.state = DSV2_WAITING_H3;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2202      	movs	r2, #2
 8001596:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[1] = d;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	78fa      	ldrb	r2, [r7, #3]
 800159c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
		return DSV2_PROGRESS;
 80015a0:	2301      	movs	r3, #1
 80015a2:	e0db      	b.n	800175c <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_H3 && d == H3) {
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	7adb      	ldrb	r3, [r3, #11]
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d10b      	bne.n	80015c4 <dsv2_decode_fragment+0x6c>
 80015ac:	78fb      	ldrb	r3, [r7, #3]
 80015ae:	2bfd      	cmp	r3, #253	; 0xfd
 80015b0:	d108      	bne.n	80015c4 <dsv2_decode_fragment+0x6c>
		dsv2->rx.state = DSV2_WAITING_H4;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2203      	movs	r2, #3
 80015b6:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[2] = d;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	78fa      	ldrb	r2, [r7, #3]
 80015bc:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
		return DSV2_PROGRESS;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e0cb      	b.n	800175c <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_H4 && d == H4) {
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	7adb      	ldrb	r3, [r3, #11]
 80015c8:	2b03      	cmp	r3, #3
 80015ca:	d10b      	bne.n	80015e4 <dsv2_decode_fragment+0x8c>
 80015cc:	78fb      	ldrb	r3, [r7, #3]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d108      	bne.n	80015e4 <dsv2_decode_fragment+0x8c>
		dsv2->rx.state = DSV2_WAITING_ID;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2204      	movs	r2, #4
 80015d6:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[3] = d;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	78fa      	ldrb	r2, [r7, #3]
 80015dc:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
		return DSV2_PROGRESS;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e0bb      	b.n	800175c <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_ID) {
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	7adb      	ldrb	r3, [r3, #11]
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d10b      	bne.n	8001604 <dsv2_decode_fragment+0xac>
		dsv2->rx.state = DSV2_WAITING_LEN1;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2205      	movs	r2, #5
 80015f0:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[4] = d;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	78fa      	ldrb	r2, [r7, #3]
 80015f6:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
		dsv2->rx.dev_id = d;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	78fa      	ldrb	r2, [r7, #3]
 80015fe:	711a      	strb	r2, [r3, #4]
		return DSV2_PROGRESS;
 8001600:	2301      	movs	r3, #1
 8001602:	e0ab      	b.n	800175c <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_LEN1) {
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	7adb      	ldrb	r3, [r3, #11]
 8001608:	2b05      	cmp	r3, #5
 800160a:	d10c      	bne.n	8001626 <dsv2_decode_fragment+0xce>
		dsv2->rx.state = DSV2_WAITING_LEN2;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2206      	movs	r2, #6
 8001610:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[5] = d;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	78fa      	ldrb	r2, [r7, #3]
 8001616:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
		dsv2->rx.data_len = d;
 800161a:	78fb      	ldrb	r3, [r7, #3]
 800161c:	b29a      	uxth	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	80da      	strh	r2, [r3, #6]
		return DSV2_PROGRESS;
 8001622:	2301      	movs	r3, #1
 8001624:	e09a      	b.n	800175c <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_LEN2) {
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	7adb      	ldrb	r3, [r3, #11]
 800162a:	2b06      	cmp	r3, #6
 800162c:	d113      	bne.n	8001656 <dsv2_decode_fragment+0xfe>
		dsv2->rx.state = DSV2_WAITING_INST;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2207      	movs	r2, #7
 8001632:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[6] = d;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	78fa      	ldrb	r2, [r7, #3]
 8001638:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
		dsv2->rx.data_len |= d<<8;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	88db      	ldrh	r3, [r3, #6]
 8001640:	b21a      	sxth	r2, r3
 8001642:	78fb      	ldrb	r3, [r7, #3]
 8001644:	021b      	lsls	r3, r3, #8
 8001646:	b21b      	sxth	r3, r3
 8001648:	4313      	orrs	r3, r2
 800164a:	b21b      	sxth	r3, r3
 800164c:	b29a      	uxth	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	80da      	strh	r2, [r3, #6]
		return DSV2_PROGRESS;
 8001652:	2301      	movs	r3, #1
 8001654:	e082      	b.n	800175c <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_INST) {
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	7adb      	ldrb	r3, [r3, #11]
 800165a:	2b07      	cmp	r3, #7
 800165c:	d115      	bne.n	800168a <dsv2_decode_fragment+0x132>
		dsv2->rx.state = DSV2_WAITING_DATA;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2208      	movs	r2, #8
 8001662:	72da      	strb	r2, [r3, #11]
		dsv2->rx.counter = 0;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2200      	movs	r2, #0
 8001668:	821a      	strh	r2, [r3, #16]
		dsv2->rx.crc_data[7] = d;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	78fa      	ldrb	r2, [r7, #3]
 800166e:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
		dsv2->rx.inst = d;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	78fa      	ldrb	r2, [r7, #3]
 8001676:	729a      	strb	r2, [r3, #10]
		if(dsv2->rx.inst != 85) {
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	7a9b      	ldrb	r3, [r3, #10]
 800167c:	2b55      	cmp	r3, #85	; 0x55
 800167e:	d002      	beq.n	8001686 <dsv2_decode_fragment+0x12e>
			dsv2->rx.state = DSV2_WAITING_H1;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	72da      	strb	r2, [r3, #11]
		}
		return DSV2_PROGRESS;
 8001686:	2301      	movs	r3, #1
 8001688:	e068      	b.n	800175c <dsv2_decode_fragment+0x204>
	}
	if(dsv2->rx.state == DSV2_WAITING_DATA) {
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	7adb      	ldrb	r3, [r3, #11]
 800168e:	2b08      	cmp	r3, #8
 8001690:	d11f      	bne.n	80016d2 <dsv2_decode_fragment+0x17a>
		dsv2->rx.crc_data[dsv2->rx.counter + 8] = d;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	8a1b      	ldrh	r3, [r3, #16]
 8001696:	3308      	adds	r3, #8
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	4413      	add	r3, r2
 800169c:	78fa      	ldrb	r2, [r7, #3]
 800169e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
		dsv2->rx.data[dsv2->rx.counter++] = d;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	8a1b      	ldrh	r3, [r3, #16]
 80016a6:	1c5a      	adds	r2, r3, #1
 80016a8:	b291      	uxth	r1, r2
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	8211      	strh	r1, [r2, #16]
 80016ae:	461a      	mov	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4413      	add	r3, r2
 80016b4:	78fa      	ldrb	r2, [r7, #3]
 80016b6:	749a      	strb	r2, [r3, #18]
		if(dsv2->rx.counter == dsv2->rx.data_len-3) {  //DATA LENGTH CONTAINS INST, ERR AND CRC
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	8a1b      	ldrh	r3, [r3, #16]
 80016bc:	461a      	mov	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	88db      	ldrh	r3, [r3, #6]
 80016c2:	3b03      	subs	r3, #3
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d102      	bne.n	80016ce <dsv2_decode_fragment+0x176>
			dsv2->rx.state = DSV2_WAITING_CRC1;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2209      	movs	r2, #9
 80016cc:	72da      	strb	r2, [r3, #11]
		}
		return DSV2_PROGRESS;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e044      	b.n	800175c <dsv2_decode_fragment+0x204>
	}
	if(dsv2->rx.state == DSV2_WAITING_CRC1) {
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	7adb      	ldrb	r3, [r3, #11]
 80016d6:	2b09      	cmp	r3, #9
 80016d8:	d108      	bne.n	80016ec <dsv2_decode_fragment+0x194>
		dsv2->rx.state = DSV2_WAITING_CRC2;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	220a      	movs	r2, #10
 80016de:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc = d;
 80016e0:	78fb      	ldrb	r3, [r7, #3]
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	811a      	strh	r2, [r3, #8]
		return DSV2_PROGRESS;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e037      	b.n	800175c <dsv2_decode_fragment+0x204>
	}
	if(dsv2->rx.state == DSV2_WAITING_CRC2) {
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	7adb      	ldrb	r3, [r3, #11]
 80016f0:	2b0a      	cmp	r3, #10
 80016f2:	d12c      	bne.n	800174e <dsv2_decode_fragment+0x1f6>
		dsv2->rx.state = DSV2_WAITING_H1;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc |= d<<8;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	891b      	ldrh	r3, [r3, #8]
 80016fe:	b21a      	sxth	r2, r3
 8001700:	78fb      	ldrb	r3, [r7, #3]
 8001702:	021b      	lsls	r3, r3, #8
 8001704:	b21b      	sxth	r3, r3
 8001706:	4313      	orrs	r3, r2
 8001708:	b21b      	sxth	r3, r3
 800170a:	b29a      	uxth	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	811a      	strh	r2, [r3, #8]

		uint16_t crc = calc_crc(0, dsv2->rx.crc_data, dsv2->rx.data_len + 5);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f203 4112 	addw	r1, r3, #1042	; 0x412
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	88db      	ldrh	r3, [r3, #6]
 800171a:	3305      	adds	r3, #5
 800171c:	b29b      	uxth	r3, r3
 800171e:	461a      	mov	r2, r3
 8001720:	2000      	movs	r0, #0
 8001722:	f7ff fe45 	bl	80013b0 <calc_crc>
 8001726:	4603      	mov	r3, r0
 8001728:	81fb      	strh	r3, [r7, #14]
		dsv2->rx.counter = 0;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	821a      	strh	r2, [r3, #16]

		if(dsv2->rx.inst == 85) {
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	7a9b      	ldrb	r3, [r3, #10]
 8001734:	2b55      	cmp	r3, #85	; 0x55
 8001736:	d108      	bne.n	800174a <dsv2_decode_fragment+0x1f2>
			if(crc == dsv2->rx.crc) {
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	891b      	ldrh	r3, [r3, #8]
 800173c:	89fa      	ldrh	r2, [r7, #14]
 800173e:	429a      	cmp	r2, r3
 8001740:	d101      	bne.n	8001746 <dsv2_decode_fragment+0x1ee>
				return DSV2_SUCCESS;
 8001742:	2300      	movs	r3, #0
 8001744:	e00a      	b.n	800175c <dsv2_decode_fragment+0x204>
			}else {
				return DSV2_WRONG_CRC;
 8001746:	2302      	movs	r3, #2
 8001748:	e008      	b.n	800175c <dsv2_decode_fragment+0x204>
			}
		} else {
			return DSV2_PROGRESS;
 800174a:	2301      	movs	r3, #1
 800174c:	e006      	b.n	800175c <dsv2_decode_fragment+0x204>




	}
	dsv2->rx.state = DSV2_WAITING_H1;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	72da      	strb	r2, [r3, #11]
	dsv2->rx.counter = 0;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2200      	movs	r2, #0
 8001758:	821a      	strh	r2, [r3, #16]
	return DSV2_ERROR;
 800175a:	2303      	movs	r3, #3
}
 800175c:	4618      	mov	r0, r3
 800175e:	3710      	adds	r7, #16
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <dsv2_rx_data>:

uint8_t * dsv2_rx_data(DSV2_INST_t * dsv2) {
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	return dsv2->rx.data;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	3312      	adds	r3, #18
}
 8001770:	4618      	mov	r0, r3
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <dsv2_tx_data>:

uint8_t * dsv2_tx_data(DSV2_INST_t * dsv2) {
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
	return dsv2->tx.data;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f603 0318 	addw	r3, r3, #2072	; 0x818
}
 800178a:	4618      	mov	r0, r3
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
	...

08001798 <led_init>:

/**********************
 *	DECLARATIONS
 **********************/

void led_init(void) {
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	LED_TIM.Instance->ARR = LED_MAX;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <led_init+0x44>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80017a4:	62da      	str	r2, [r3, #44]	; 0x2c
	LED_TIM.Instance->CCR1 = 0;
 80017a6:	4b0d      	ldr	r3, [pc, #52]	; (80017dc <led_init+0x44>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2200      	movs	r2, #0
 80017ac:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = 0;
 80017ae:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <led_init+0x44>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2200      	movs	r2, #0
 80017b4:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = 0;
 80017b6:	4b09      	ldr	r3, [pc, #36]	; (80017dc <led_init+0x44>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2200      	movs	r2, #0
 80017bc:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_1);
 80017be:	2100      	movs	r1, #0
 80017c0:	4806      	ldr	r0, [pc, #24]	; (80017dc <led_init+0x44>)
 80017c2:	f006 f93f 	bl	8007a44 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_2);
 80017c6:	2104      	movs	r1, #4
 80017c8:	4804      	ldr	r0, [pc, #16]	; (80017dc <led_init+0x44>)
 80017ca:	f006 f93b 	bl	8007a44 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_3);
 80017ce:	2108      	movs	r1, #8
 80017d0:	4802      	ldr	r0, [pc, #8]	; (80017dc <led_init+0x44>)
 80017d2:	f006 f937 	bl	8007a44 <HAL_TIMEx_PWMN_Start>
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20009a80 	.word	0x20009a80

080017e0 <led_set_color>:

void led_set_color(uint8_t r, uint8_t g, uint8_t b) {
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
 80017ea:	460b      	mov	r3, r1
 80017ec:	71bb      	strb	r3, [r7, #6]
 80017ee:	4613      	mov	r3, r2
 80017f0:	717b      	strb	r3, [r7, #5]
	LED_TIM.Instance->CCR1 = r;
 80017f2:	4b09      	ldr	r3, [pc, #36]	; (8001818 <led_set_color+0x38>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	79fa      	ldrb	r2, [r7, #7]
 80017f8:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = g;
 80017fa:	4b07      	ldr	r3, [pc, #28]	; (8001818 <led_set_color+0x38>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	79ba      	ldrb	r2, [r7, #6]
 8001800:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = b;
 8001802:	4b05      	ldr	r3, [pc, #20]	; (8001818 <led_set_color+0x38>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	797a      	ldrb	r2, [r7, #5]
 8001808:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	20009a80 	.word	0x20009a80

0800181c <calc_field_CRC>:

/**********************
 *	DECLARATIONS
 **********************/

uint16_t calc_field_CRC(uint16_t *p_data_array, uint16_t length) {
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	460b      	mov	r3, r1
 8001826:	807b      	strh	r3, [r7, #2]
	uint16_t shifter, c;
	uint16_t carry;
	uint16_t crc = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	81bb      	strh	r3, [r7, #12]
	while (length--) {
 800182c:	e028      	b.n	8001880 <calc_field_CRC+0x64>
		shifter = 0x8000;
 800182e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001832:	81fb      	strh	r3, [r7, #14]
		c = *p_data_array++;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	1c9a      	adds	r2, r3, #2
 8001838:	607a      	str	r2, [r7, #4]
 800183a:	881b      	ldrh	r3, [r3, #0]
 800183c:	817b      	strh	r3, [r7, #10]
		do {
			carry = crc & 0x8000;
 800183e:	89bb      	ldrh	r3, [r7, #12]
 8001840:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001844:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001848:	813b      	strh	r3, [r7, #8]
			crc <<= 1;
 800184a:	89bb      	ldrh	r3, [r7, #12]
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	81bb      	strh	r3, [r7, #12]
			if (c & shifter) crc++;
 8001850:	897a      	ldrh	r2, [r7, #10]
 8001852:	89fb      	ldrh	r3, [r7, #14]
 8001854:	4013      	ands	r3, r2
 8001856:	b29b      	uxth	r3, r3
 8001858:	2b00      	cmp	r3, #0
 800185a:	d002      	beq.n	8001862 <calc_field_CRC+0x46>
 800185c:	89bb      	ldrh	r3, [r7, #12]
 800185e:	3301      	adds	r3, #1
 8001860:	81bb      	strh	r3, [r7, #12]
			if (carry) crc ^= 0x1021;
 8001862:	893b      	ldrh	r3, [r7, #8]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d005      	beq.n	8001874 <calc_field_CRC+0x58>
 8001868:	89bb      	ldrh	r3, [r7, #12]
 800186a:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 800186e:	f083 0301 	eor.w	r3, r3, #1
 8001872:	81bb      	strh	r3, [r7, #12]
			shifter >>= 1;
 8001874:	89fb      	ldrh	r3, [r7, #14]
 8001876:	085b      	lsrs	r3, r3, #1
 8001878:	81fb      	strh	r3, [r7, #14]

		} while (shifter);
 800187a:	89fb      	ldrh	r3, [r7, #14]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d1de      	bne.n	800183e <calc_field_CRC+0x22>
	while (length--) {
 8001880:	887b      	ldrh	r3, [r7, #2]
 8001882:	1e5a      	subs	r2, r3, #1
 8001884:	807a      	strh	r2, [r7, #2]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1d1      	bne.n	800182e <calc_field_CRC+0x12>

	}
	return crc;
 800188a:	89bb      	ldrh	r3, [r7, #12]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <msv2_init>:

void msv2_init(MSV2_INST_t * msv2) {
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2->id = id_counter++;
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <msv2_init+0x24>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	1c5a      	adds	r2, r3, #1
 80018a6:	4905      	ldr	r1, [pc, #20]	; (80018bc <msv2_init+0x24>)
 80018a8:	600a      	str	r2, [r1, #0]
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	6013      	str	r3, [r2, #0]
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	200027b8 	.word	0x200027b8

080018c0 <msv2_create_frame>:

uint16_t msv2_create_frame(MSV2_INST_t * msv2, uint8_t opcode, uint8_t data_len, uint8_t * data) {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	460b      	mov	r3, r1
 80018cc:	72fb      	strb	r3, [r7, #11]
 80018ce:	4613      	mov	r3, r2
 80018d0:	72bb      	strb	r3, [r7, #10]
	uint16_t array_len = data_len+2; //we add 1 for the opcode and len fields and 1 for the crc
 80018d2:	7abb      	ldrb	r3, [r7, #10]
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	3302      	adds	r3, #2
 80018d8:	827b      	strh	r3, [r7, #18]
	msv2->tx.data_len = data_len;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	7aba      	ldrb	r2, [r7, #10]
 80018de:	f883 280f 	strb.w	r2, [r3, #2063]	; 0x80f
	msv2->tx.opcode = opcode;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	7afa      	ldrb	r2, [r7, #11]
 80018e6:	f883 280e 	strb.w	r2, [r3, #2062]	; 0x80e
	msv2->tx.data[0] = DLE;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2290      	movs	r2, #144	; 0x90
 80018ee:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	msv2->tx.data[1] = STX;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2202      	movs	r2, #2
 80018f6:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
	msv2->tx.data[2] = opcode;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	7afa      	ldrb	r2, [r7, #11]
 80018fe:	f883 2814 	strb.w	r2, [r3, #2068]	; 0x814
	msv2->tx.data[3] = data_len;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	7aba      	ldrb	r2, [r7, #10]
 8001906:	f883 2815 	strb.w	r2, [r3, #2069]	; 0x815
	msv2->tx.crc_data[0] = (data_len<<8) | opcode;  //header bytes inverted
 800190a:	7abb      	ldrb	r3, [r7, #10]
 800190c:	021b      	lsls	r3, r3, #8
 800190e:	b21a      	sxth	r2, r3
 8001910:	7afb      	ldrb	r3, [r7, #11]
 8001912:	b21b      	sxth	r3, r3
 8001914:	4313      	orrs	r3, r2
 8001916:	b21b      	sxth	r3, r3
 8001918:	b29a      	uxth	r2, r3
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f8a3 2c12 	strh.w	r2, [r3, #3090]	; 0xc12
	uint16_t counter=4;
 8001920:	2304      	movs	r3, #4
 8001922:	82fb      	strh	r3, [r7, #22]
	for(uint16_t i = 0; i < data_len; i++) {
 8001924:	2300      	movs	r3, #0
 8001926:	82bb      	strh	r3, [r7, #20]
 8001928:	e05b      	b.n	80019e2 <msv2_create_frame+0x122>
		msv2->tx.data[counter++] = data[2*i]; //bytes in data need to be inverted before
 800192a:	8abb      	ldrh	r3, [r7, #20]
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	461a      	mov	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	441a      	add	r2, r3
 8001934:	8afb      	ldrh	r3, [r7, #22]
 8001936:	1c59      	adds	r1, r3, #1
 8001938:	82f9      	strh	r1, [r7, #22]
 800193a:	4619      	mov	r1, r3
 800193c:	7812      	ldrb	r2, [r2, #0]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	440b      	add	r3, r1
 8001942:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 8001946:	8afb      	ldrh	r3, [r7, #22]
 8001948:	3b01      	subs	r3, #1
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	4413      	add	r3, r2
 800194e:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001952:	2b90      	cmp	r3, #144	; 0x90
 8001954:	d108      	bne.n	8001968 <msv2_create_frame+0xa8>
			msv2->tx.data[counter++] = DLE;
 8001956:	8afb      	ldrh	r3, [r7, #22]
 8001958:	1c5a      	adds	r2, r3, #1
 800195a:	82fa      	strh	r2, [r7, #22]
 800195c:	461a      	mov	r2, r3
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	4413      	add	r3, r2
 8001962:	2290      	movs	r2, #144	; 0x90
 8001964:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.data[counter++] = data[2*i+1];
 8001968:	8abb      	ldrh	r3, [r7, #20]
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	3301      	adds	r3, #1
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	441a      	add	r2, r3
 8001972:	8afb      	ldrh	r3, [r7, #22]
 8001974:	1c59      	adds	r1, r3, #1
 8001976:	82f9      	strh	r1, [r7, #22]
 8001978:	4619      	mov	r1, r3
 800197a:	7812      	ldrb	r2, [r2, #0]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	440b      	add	r3, r1
 8001980:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 8001984:	8afb      	ldrh	r3, [r7, #22]
 8001986:	3b01      	subs	r3, #1
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	4413      	add	r3, r2
 800198c:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001990:	2b90      	cmp	r3, #144	; 0x90
 8001992:	d108      	bne.n	80019a6 <msv2_create_frame+0xe6>
			msv2->tx.data[counter++] = DLE;
 8001994:	8afb      	ldrh	r3, [r7, #22]
 8001996:	1c5a      	adds	r2, r3, #1
 8001998:	82fa      	strh	r2, [r7, #22]
 800199a:	461a      	mov	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4413      	add	r3, r2
 80019a0:	2290      	movs	r2, #144	; 0x90
 80019a2:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.crc_data[i+1] = (data[2*i+1]<<8) |  data[2*i];
 80019a6:	8abb      	ldrh	r3, [r7, #20]
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	3301      	adds	r3, #1
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	4413      	add	r3, r2
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	021b      	lsls	r3, r3, #8
 80019b4:	b21a      	sxth	r2, r3
 80019b6:	8abb      	ldrh	r3, [r7, #20]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	4619      	mov	r1, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	440b      	add	r3, r1
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	b21b      	sxth	r3, r3
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b21a      	sxth	r2, r3
 80019c8:	8abb      	ldrh	r3, [r7, #20]
 80019ca:	3301      	adds	r3, #1
 80019cc:	b291      	uxth	r1, r2
 80019ce:	68fa      	ldr	r2, [r7, #12]
 80019d0:	f203 6304 	addw	r3, r3, #1540	; 0x604
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	4413      	add	r3, r2
 80019d8:	460a      	mov	r2, r1
 80019da:	815a      	strh	r2, [r3, #10]
	for(uint16_t i = 0; i < data_len; i++) {
 80019dc:	8abb      	ldrh	r3, [r7, #20]
 80019de:	3301      	adds	r3, #1
 80019e0:	82bb      	strh	r3, [r7, #20]
 80019e2:	7abb      	ldrb	r3, [r7, #10]
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	8aba      	ldrh	r2, [r7, #20]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d39e      	bcc.n	800192a <msv2_create_frame+0x6a>
	}
	msv2->tx.crc_data[array_len-1] = 0x0000;
 80019ec:	8a7b      	ldrh	r3, [r7, #18]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	68fa      	ldr	r2, [r7, #12]
 80019f2:	f203 6304 	addw	r3, r3, #1540	; 0x604
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	4413      	add	r3, r2
 80019fa:	2200      	movs	r2, #0
 80019fc:	815a      	strh	r2, [r3, #10]
	uint16_t crc = calc_field_CRC(msv2->tx.crc_data, array_len);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f603 4312 	addw	r3, r3, #3090	; 0xc12
 8001a04:	8a7a      	ldrh	r2, [r7, #18]
 8001a06:	4611      	mov	r1, r2
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff ff07 	bl	800181c <calc_field_CRC>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	823b      	strh	r3, [r7, #16]
	msv2->tx.data[counter++] = crc&0xff; //crc bytes are inverted (LSB first) !!
 8001a12:	8afb      	ldrh	r3, [r7, #22]
 8001a14:	1c5a      	adds	r2, r3, #1
 8001a16:	82fa      	strh	r2, [r7, #22]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	8a3b      	ldrh	r3, [r7, #16]
 8001a1c:	b2da      	uxtb	r2, r3
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	440b      	add	r3, r1
 8001a22:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 8001a26:	8afb      	ldrh	r3, [r7, #22]
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001a32:	2b90      	cmp	r3, #144	; 0x90
 8001a34:	d108      	bne.n	8001a48 <msv2_create_frame+0x188>
		msv2->tx.data[counter++] = DLE;
 8001a36:	8afb      	ldrh	r3, [r7, #22]
 8001a38:	1c5a      	adds	r2, r3, #1
 8001a3a:	82fa      	strh	r2, [r7, #22]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	4413      	add	r3, r2
 8001a42:	2290      	movs	r2, #144	; 0x90
 8001a44:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	msv2->tx.data[counter++] = crc>>8;
 8001a48:	8a3b      	ldrh	r3, [r7, #16]
 8001a4a:	0a1b      	lsrs	r3, r3, #8
 8001a4c:	b29a      	uxth	r2, r3
 8001a4e:	8afb      	ldrh	r3, [r7, #22]
 8001a50:	1c59      	adds	r1, r3, #1
 8001a52:	82f9      	strh	r1, [r7, #22]
 8001a54:	4619      	mov	r1, r3
 8001a56:	b2d2      	uxtb	r2, r2
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	440b      	add	r3, r1
 8001a5c:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 8001a60:	8afb      	ldrh	r3, [r7, #22]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	68fa      	ldr	r2, [r7, #12]
 8001a66:	4413      	add	r3, r2
 8001a68:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001a6c:	2b90      	cmp	r3, #144	; 0x90
 8001a6e:	d108      	bne.n	8001a82 <msv2_create_frame+0x1c2>
		msv2->tx.data[counter++] = DLE;
 8001a70:	8afb      	ldrh	r3, [r7, #22]
 8001a72:	1c5a      	adds	r2, r3, #1
 8001a74:	82fa      	strh	r2, [r7, #22]
 8001a76:	461a      	mov	r2, r3
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	2290      	movs	r2, #144	; 0x90
 8001a7e:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	return counter;
 8001a82:	8afb      	ldrh	r3, [r7, #22]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <msv2_decode_fragment>:

/*
 * 	d: received byte
 *
 */
MSV2_ERROR_t msv2_decode_fragment(MSV2_INST_t * msv2, uint8_t d) {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	70fb      	strb	r3, [r7, #3]
    //if a DLE in data is followed by STX, we start again
    if (msv2->rx.escape == 1 && d == STX) {
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	7a5b      	ldrb	r3, [r3, #9]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d10a      	bne.n	8001ab6 <msv2_decode_fragment+0x2a>
 8001aa0:	78fb      	ldrb	r3, [r7, #3]
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d107      	bne.n	8001ab6 <msv2_decode_fragment+0x2a>
    	msv2->rx.state = WAITING_OPCODE;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	721a      	strb	r2, [r3, #8]
    	msv2->rx.escape = 0;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e0da      	b.n	8001c6c <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DLE && d == DLE) {
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	7a1b      	ldrb	r3, [r3, #8]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d107      	bne.n	8001ace <msv2_decode_fragment+0x42>
 8001abe:	78fb      	ldrb	r3, [r7, #3]
 8001ac0:	2b90      	cmp	r3, #144	; 0x90
 8001ac2:	d104      	bne.n	8001ace <msv2_decode_fragment+0x42>
    	msv2->rx.state = WAITING_STX;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e0ce      	b.n	8001c6c <msv2_decode_fragment+0x1e0>
    }
    //escape in case a DLE is in the data
    if (d == DLE && msv2->rx.escape == 0) {
 8001ace:	78fb      	ldrb	r3, [r7, #3]
 8001ad0:	2b90      	cmp	r3, #144	; 0x90
 8001ad2:	d108      	bne.n	8001ae6 <msv2_decode_fragment+0x5a>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	7a5b      	ldrb	r3, [r3, #9]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d104      	bne.n	8001ae6 <msv2_decode_fragment+0x5a>
    	msv2->rx.escape = 1;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e0c2      	b.n	8001c6c <msv2_decode_fragment+0x1e0>
    }
    //if it is doubled, it counts as data
    if (d == DLE && msv2->rx.escape == 1) {
 8001ae6:	78fb      	ldrb	r3, [r7, #3]
 8001ae8:	2b90      	cmp	r3, #144	; 0x90
 8001aea:	d106      	bne.n	8001afa <msv2_decode_fragment+0x6e>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	7a5b      	ldrb	r3, [r3, #9]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d102      	bne.n	8001afa <msv2_decode_fragment+0x6e>
    	msv2->rx.escape = 0;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	725a      	strb	r2, [r3, #9]

    }

    if (msv2->rx.state == WAITING_STX && d == STX) {
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	7a1b      	ldrb	r3, [r3, #8]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d107      	bne.n	8001b12 <msv2_decode_fragment+0x86>
 8001b02:	78fb      	ldrb	r3, [r7, #3]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d104      	bne.n	8001b12 <msv2_decode_fragment+0x86>
    	msv2->rx.state = WAITING_OPCODE;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e0ac      	b.n	8001c6c <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_OPCODE) {
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	7a1b      	ldrb	r3, [r3, #8]
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d107      	bne.n	8001b2a <msv2_decode_fragment+0x9e>
    	msv2->rx.opcode = d;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	78fa      	ldrb	r2, [r7, #3]
 8001b1e:	711a      	strb	r2, [r3, #4]
    	msv2->rx.state = WAITING_LEN;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2203      	movs	r2, #3
 8001b24:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e0a0      	b.n	8001c6c <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_LEN) {
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	7a1b      	ldrb	r3, [r3, #8]
 8001b2e:	2b03      	cmp	r3, #3
 8001b30:	d11d      	bne.n	8001b6e <msv2_decode_fragment+0xe2>
    	msv2->rx.data_len = d; //legth in words
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	78fa      	ldrb	r2, [r7, #3]
 8001b36:	715a      	strb	r2, [r3, #5]
    	msv2->rx.length = 2*d; //length in bytes
 8001b38:	78fb      	ldrb	r3, [r7, #3]
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	815a      	strh	r2, [r3, #10]
    	msv2->rx.crc_data[0] = (msv2->rx.data_len<<8) | msv2->rx.opcode;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	795b      	ldrb	r3, [r3, #5]
 8001b48:	021b      	lsls	r3, r3, #8
 8001b4a:	b21a      	sxth	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	791b      	ldrb	r3, [r3, #4]
 8001b50:	b21b      	sxth	r3, r3
 8001b52:	4313      	orrs	r3, r2
 8001b54:	b21b      	sxth	r3, r3
 8001b56:	b29a      	uxth	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    	msv2->rx.counter = 0;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	819a      	strh	r2, [r3, #12]
    	msv2->rx.state = WAITING_DATA;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2204      	movs	r2, #4
 8001b68:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e07e      	b.n	8001c6c <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DATA) {
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	7a1b      	ldrb	r3, [r3, #8]
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	d136      	bne.n	8001be4 <msv2_decode_fragment+0x158>
    	msv2->rx.data[msv2->rx.counter] = d;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	899b      	ldrh	r3, [r3, #12]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4413      	add	r3, r2
 8001b80:	78fa      	ldrb	r2, [r7, #3]
 8001b82:	739a      	strb	r2, [r3, #14]
    	if(msv2->rx.counter & 0x01) { //LSB == '1'
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	899b      	ldrh	r3, [r3, #12]
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d018      	beq.n	8001bc2 <msv2_decode_fragment+0x136>
    		msv2->rx.crc_data[msv2->rx.counter/2 + 1] = (msv2->rx.data[msv2->rx.counter - 1]) |  d<<8;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	899b      	ldrh	r3, [r3, #12]
 8001b94:	3b01      	subs	r3, #1
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	7b9b      	ldrb	r3, [r3, #14]
 8001b9c:	b21a      	sxth	r2, r3
 8001b9e:	78fb      	ldrb	r3, [r7, #3]
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	b21b      	sxth	r3, r3
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	b21a      	sxth	r2, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	899b      	ldrh	r3, [r3, #12]
 8001bac:	085b      	lsrs	r3, r3, #1
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	b291      	uxth	r1, r2
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4413      	add	r3, r2
 8001bbe:	460a      	mov	r2, r1
 8001bc0:	80da      	strh	r2, [r3, #6]
    	}
    	msv2->rx.counter += 1;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	899b      	ldrh	r3, [r3, #12]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	819a      	strh	r2, [r3, #12]
        //the length  is in WORDS, but we read BYTES
        if (msv2->rx.counter==msv2->rx.length) {
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	899a      	ldrh	r2, [r3, #12]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	895b      	ldrh	r3, [r3, #10]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d102      	bne.n	8001be0 <msv2_decode_fragment+0x154>
        	msv2->rx.state = WAITING_CRC1;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2205      	movs	r2, #5
 8001bde:	721a      	strb	r2, [r3, #8]
        }
        return MSV2_PROGRESS;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e043      	b.n	8001c6c <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_CRC1) {
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	7a1b      	ldrb	r3, [r3, #8]
 8001be8:	2b05      	cmp	r3, #5
 8001bea:	d108      	bne.n	8001bfe <msv2_decode_fragment+0x172>
    	msv2->rx.crc = d;
 8001bec:	78fb      	ldrb	r3, [r7, #3]
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_CRC2;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2206      	movs	r2, #6
 8001bf8:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e036      	b.n	8001c6c <msv2_decode_fragment+0x1e0>

    }

    if (msv2->rx.state == WAITING_CRC2) {
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	7a1b      	ldrb	r3, [r3, #8]
 8001c02:	2b06      	cmp	r3, #6
 8001c04:	d12e      	bne.n	8001c64 <msv2_decode_fragment+0x1d8>
    	msv2->rx.crc |= d<<8;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	88db      	ldrh	r3, [r3, #6]
 8001c0a:	b21a      	sxth	r2, r3
 8001c0c:	78fb      	ldrb	r3, [r7, #3]
 8001c0e:	021b      	lsls	r3, r3, #8
 8001c10:	b21b      	sxth	r3, r3
 8001c12:	4313      	orrs	r3, r2
 8001c14:	b21b      	sxth	r3, r3
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_DLE;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	721a      	strb	r2, [r3, #8]
    	msv2->rx.crc_data[msv2->rx.data_len+1] = 0;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	795b      	ldrb	r3, [r3, #5]
 8001c26:	3301      	adds	r3, #1
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4413      	add	r3, r2
 8001c32:	2200      	movs	r2, #0
 8001c34:	80da      	strh	r2, [r3, #6]
    	uint16_t crc = calc_field_CRC(msv2->rx.crc_data, msv2->rx.data_len+2);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f203 420e 	addw	r2, r3, #1038	; 0x40e
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	795b      	ldrb	r3, [r3, #5]
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	3302      	adds	r3, #2
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	4619      	mov	r1, r3
 8001c48:	4610      	mov	r0, r2
 8001c4a:	f7ff fde7 	bl	800181c <calc_field_CRC>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	81fb      	strh	r3, [r7, #14]
    	if(msv2->rx.crc == crc) {
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	88db      	ldrh	r3, [r3, #6]
 8001c56:	89fa      	ldrh	r2, [r7, #14]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d101      	bne.n	8001c60 <msv2_decode_fragment+0x1d4>
    		return MSV2_SUCCESS;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	e005      	b.n	8001c6c <msv2_decode_fragment+0x1e0>
    	} else {
    		return MSV2_WRONG_CRC;
 8001c60:	2302      	movs	r3, #2
 8001c62:	e003      	b.n	8001c6c <msv2_decode_fragment+0x1e0>
    	}
    }
    msv2->rx.state=WAITING_DLE;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	721a      	strb	r2, [r3, #8]
    return MSV2_PROGRESS;
 8001c6a:	2301      	movs	r3, #1
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <msv2_tx_data>:

uint8_t * msv2_rx_data(MSV2_INST_t * msv2) {
	return msv2->rx.data;
}

uint8_t * msv2_tx_data(MSV2_INST_t * msv2) {
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	return msv2->tx.data;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f603 0312 	addw	r3, r3, #2066	; 0x812
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <util_buffer_u8_init>:
static inline void util_buffer_u8_init(UTIL_BUFFER_U8_t * bfr, uint8_t * buffer, uint16_t bfr_len) {
 8001c8e:	b480      	push	{r7}
 8001c90:	b085      	sub	sp, #20
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	60b9      	str	r1, [r7, #8]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	80fb      	strh	r3, [r7, #6]
	bfr->c_ix = 0;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	801a      	strh	r2, [r3, #0]
	bfr->l_ix = 0;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	805a      	strh	r2, [r3, #2]
	bfr->bfr_len = bfr_len;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	88fa      	ldrh	r2, [r7, #6]
 8001cac:	809a      	strh	r2, [r3, #4]
	bfr->buffer = buffer;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	68ba      	ldr	r2, [r7, #8]
 8001cb2:	609a      	str	r2, [r3, #8]
}
 8001cb4:	bf00      	nop
 8001cb6:	3714      	adds	r7, #20
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <util_buffer_u8_add>:
static inline void util_buffer_u8_add(UTIL_BUFFER_U8_t * bfr, uint8_t d) {
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	460b      	mov	r3, r1
 8001cca:	70fb      	strb	r3, [r7, #3]
	bfr->buffer[bfr->c_ix++] = d;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	1c59      	adds	r1, r3, #1
 8001cd6:	b288      	uxth	r0, r1
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	8008      	strh	r0, [r1, #0]
 8001cdc:	4413      	add	r3, r2
 8001cde:	78fa      	ldrb	r2, [r7, #3]
 8001ce0:	701a      	strb	r2, [r3, #0]
	if(bfr->c_ix == bfr->bfr_len) bfr->c_ix = 0;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	881a      	ldrh	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	889b      	ldrh	r3, [r3, #4]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d102      	bne.n	8001cf4 <util_buffer_u8_add+0x34>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	801a      	strh	r2, [r3, #0]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <util_buffer_u8_get>:
static inline uint8_t util_buffer_u8_get(UTIL_BUFFER_U8_t * bfr) {
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
	uint8_t tmp = bfr->buffer[bfr->l_ix++];
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689a      	ldr	r2, [r3, #8]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	885b      	ldrh	r3, [r3, #2]
 8001d10:	1c59      	adds	r1, r3, #1
 8001d12:	b288      	uxth	r0, r1
 8001d14:	6879      	ldr	r1, [r7, #4]
 8001d16:	8048      	strh	r0, [r1, #2]
 8001d18:	4413      	add	r3, r2
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	73fb      	strb	r3, [r7, #15]
	if(bfr->l_ix == bfr->bfr_len) bfr->l_ix=0;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	885a      	ldrh	r2, [r3, #2]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	889b      	ldrh	r3, [r3, #4]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d102      	bne.n	8001d30 <util_buffer_u8_get+0x30>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	805a      	strh	r2, [r3, #2]
	return tmp;
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <util_buffer_u8_isempty>:
static inline uint8_t util_buffer_u8_isempty(UTIL_BUFFER_U8_t * bfr) {
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
	return bfr->l_ix == bfr->c_ix;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	885a      	ldrh	r2, [r3, #2]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	bf0c      	ite	eq
 8001d52:	2301      	moveq	r3, #1
 8001d54:	2300      	movne	r3, #0
 8001d56:	b2db      	uxtb	r3, r3
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <HAL_UART_RxCpltCallback>:

/*
 * UART RX ISR
 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
	static BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	81fb      	strh	r3, [r7, #14]
 8001d70:	e021      	b.n	8001db6 <HAL_UART_RxCpltCallback+0x52>
		if(serial_devices[i]->uart == huart) {
 8001d72:	89fb      	ldrh	r3, [r7, #14]
 8001d74:	4a1a      	ldr	r2, [pc, #104]	; (8001de0 <HAL_UART_RxCpltCallback+0x7c>)
 8001d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d116      	bne.n	8001db0 <HAL_UART_RxCpltCallback+0x4c>
			util_buffer_u8_add(&serial_devices[i]->bfr, serial_devices[i]->dma_buffer);
 8001d82:	89fb      	ldrh	r3, [r7, #14]
 8001d84:	4a16      	ldr	r2, [pc, #88]	; (8001de0 <HAL_UART_RxCpltCallback+0x7c>)
 8001d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d8a:	f103 0210 	add.w	r2, r3, #16
 8001d8e:	89fb      	ldrh	r3, [r7, #14]
 8001d90:	4913      	ldr	r1, [pc, #76]	; (8001de0 <HAL_UART_RxCpltCallback+0x7c>)
 8001d92:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001d96:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	f7ff ff8f 	bl	8001cc0 <util_buffer_u8_add>
			xSemaphoreGiveFromISR( serial_rx_sem, &xHigherPriorityTaskWoken );
 8001da2:	4b10      	ldr	r3, [pc, #64]	; (8001de4 <HAL_UART_RxCpltCallback+0x80>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4910      	ldr	r1, [pc, #64]	; (8001de8 <HAL_UART_RxCpltCallback+0x84>)
 8001da8:	4618      	mov	r0, r3
 8001daa:	f007 fd59 	bl	8009860 <xQueueGiveFromISR>
			break;
 8001dae:	e007      	b.n	8001dc0 <HAL_UART_RxCpltCallback+0x5c>
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 8001db0:	89fb      	ldrh	r3, [r7, #14]
 8001db2:	3301      	adds	r3, #1
 8001db4:	81fb      	strh	r3, [r7, #14]
 8001db6:	4b0d      	ldr	r3, [pc, #52]	; (8001dec <HAL_UART_RxCpltCallback+0x88>)
 8001db8:	881b      	ldrh	r3, [r3, #0]
 8001dba:	89fa      	ldrh	r2, [r7, #14]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d3d8      	bcc.n	8001d72 <HAL_UART_RxCpltCallback+0xe>
		}
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001dc0:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <HAL_UART_RxCpltCallback+0x84>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d007      	beq.n	8001dd8 <HAL_UART_RxCpltCallback+0x74>
 8001dc8:	4b09      	ldr	r3, [pc, #36]	; (8001df0 <HAL_UART_RxCpltCallback+0x8c>)
 8001dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	f3bf 8f4f 	dsb	sy
 8001dd4:	f3bf 8f6f 	isb	sy
}
 8001dd8:	bf00      	nop
 8001dda:	3710      	adds	r7, #16
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200027bc 	.word	0x200027bc
 8001de4:	20002800 	.word	0x20002800
 8001de8:	2000284c 	.word	0x2000284c
 8001dec:	200027fc 	.word	0x200027fc
 8001df0:	e000ed04 	.word	0xe000ed04

08001df4 <serial_global_init>:



void serial_global_init(void) {
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af02      	add	r7, sp, #8
	serial_rx_sem = xSemaphoreCreateBinaryStatic( &serial_rx_sem_buffer );
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	9300      	str	r3, [sp, #0]
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <serial_global_init+0x24>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	2100      	movs	r1, #0
 8001e04:	2001      	movs	r0, #1
 8001e06:	f007 fb65 	bl	80094d4 <xQueueGenericCreateStatic>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	4a03      	ldr	r2, [pc, #12]	; (8001e1c <serial_global_init+0x28>)
 8001e0e:	6013      	str	r3, [r2, #0]
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20002804 	.word	0x20002804
 8001e1c:	20002800 	.word	0x20002800

08001e20 <serial_init>:


void serial_init(SERIAL_INST_t * ser, UART_HandleTypeDef * uart, void * inst, SERIAL_RET_t (*decode_fcn)(void *, uint8_t)) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
 8001e2c:	603b      	str	r3, [r7, #0]
	ser->id = serial_devices_count;
 8001e2e:	4b1a      	ldr	r3, [pc, #104]	; (8001e98 <serial_init+0x78>)
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	461a      	mov	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	601a      	str	r2, [r3, #0]
	ser->uart = uart;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	68ba      	ldr	r2, [r7, #8]
 8001e3c:	605a      	str	r2, [r3, #4]
	ser->inst = inst;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	609a      	str	r2, [r3, #8]
	ser->decode_fcn = decode_fcn;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	683a      	ldr	r2, [r7, #0]
 8001e48:	60da      	str	r2, [r3, #12]
	util_buffer_u8_init(&ser->bfr, ser->buffer, SERIAL_FIFO_LEN);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f103 0010 	add.w	r0, r3, #16
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	331c      	adds	r3, #28
 8001e54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e58:	4619      	mov	r1, r3
 8001e5a:	f7ff ff18 	bl	8001c8e <util_buffer_u8_init>
	if(serial_devices_count < SERIAL_MAX_INST) {
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	; (8001e98 <serial_init+0x78>)
 8001e60:	881b      	ldrh	r3, [r3, #0]
 8001e62:	2b0f      	cmp	r3, #15
 8001e64:	d80e      	bhi.n	8001e84 <serial_init+0x64>
		HAL_UART_Receive_DMA(uart, &ser->dma_buffer, 1);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	4619      	mov	r1, r3
 8001e70:	68b8      	ldr	r0, [r7, #8]
 8001e72:	f006 f827 	bl	8007ec4 <HAL_UART_Receive_DMA>
		serial_devices[serial_devices_count] = ser;
 8001e76:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <serial_init+0x78>)
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <serial_init+0x7c>)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}
	serial_devices_count++;
 8001e84:	4b04      	ldr	r3, [pc, #16]	; (8001e98 <serial_init+0x78>)
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	4b02      	ldr	r3, [pc, #8]	; (8001e98 <serial_init+0x78>)
 8001e8e:	801a      	strh	r2, [r3, #0]
}
 8001e90:	bf00      	nop
 8001e92:	3710      	adds	r7, #16
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	200027fc 	.word	0x200027fc
 8001e9c:	200027bc 	.word	0x200027bc

08001ea0 <serial_send>:

void serial_send(SERIAL_INST_t * ser, uint8_t * data, uint16_t length) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	4613      	mov	r3, r2
 8001eac:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit_DMA(ser->uart, data, length);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	88fa      	ldrh	r2, [r7, #6]
 8001eb4:	68b9      	ldr	r1, [r7, #8]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f005 ff98 	bl	8007dec <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(ser->uart, data, length, 500);
}
 8001ebc:	bf00      	nop
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <serial_thread>:


void serial_thread(void * arg) {
 8001ec4:	b5b0      	push	{r4, r5, r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]

	serial_global_init();
 8001ecc:	f7ff ff92 	bl	8001df4 <serial_global_init>

	for(;;) {
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 8001ed0:	4b1b      	ldr	r3, [pc, #108]	; (8001f40 <serial_thread+0x7c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f007 fd4f 	bl	800997c <xQueueSemaphoreTake>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d1f5      	bne.n	8001ed0 <serial_thread+0xc>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	81fb      	strh	r3, [r7, #14]
 8001ee8:	e023      	b.n	8001f32 <serial_thread+0x6e>
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
					serial_devices[i]->decode_fcn(serial_devices[i]->inst, util_buffer_u8_get(&serial_devices[i]->bfr));
 8001eea:	89fb      	ldrh	r3, [r7, #14]
 8001eec:	4a15      	ldr	r2, [pc, #84]	; (8001f44 <serial_thread+0x80>)
 8001eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ef2:	68dc      	ldr	r4, [r3, #12]
 8001ef4:	89fb      	ldrh	r3, [r7, #14]
 8001ef6:	4a13      	ldr	r2, [pc, #76]	; (8001f44 <serial_thread+0x80>)
 8001ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efc:	689d      	ldr	r5, [r3, #8]
 8001efe:	89fb      	ldrh	r3, [r7, #14]
 8001f00:	4a10      	ldr	r2, [pc, #64]	; (8001f44 <serial_thread+0x80>)
 8001f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f06:	3310      	adds	r3, #16
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff fef9 	bl	8001d00 <util_buffer_u8_get>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	4619      	mov	r1, r3
 8001f12:	4628      	mov	r0, r5
 8001f14:	47a0      	blx	r4
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
 8001f16:	89fb      	ldrh	r3, [r7, #14]
 8001f18:	4a0a      	ldr	r2, [pc, #40]	; (8001f44 <serial_thread+0x80>)
 8001f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1e:	3310      	adds	r3, #16
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff0c 	bl	8001d3e <util_buffer_u8_isempty>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d0de      	beq.n	8001eea <serial_thread+0x26>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 8001f2c:	89fb      	ldrh	r3, [r7, #14]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	81fb      	strh	r3, [r7, #14]
 8001f32:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <serial_thread+0x84>)
 8001f34:	881b      	ldrh	r3, [r3, #0]
 8001f36:	89fa      	ldrh	r2, [r7, #14]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d3ec      	bcc.n	8001f16 <serial_thread+0x52>
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 8001f3c:	e7c8      	b.n	8001ed0 <serial_thread+0xc>
 8001f3e:	bf00      	nop
 8001f40:	20002800 	.word	0x20002800
 8001f44:	200027bc 	.word	0x200027bc
 8001f48:	200027fc 	.word	0x200027fc

08001f4c <util_encode_u8>:
static inline void util_encode_u8(uint8_t * data, uint8_t value) {
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	460b      	mov	r3, r1
 8001f56:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	78fa      	ldrb	r2, [r7, #3]
 8001f5c:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3301      	adds	r3, #1
 8001f62:	2200      	movs	r2, #0
 8001f64:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	3302      	adds	r3, #2
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	3303      	adds	r3, #3
 8001f72:	2200      	movs	r2, #0
 8001f74:	701a      	strb	r2, [r3, #0]
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <util_encode_i32>:
static inline void util_encode_i32(uint8_t * data, int32_t value) {
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
 8001f8a:	6039      	str	r1, [r7, #0]
	data[0] = value;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	121a      	asrs	r2, r3, #8
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	141a      	asrs	r2, r3, #16
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3302      	adds	r3, #2
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	161a      	asrs	r2, r3, #24
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3303      	adds	r3, #3
 8001fb4:	b2d2      	uxtb	r2, r2
 8001fb6:	701a      	strb	r2, [r3, #0]
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <util_decode_u8>:
static inline uint8_t util_decode_u8(uint8_t * data) {
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
	return data[0];
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	781b      	ldrb	r3, [r3, #0]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <util_decode_u16>:
static inline uint16_t util_decode_u16(uint8_t * data) {
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
	return (uint16_t) data[0] | data[1] << 8;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	b21a      	sxth	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	3301      	adds	r3, #1
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	021b      	lsls	r3, r3, #8
 8001ff2:	b21b      	sxth	r3, r3
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	b21b      	sxth	r3, r3
 8001ff8:	b29b      	uxth	r3, r3
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <util_decode_i8>:
static inline int8_t util_decode_i8(uint8_t * data) {
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
	return data[0];
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	b25b      	sxtb	r3, r3
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <util_decode_i32>:
static inline int32_t util_decode_i32(uint8_t * data) {
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	461a      	mov	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3301      	adds	r3, #1
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	021b      	lsls	r3, r3, #8
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3302      	adds	r3, #2
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	041b      	lsls	r3, r3, #16
 8002040:	431a      	orrs	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	3303      	adds	r3, #3
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	061b      	lsls	r3, r3, #24
 800204a:	4313      	orrs	r3, r2
}
 800204c:	4618      	mov	r0, r3
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <servo_init>:
/**********************
 *	DECLARATIONS
 **********************/


void servo_init(SERVO_INST_t * servo, uint8_t dev_id) {
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af02      	add	r7, sp, #8
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	460b      	mov	r3, r1
 8002062:	70fb      	strb	r3, [r7, #3]
	static uint32_t id_counter = 0;
	servo->id = id_counter++;
 8002064:	4b16      	ldr	r3, [pc, #88]	; (80020c0 <servo_init+0x68>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	1c5a      	adds	r2, r3, #1
 800206a:	4915      	ldr	r1, [pc, #84]	; (80020c0 <servo_init+0x68>)
 800206c:	600a      	str	r2, [r1, #0]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6013      	str	r3, [r2, #0]

	servo->dev_id = dev_id;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8002078:	331c      	adds	r3, #28
 800207a:	78fa      	ldrb	r2, [r7, #3]
 800207c:	701a      	strb	r2, [r3, #0]
	servo_list[servo_count++] = servo;
 800207e:	4b11      	ldr	r3, [pc, #68]	; (80020c4 <servo_init+0x6c>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	b2d1      	uxtb	r1, r2
 8002086:	4a0f      	ldr	r2, [pc, #60]	; (80020c4 <servo_init+0x6c>)
 8002088:	7011      	strb	r1, [r2, #0]
 800208a:	4619      	mov	r1, r3
 800208c:	4a0e      	ldr	r2, [pc, #56]	; (80020c8 <servo_init+0x70>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	servo->rx_sem = xSemaphoreCreateBinaryStatic(&servo->rx_sem_buffer);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800209a:	3308      	adds	r3, #8
 800209c:	2203      	movs	r2, #3
 800209e:	9200      	str	r2, [sp, #0]
 80020a0:	2200      	movs	r2, #0
 80020a2:	2100      	movs	r1, #0
 80020a4:	2001      	movs	r0, #1
 80020a6:	f007 fa15 	bl	80094d4 <xQueueGenericCreateStatic>
 80020aa:	4602      	mov	r2, r0
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 80020b2:	3304      	adds	r3, #4
 80020b4:	601a      	str	r2, [r3, #0]
}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20003918 	.word	0x20003918
 80020c4:	20002890 	.word	0x20002890
 80020c8:	20002850 	.word	0x20002850

080020cc <servo_global_init>:

void servo_global_init(void) {
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
	dsv2_init(&servo_dsv2);
 80020d0:	4808      	ldr	r0, [pc, #32]	; (80020f4 <servo_global_init+0x28>)
 80020d2:	f7ff f9bb 	bl	800144c <dsv2_init>
	serial_init(&servo_serial, &DYNAMIXEL_UART, &servo_dsv2, servo_decode_fcn);
 80020d6:	4b08      	ldr	r3, [pc, #32]	; (80020f8 <servo_global_init+0x2c>)
 80020d8:	4a06      	ldr	r2, [pc, #24]	; (80020f4 <servo_global_init+0x28>)
 80020da:	4908      	ldr	r1, [pc, #32]	; (80020fc <servo_global_init+0x30>)
 80020dc:	4808      	ldr	r0, [pc, #32]	; (8002100 <servo_global_init+0x34>)
 80020de:	f7ff fe9f 	bl	8001e20 <serial_init>
	servo_busy_sem = xSemaphoreCreateMutexStatic(&servo_busy_sem_buffer);
 80020e2:	4908      	ldr	r1, [pc, #32]	; (8002104 <servo_global_init+0x38>)
 80020e4:	2001      	movs	r0, #1
 80020e6:	f007 faa2 	bl	800962e <xQueueCreateMutexStatic>
 80020ea:	4603      	mov	r3, r0
 80020ec:	4a06      	ldr	r2, [pc, #24]	; (8002108 <servo_global_init+0x3c>)
 80020ee:	6013      	str	r3, [r2, #0]
}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20002cb4 	.word	0x20002cb4
 80020f8:	0800210d 	.word	0x0800210d
 80020fc:	20009dc0 	.word	0x20009dc0
 8002100:	20002894 	.word	0x20002894
 8002104:	200038d0 	.word	0x200038d0
 8002108:	200038cc 	.word	0x200038cc

0800210c <servo_decode_fcn>:

SERIAL_RET_t servo_decode_fcn(void * inst, uint8_t data) {
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	460b      	mov	r3, r1
 8002116:	70fb      	strb	r3, [r7, #3]
	DSV2_INST_t * dsv2 = (DSV2_INST_t * ) inst;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	613b      	str	r3, [r7, #16]
	DSV2_ERROR_t tmp = dsv2_decode_fragment(dsv2, data);
 800211c:	78fb      	ldrb	r3, [r7, #3]
 800211e:	4619      	mov	r1, r3
 8002120:	6938      	ldr	r0, [r7, #16]
 8002122:	f7ff fa19 	bl	8001558 <dsv2_decode_fragment>
 8002126:	4603      	mov	r3, r0
 8002128:	73fb      	strb	r3, [r7, #15]
	//this should release the semaphore corresponding the the right epos board if bridged
	if(tmp == DSV2_SUCCESS || tmp == DSV2_WRONG_CRC) {
 800212a:	7bfb      	ldrb	r3, [r7, #15]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d002      	beq.n	8002136 <servo_decode_fcn+0x2a>
 8002130:	7bfb      	ldrb	r3, [r7, #15]
 8002132:	2b02      	cmp	r3, #2
 8002134:	d128      	bne.n	8002188 <servo_decode_fcn+0x7c>
		if(dsv2->rx.inst == 0x55) { // ONLY HANDLE STATUS PACKETS
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	7a9b      	ldrb	r3, [r3, #10]
 800213a:	2b55      	cmp	r3, #85	; 0x55
 800213c:	d124      	bne.n	8002188 <servo_decode_fcn+0x7c>
			for(uint8_t i = 0; i < servo_count; i++) {
 800213e:	2300      	movs	r3, #0
 8002140:	75fb      	strb	r3, [r7, #23]
 8002142:	e01c      	b.n	800217e <servo_decode_fcn+0x72>
				if(servo_list[i]->dev_id == dsv2->rx.dev_id) {
 8002144:	7dfb      	ldrb	r3, [r7, #23]
 8002146:	4a13      	ldr	r2, [pc, #76]	; (8002194 <servo_decode_fcn+0x88>)
 8002148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800214c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8002150:	331c      	adds	r3, #28
 8002152:	781a      	ldrb	r2, [r3, #0]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	791b      	ldrb	r3, [r3, #4]
 8002158:	429a      	cmp	r2, r3
 800215a:	d10d      	bne.n	8002178 <servo_decode_fcn+0x6c>
					xSemaphoreGive(servo_list[i]->rx_sem);
 800215c:	7dfb      	ldrb	r3, [r7, #23]
 800215e:	4a0d      	ldr	r2, [pc, #52]	; (8002194 <servo_decode_fcn+0x88>)
 8002160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002164:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 8002168:	3304      	adds	r3, #4
 800216a:	6818      	ldr	r0, [r3, #0]
 800216c:	2300      	movs	r3, #0
 800216e:	2200      	movs	r2, #0
 8002170:	2100      	movs	r1, #0
 8002172:	f007 fa77 	bl	8009664 <xQueueGenericSend>
					break;
 8002176:	e007      	b.n	8002188 <servo_decode_fcn+0x7c>
			for(uint8_t i = 0; i < servo_count; i++) {
 8002178:	7dfb      	ldrb	r3, [r7, #23]
 800217a:	3301      	adds	r3, #1
 800217c:	75fb      	strb	r3, [r7, #23]
 800217e:	4b06      	ldr	r3, [pc, #24]	; (8002198 <servo_decode_fcn+0x8c>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	7dfa      	ldrb	r2, [r7, #23]
 8002184:	429a      	cmp	r2, r3
 8002186:	d3dd      	bcc.n	8002144 <servo_decode_fcn+0x38>
				}
			}
		}
	}
	return tmp;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20002850 	.word	0x20002850
 8002198:	20002890 	.word	0x20002890

0800219c <servo_read>:
/*
 * address of the object
 * length to read
 * data to read into
 */
SERVO_ERROR_t servo_read(SERVO_INST_t * servo, uint16_t address, uint16_t length, uint8_t * data, uint8_t * err) {
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af02      	add	r7, sp, #8
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	607b      	str	r3, [r7, #4]
 80021a6:	460b      	mov	r3, r1
 80021a8:	817b      	strh	r3, [r7, #10]
 80021aa:	4613      	mov	r3, r2
 80021ac:	813b      	strh	r3, [r7, #8]
	if (xSemaphoreTake(servo_busy_sem, DRIV_TIMEOUT) == pdTRUE) {
 80021ae:	4b41      	ldr	r3, [pc, #260]	; (80022b4 <servo_read+0x118>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	21c8      	movs	r1, #200	; 0xc8
 80021b4:	4618      	mov	r0, r3
 80021b6:	f007 fbe1 	bl	800997c <xQueueSemaphoreTake>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d174      	bne.n	80022aa <servo_read+0x10e>
		static uint8_t send_data[MAX_READ_LEN];
		send_data[0] = address & 0xff;
 80021c0:	897b      	ldrh	r3, [r7, #10]
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	4b3c      	ldr	r3, [pc, #240]	; (80022b8 <servo_read+0x11c>)
 80021c6:	701a      	strb	r2, [r3, #0]
		send_data[1] = address>>8;
 80021c8:	897b      	ldrh	r3, [r7, #10]
 80021ca:	0a1b      	lsrs	r3, r3, #8
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	b2da      	uxtb	r2, r3
 80021d0:	4b39      	ldr	r3, [pc, #228]	; (80022b8 <servo_read+0x11c>)
 80021d2:	705a      	strb	r2, [r3, #1]
		send_data[2] = length & 0xff;
 80021d4:	893b      	ldrh	r3, [r7, #8]
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	4b37      	ldr	r3, [pc, #220]	; (80022b8 <servo_read+0x11c>)
 80021da:	709a      	strb	r2, [r3, #2]
		send_data[3] = length>>8;
 80021dc:	893b      	ldrh	r3, [r7, #8]
 80021de:	0a1b      	lsrs	r3, r3, #8
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	4b34      	ldr	r3, [pc, #208]	; (80022b8 <servo_read+0x11c>)
 80021e6:	70da      	strb	r2, [r3, #3]
		uint16_t len = dsv2_create_frame(&servo_dsv2, servo->dev_id, MAX_READ_LEN, READ_INST, send_data);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80021ee:	331c      	adds	r3, #28
 80021f0:	7819      	ldrb	r1, [r3, #0]
 80021f2:	4b31      	ldr	r3, [pc, #196]	; (80022b8 <servo_read+0x11c>)
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	2302      	movs	r3, #2
 80021f8:	2204      	movs	r2, #4
 80021fa:	4830      	ldr	r0, [pc, #192]	; (80022bc <servo_read+0x120>)
 80021fc:	f7ff f93a 	bl	8001474 <dsv2_create_frame>
 8002200:	4603      	mov	r3, r0
 8002202:	82bb      	strh	r3, [r7, #20]
		serial_send(&servo_serial, dsv2_tx_data(&servo_dsv2), len);
 8002204:	482d      	ldr	r0, [pc, #180]	; (80022bc <servo_read+0x120>)
 8002206:	f7ff fab9 	bl	800177c <dsv2_tx_data>
 800220a:	4601      	mov	r1, r0
 800220c:	8abb      	ldrh	r3, [r7, #20]
 800220e:	461a      	mov	r2, r3
 8002210:	482b      	ldr	r0, [pc, #172]	; (80022c0 <servo_read+0x124>)
 8002212:	f7ff fe45 	bl	8001ea0 <serial_send>
		if(xSemaphoreTake(servo->rx_sem, COMM_TIMEOUT) == pdTRUE) {
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800221c:	3304      	adds	r3, #4
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	210a      	movs	r1, #10
 8002222:	4618      	mov	r0, r3
 8002224:	f007 fbaa 	bl	800997c <xQueueSemaphoreTake>
 8002228:	4603      	mov	r3, r0
 800222a:	2b01      	cmp	r3, #1
 800222c:	d134      	bne.n	8002298 <servo_read+0xfc>
			uint8_t * recieved_data = dsv2_rx_data(&servo_dsv2);
 800222e:	4823      	ldr	r0, [pc, #140]	; (80022bc <servo_read+0x120>)
 8002230:	f7ff fa98 	bl	8001764 <dsv2_rx_data>
 8002234:	6138      	str	r0, [r7, #16]
			if(err != NULL) {
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d003      	beq.n	8002244 <servo_read+0xa8>
				*err = recieved_data[0];
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	781a      	ldrb	r2, [r3, #0]
 8002240:	6a3b      	ldr	r3, [r7, #32]
 8002242:	701a      	strb	r2, [r3, #0]
			}
			for(uint8_t i = 0; i < length; i++){
 8002244:	2300      	movs	r3, #0
 8002246:	75fb      	strb	r3, [r7, #23]
 8002248:	e00b      	b.n	8002262 <servo_read+0xc6>
				data[i] = recieved_data[i+1];
 800224a:	7dfb      	ldrb	r3, [r7, #23]
 800224c:	3301      	adds	r3, #1
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	441a      	add	r2, r3
 8002252:	7dfb      	ldrb	r3, [r7, #23]
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	440b      	add	r3, r1
 8002258:	7812      	ldrb	r2, [r2, #0]
 800225a:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < length; i++){
 800225c:	7dfb      	ldrb	r3, [r7, #23]
 800225e:	3301      	adds	r3, #1
 8002260:	75fb      	strb	r3, [r7, #23]
 8002262:	7dfb      	ldrb	r3, [r7, #23]
 8002264:	b29b      	uxth	r3, r3
 8002266:	893a      	ldrh	r2, [r7, #8]
 8002268:	429a      	cmp	r2, r3
 800226a:	d8ee      	bhi.n	800224a <servo_read+0xae>
			}
			if(*err == 0) {
 800226c:	6a3b      	ldr	r3, [r7, #32]
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d108      	bne.n	8002286 <servo_read+0xea>
				xSemaphoreGive(servo_busy_sem);
 8002274:	4b0f      	ldr	r3, [pc, #60]	; (80022b4 <servo_read+0x118>)
 8002276:	6818      	ldr	r0, [r3, #0]
 8002278:	2300      	movs	r3, #0
 800227a:	2200      	movs	r2, #0
 800227c:	2100      	movs	r1, #0
 800227e:	f007 f9f1 	bl	8009664 <xQueueGenericSend>
				return SERVO_SUCCESS;
 8002282:	2300      	movs	r3, #0
 8002284:	e012      	b.n	80022ac <servo_read+0x110>
			} else {
				xSemaphoreGive(servo_busy_sem);
 8002286:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <servo_read+0x118>)
 8002288:	6818      	ldr	r0, [r3, #0]
 800228a:	2300      	movs	r3, #0
 800228c:	2200      	movs	r2, #0
 800228e:	2100      	movs	r1, #0
 8002290:	f007 f9e8 	bl	8009664 <xQueueGenericSend>
				return SERVO_REMOTE_ERROR;
 8002294:	2302      	movs	r3, #2
 8002296:	e009      	b.n	80022ac <servo_read+0x110>
			}
		} else {
			xSemaphoreGive(servo_busy_sem);
 8002298:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <servo_read+0x118>)
 800229a:	6818      	ldr	r0, [r3, #0]
 800229c:	2300      	movs	r3, #0
 800229e:	2200      	movs	r2, #0
 80022a0:	2100      	movs	r1, #0
 80022a2:	f007 f9df 	bl	8009664 <xQueueGenericSend>
			return SERVO_TIMEOUT;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <servo_read+0x110>
		}
	} else {
		return SERVO_BUSY;
 80022aa:	2304      	movs	r3, #4
	}
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	200038cc 	.word	0x200038cc
 80022b8:	2000391c 	.word	0x2000391c
 80022bc:	20002cb4 	.word	0x20002cb4
 80022c0:	20002894 	.word	0x20002894

080022c4 <servo_write>:
/*
 * address of the object
 * length of the data to write
 * data to write
 */
SERVO_ERROR_t servo_write(SERVO_INST_t * servo, uint16_t address, uint16_t length, uint8_t * data, uint8_t * err) {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b088      	sub	sp, #32
 80022c8:	af02      	add	r7, sp, #8
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	607b      	str	r3, [r7, #4]
 80022ce:	460b      	mov	r3, r1
 80022d0:	817b      	strh	r3, [r7, #10]
 80022d2:	4613      	mov	r3, r2
 80022d4:	813b      	strh	r3, [r7, #8]
	if (xSemaphoreTake(servo_busy_sem, DRIV_TIMEOUT) == pdTRUE) {
 80022d6:	4b3c      	ldr	r3, [pc, #240]	; (80023c8 <servo_write+0x104>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	21c8      	movs	r1, #200	; 0xc8
 80022dc:	4618      	mov	r0, r3
 80022de:	f007 fb4d 	bl	800997c <xQueueSemaphoreTake>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d16a      	bne.n	80023be <servo_write+0xfa>
		static uint8_t send_data[MAX_WRITE_LEN];
		send_data[0] = address & 0xff;
 80022e8:	897b      	ldrh	r3, [r7, #10]
 80022ea:	b2da      	uxtb	r2, r3
 80022ec:	4b37      	ldr	r3, [pc, #220]	; (80023cc <servo_write+0x108>)
 80022ee:	701a      	strb	r2, [r3, #0]
		send_data[1] = address>>8;
 80022f0:	897b      	ldrh	r3, [r7, #10]
 80022f2:	0a1b      	lsrs	r3, r3, #8
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	4b34      	ldr	r3, [pc, #208]	; (80023cc <servo_write+0x108>)
 80022fa:	705a      	strb	r2, [r3, #1]
		for(uint16_t i = 0; i < length; i++) {
 80022fc:	2300      	movs	r3, #0
 80022fe:	82fb      	strh	r3, [r7, #22]
 8002300:	e00a      	b.n	8002318 <servo_write+0x54>
			send_data[2 + i] = data[i];
 8002302:	8afb      	ldrh	r3, [r7, #22]
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	441a      	add	r2, r3
 8002308:	8afb      	ldrh	r3, [r7, #22]
 800230a:	3302      	adds	r3, #2
 800230c:	7811      	ldrb	r1, [r2, #0]
 800230e:	4a2f      	ldr	r2, [pc, #188]	; (80023cc <servo_write+0x108>)
 8002310:	54d1      	strb	r1, [r2, r3]
		for(uint16_t i = 0; i < length; i++) {
 8002312:	8afb      	ldrh	r3, [r7, #22]
 8002314:	3301      	adds	r3, #1
 8002316:	82fb      	strh	r3, [r7, #22]
 8002318:	8afa      	ldrh	r2, [r7, #22]
 800231a:	893b      	ldrh	r3, [r7, #8]
 800231c:	429a      	cmp	r2, r3
 800231e:	d3f0      	bcc.n	8002302 <servo_write+0x3e>
		}
		uint16_t len = dsv2_create_frame(&servo_dsv2, servo->dev_id, length+2, WRITE_INST, send_data);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8002326:	331c      	adds	r3, #28
 8002328:	7819      	ldrb	r1, [r3, #0]
 800232a:	893b      	ldrh	r3, [r7, #8]
 800232c:	3302      	adds	r3, #2
 800232e:	b29a      	uxth	r2, r3
 8002330:	4b26      	ldr	r3, [pc, #152]	; (80023cc <servo_write+0x108>)
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	2303      	movs	r3, #3
 8002336:	4826      	ldr	r0, [pc, #152]	; (80023d0 <servo_write+0x10c>)
 8002338:	f7ff f89c 	bl	8001474 <dsv2_create_frame>
 800233c:	4603      	mov	r3, r0
 800233e:	82bb      	strh	r3, [r7, #20]
		serial_send(&servo_serial, dsv2_tx_data(&servo_dsv2), len);
 8002340:	4823      	ldr	r0, [pc, #140]	; (80023d0 <servo_write+0x10c>)
 8002342:	f7ff fa1b 	bl	800177c <dsv2_tx_data>
 8002346:	4601      	mov	r1, r0
 8002348:	8abb      	ldrh	r3, [r7, #20]
 800234a:	461a      	mov	r2, r3
 800234c:	4821      	ldr	r0, [pc, #132]	; (80023d4 <servo_write+0x110>)
 800234e:	f7ff fda7 	bl	8001ea0 <serial_send>
		if(xSemaphoreTake(servo->rx_sem, COMM_TIMEOUT) == pdTRUE) {
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 8002358:	3304      	adds	r3, #4
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	210a      	movs	r1, #10
 800235e:	4618      	mov	r0, r3
 8002360:	f007 fb0c 	bl	800997c <xQueueSemaphoreTake>
 8002364:	4603      	mov	r3, r0
 8002366:	2b01      	cmp	r3, #1
 8002368:	d120      	bne.n	80023ac <servo_write+0xe8>
			uint8_t * recieved_data = dsv2_rx_data(&servo_dsv2);
 800236a:	4819      	ldr	r0, [pc, #100]	; (80023d0 <servo_write+0x10c>)
 800236c:	f7ff f9fa 	bl	8001764 <dsv2_rx_data>
 8002370:	6138      	str	r0, [r7, #16]
			if(err != NULL) {
 8002372:	6a3b      	ldr	r3, [r7, #32]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d003      	beq.n	8002380 <servo_write+0xbc>
				*err = recieved_data[0];
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	781a      	ldrb	r2, [r3, #0]
 800237c:	6a3b      	ldr	r3, [r7, #32]
 800237e:	701a      	strb	r2, [r3, #0]
			}
			if(*err == 0) {
 8002380:	6a3b      	ldr	r3, [r7, #32]
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d108      	bne.n	800239a <servo_write+0xd6>
				xSemaphoreGive(servo_busy_sem);
 8002388:	4b0f      	ldr	r3, [pc, #60]	; (80023c8 <servo_write+0x104>)
 800238a:	6818      	ldr	r0, [r3, #0]
 800238c:	2300      	movs	r3, #0
 800238e:	2200      	movs	r2, #0
 8002390:	2100      	movs	r1, #0
 8002392:	f007 f967 	bl	8009664 <xQueueGenericSend>
				return SERVO_SUCCESS;
 8002396:	2300      	movs	r3, #0
 8002398:	e012      	b.n	80023c0 <servo_write+0xfc>
			} else {
				xSemaphoreGive(servo_busy_sem);
 800239a:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <servo_write+0x104>)
 800239c:	6818      	ldr	r0, [r3, #0]
 800239e:	2300      	movs	r3, #0
 80023a0:	2200      	movs	r2, #0
 80023a2:	2100      	movs	r1, #0
 80023a4:	f007 f95e 	bl	8009664 <xQueueGenericSend>
				return SERVO_REMOTE_ERROR;
 80023a8:	2302      	movs	r3, #2
 80023aa:	e009      	b.n	80023c0 <servo_write+0xfc>
			}
		} else {
			xSemaphoreGive(servo_busy_sem);
 80023ac:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <servo_write+0x104>)
 80023ae:	6818      	ldr	r0, [r3, #0]
 80023b0:	2300      	movs	r3, #0
 80023b2:	2200      	movs	r2, #0
 80023b4:	2100      	movs	r1, #0
 80023b6:	f007 f955 	bl	8009664 <xQueueGenericSend>
			return SERVO_TIMEOUT;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e000      	b.n	80023c0 <servo_write+0xfc>
		}
	} else {
		return SERVO_BUSY;
 80023be:	2304      	movs	r3, #4
	}
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3718      	adds	r7, #24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	200038cc 	.word	0x200038cc
 80023cc:	20003920 	.word	0x20003920
 80023d0:	20002cb4 	.word	0x20002cb4
 80023d4:	20002894 	.word	0x20002894

080023d8 <servo_write_u8>:
		return SERVO_BUSY;
	}
}


SERVO_ERROR_t servo_write_u8(SERVO_INST_t * servo, uint16_t address, uint8_t data, uint8_t * err) {
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af02      	add	r7, sp, #8
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	607b      	str	r3, [r7, #4]
 80023e2:	460b      	mov	r3, r1
 80023e4:	817b      	strh	r3, [r7, #10]
 80023e6:	4613      	mov	r3, r2
 80023e8:	727b      	strb	r3, [r7, #9]
	uint8_t bin_data[DATA_SIZE];
	util_encode_u8(bin_data, data);
 80023ea:	7a7a      	ldrb	r2, [r7, #9]
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	4611      	mov	r1, r2
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff fdaa 	bl	8001f4c <util_encode_u8>
	return servo_write(servo, address, 1, bin_data, err);
 80023f8:	f107 0214 	add.w	r2, r7, #20
 80023fc:	8979      	ldrh	r1, [r7, #10]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	4613      	mov	r3, r2
 8002404:	2201      	movs	r2, #1
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f7ff ff5c 	bl	80022c4 <servo_write>
 800240c:	4603      	mov	r3, r0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3718      	adds	r7, #24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <servo_write_i32>:
	uint8_t bin_data[DATA_SIZE];
	util_encode_i16(bin_data, data);
	return servo_write(servo, address, 2, bin_data, err);
}

SERVO_ERROR_t servo_write_i32(SERVO_INST_t * servo, uint16_t address, int32_t data, uint8_t * err) {
 8002416:	b580      	push	{r7, lr}
 8002418:	b088      	sub	sp, #32
 800241a:	af02      	add	r7, sp, #8
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	607a      	str	r2, [r7, #4]
 8002420:	603b      	str	r3, [r7, #0]
 8002422:	460b      	mov	r3, r1
 8002424:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	util_encode_i32(bin_data, data);
 8002426:	f107 0314 	add.w	r3, r7, #20
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff fda8 	bl	8001f82 <util_encode_i32>
	return servo_write(servo, address, 4, bin_data, err);
 8002432:	f107 0214 	add.w	r2, r7, #20
 8002436:	8979      	ldrh	r1, [r7, #10]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	4613      	mov	r3, r2
 800243e:	2204      	movs	r2, #4
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f7ff ff3f 	bl	80022c4 <servo_write>
 8002446:	4603      	mov	r3, r0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3718      	adds	r7, #24
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <servo_read_u8>:

SERVO_ERROR_t servo_read_u8(SERVO_INST_t * servo, uint16_t address, uint8_t * data, uint8_t * err) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b088      	sub	sp, #32
 8002454:	af02      	add	r7, sp, #8
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	607a      	str	r2, [r7, #4]
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	460b      	mov	r3, r1
 800245e:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	SERVO_ERROR_t tmp = servo_read(servo, address, 1, bin_data, err);
 8002460:	f107 0210 	add.w	r2, r7, #16
 8002464:	8979      	ldrh	r1, [r7, #10]
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	4613      	mov	r3, r2
 800246c:	2201      	movs	r2, #1
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f7ff fe94 	bl	800219c <servo_read>
 8002474:	4603      	mov	r3, r0
 8002476:	75fb      	strb	r3, [r7, #23]
	*data = util_decode_u8(bin_data);
 8002478:	f107 0310 	add.w	r3, r7, #16
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff fda1 	bl	8001fc4 <util_decode_u8>
 8002482:	4603      	mov	r3, r0
 8002484:	461a      	mov	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	701a      	strb	r2, [r3, #0]
	return tmp;
 800248a:	7dfb      	ldrb	r3, [r7, #23]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3718      	adds	r7, #24
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <servo_read_u16>:

SERVO_ERROR_t servo_read_u16(SERVO_INST_t * servo, uint16_t address, uint16_t * data, uint8_t * err) {
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af02      	add	r7, sp, #8
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	607a      	str	r2, [r7, #4]
 800249e:	603b      	str	r3, [r7, #0]
 80024a0:	460b      	mov	r3, r1
 80024a2:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	SERVO_ERROR_t tmp = servo_read(servo, address, 2, bin_data, err);
 80024a4:	f107 0210 	add.w	r2, r7, #16
 80024a8:	8979      	ldrh	r1, [r7, #10]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	4613      	mov	r3, r2
 80024b0:	2202      	movs	r2, #2
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f7ff fe72 	bl	800219c <servo_read>
 80024b8:	4603      	mov	r3, r0
 80024ba:	75fb      	strb	r3, [r7, #23]
	*data = util_decode_u16(bin_data);
 80024bc:	f107 0310 	add.w	r3, r7, #16
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff fd8b 	bl	8001fdc <util_decode_u16>
 80024c6:	4603      	mov	r3, r0
 80024c8:	461a      	mov	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	801a      	strh	r2, [r3, #0]
	return tmp;
 80024ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3718      	adds	r7, #24
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <servo_read_i8>:
	SERVO_ERROR_t tmp = servo_read(servo, address, 4, bin_data, err);
	*data = util_decode_u32(bin_data);
	return tmp;
}

SERVO_ERROR_t servo_read_i8(SERVO_INST_t * servo, uint16_t address, int8_t * data, uint8_t * err) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b088      	sub	sp, #32
 80024dc:	af02      	add	r7, sp, #8
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	607a      	str	r2, [r7, #4]
 80024e2:	603b      	str	r3, [r7, #0]
 80024e4:	460b      	mov	r3, r1
 80024e6:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	SERVO_ERROR_t tmp = servo_read(servo, address, 1, bin_data, err);
 80024e8:	f107 0210 	add.w	r2, r7, #16
 80024ec:	8979      	ldrh	r1, [r7, #10]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	4613      	mov	r3, r2
 80024f4:	2201      	movs	r2, #1
 80024f6:	68f8      	ldr	r0, [r7, #12]
 80024f8:	f7ff fe50 	bl	800219c <servo_read>
 80024fc:	4603      	mov	r3, r0
 80024fe:	75fb      	strb	r3, [r7, #23]
	*data = util_decode_i8(bin_data);
 8002500:	f107 0310 	add.w	r3, r7, #16
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff fd7e 	bl	8002006 <util_decode_i8>
 800250a:	4603      	mov	r3, r0
 800250c:	461a      	mov	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	701a      	strb	r2, [r3, #0]
	return tmp;
 8002512:	7dfb      	ldrb	r3, [r7, #23]
}
 8002514:	4618      	mov	r0, r3
 8002516:	3718      	adds	r7, #24
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <servo_read_i32>:
	SERVO_ERROR_t tmp = servo_read(servo, address, 2, bin_data, err);
	*data = util_decode_i16(bin_data);
	return tmp;
}

SERVO_ERROR_t servo_read_i32(SERVO_INST_t * servo, uint16_t address, int32_t * data, uint8_t * err) {
 800251c:	b580      	push	{r7, lr}
 800251e:	b088      	sub	sp, #32
 8002520:	af02      	add	r7, sp, #8
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	607a      	str	r2, [r7, #4]
 8002526:	603b      	str	r3, [r7, #0]
 8002528:	460b      	mov	r3, r1
 800252a:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	SERVO_ERROR_t tmp = servo_read(servo, address, 4, bin_data, err);
 800252c:	f107 0210 	add.w	r2, r7, #16
 8002530:	8979      	ldrh	r1, [r7, #10]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	9300      	str	r3, [sp, #0]
 8002536:	4613      	mov	r3, r2
 8002538:	2204      	movs	r2, #4
 800253a:	68f8      	ldr	r0, [r7, #12]
 800253c:	f7ff fe2e 	bl	800219c <servo_read>
 8002540:	4603      	mov	r3, r0
 8002542:	75fb      	strb	r3, [r7, #23]
	*data = util_decode_i32(bin_data);
 8002544:	f107 0310 	add.w	r3, r7, #16
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff fd69 	bl	8002020 <util_decode_i32>
 800254e:	4602      	mov	r2, r0
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	601a      	str	r2, [r3, #0]
	return tmp;
 8002554:	7dfb      	ldrb	r3, [r7, #23]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3718      	adds	r7, #24
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <servo_sync>:



//HIGH LEVEL FUNCTIONS

SERVO_ERROR_t servo_sync(SERVO_INST_t * servo) {
 800255e:	b580      	push	{r7, lr}
 8002560:	b084      	sub	sp, #16
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
	uint8_t err;
	SERVO_ERROR_t error = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	73fb      	strb	r3, [r7, #15]

	error |= servo_read_u8(servo, SERVO_HARDWARE_ERROR_STATUS, &servo->error, &err);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f503 5284 	add.w	r2, r3, #4224	; 0x1080
 8002570:	3218      	adds	r2, #24
 8002572:	f107 030e 	add.w	r3, r7, #14
 8002576:	2146      	movs	r1, #70	; 0x46
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f7ff ff69 	bl	8002450 <servo_read_u8>
 800257e:	4603      	mov	r3, r0
 8002580:	461a      	mov	r2, r3
 8002582:	7bfb      	ldrb	r3, [r7, #15]
 8002584:	4313      	orrs	r3, r2
 8002586:	73fb      	strb	r3, [r7, #15]

	error |= servo_read_u16(servo, SERVO_PRESENT_INPUT_VOLTAGE, &servo->psu_voltage, &err);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f503 5284 	add.w	r2, r3, #4224	; 0x1080
 800258e:	3210      	adds	r2, #16
 8002590:	f107 030e 	add.w	r3, r7, #14
 8002594:	2190      	movs	r1, #144	; 0x90
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7ff ff7c 	bl	8002494 <servo_read_u16>
 800259c:	4603      	mov	r3, r0
 800259e:	461a      	mov	r2, r3
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	73fb      	strb	r3, [r7, #15]

	error |= servo_read_i8(servo, SERVO_PRESENT_TEMPERATURE, &servo->temperature, &err);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f503 5284 	add.w	r2, r3, #4224	; 0x1080
 80025ac:	3212      	adds	r2, #18
 80025ae:	f107 030e 	add.w	r3, r7, #14
 80025b2:	2192      	movs	r1, #146	; 0x92
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7ff ff8f 	bl	80024d8 <servo_read_i8>
 80025ba:	4603      	mov	r3, r0
 80025bc:	461a      	mov	r2, r3
 80025be:	7bfb      	ldrb	r3, [r7, #15]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	73fb      	strb	r3, [r7, #15]

	error |= servo_read_i32(servo, SERVO_PRESENT_POSITION, &servo->position, &err);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f503 5284 	add.w	r2, r3, #4224	; 0x1080
 80025ca:	3214      	adds	r2, #20
 80025cc:	f107 030e 	add.w	r3, r7, #14
 80025d0:	2184      	movs	r1, #132	; 0x84
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ffa2 	bl	800251c <servo_read_i32>
 80025d8:	4603      	mov	r3, r0
 80025da:	461a      	mov	r2, r3
 80025dc:	7bfb      	ldrb	r3, [r7, #15]
 80025de:	4313      	orrs	r3, r2
 80025e0:	73fb      	strb	r3, [r7, #15]


	return error;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <servo_config>:

SERVO_ERROR_t servo_config(SERVO_INST_t * servo) {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
	uint8_t err;
	SERVO_ERROR_t error = 0;
 80025f4:	2300      	movs	r3, #0
 80025f6:	73fb      	strb	r3, [r7, #15]

	error |= servo_disable_torque(servo, &err);
 80025f8:	f107 030e 	add.w	r3, r7, #14
 80025fc:	2200      	movs	r2, #0
 80025fe:	2140      	movs	r1, #64	; 0x40
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f7ff fee9 	bl	80023d8 <servo_write_u8>
 8002606:	4603      	mov	r3, r0
 8002608:	461a      	mov	r2, r3
 800260a:	7bfb      	ldrb	r3, [r7, #15]
 800260c:	4313      	orrs	r3, r2
 800260e:	73fb      	strb	r3, [r7, #15]

	error |= servo_write_i32(servo, SERVO_MAX_POSITION_LIMIT, 4095, &err);
 8002610:	f107 030e 	add.w	r3, r7, #14
 8002614:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002618:	2130      	movs	r1, #48	; 0x30
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff fefb 	bl	8002416 <servo_write_i32>
 8002620:	4603      	mov	r3, r0
 8002622:	461a      	mov	r2, r3
 8002624:	7bfb      	ldrb	r3, [r7, #15]
 8002626:	4313      	orrs	r3, r2
 8002628:	73fb      	strb	r3, [r7, #15]

	error |= servo_write_i32(servo, SERVO_MIN_POSITION_LIMIT, 0, &err);
 800262a:	f107 030e 	add.w	r3, r7, #14
 800262e:	2200      	movs	r2, #0
 8002630:	2134      	movs	r1, #52	; 0x34
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff feef 	bl	8002416 <servo_write_i32>
 8002638:	4603      	mov	r3, r0
 800263a:	461a      	mov	r2, r3
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	4313      	orrs	r3, r2
 8002640:	73fb      	strb	r3, [r7, #15]

	error |= servo_write_u8(servo, SERVO_OPERATING_MODE, 3, &err);
 8002642:	f107 030e 	add.w	r3, r7, #14
 8002646:	2203      	movs	r2, #3
 8002648:	210b      	movs	r1, #11
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7ff fec4 	bl	80023d8 <servo_write_u8>
 8002650:	4603      	mov	r3, r0
 8002652:	461a      	mov	r2, r3
 8002654:	7bfb      	ldrb	r3, [r7, #15]
 8002656:	4313      	orrs	r3, r2
 8002658:	73fb      	strb	r3, [r7, #15]

	return error;
 800265a:	7bfb      	ldrb	r3, [r7, #15]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3710      	adds	r7, #16
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <servo_move>:

SERVO_ERROR_t servo_move(SERVO_INST_t * servo, int32_t target) {
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
	uint8_t err;
	SERVO_ERROR_t error = 0;
 800266e:	2300      	movs	r3, #0
 8002670:	73fb      	strb	r3, [r7, #15]

	error |= servo_enable_torque(servo, &err);
 8002672:	f107 030e 	add.w	r3, r7, #14
 8002676:	2201      	movs	r2, #1
 8002678:	2140      	movs	r1, #64	; 0x40
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7ff feac 	bl	80023d8 <servo_write_u8>
 8002680:	4603      	mov	r3, r0
 8002682:	461a      	mov	r2, r3
 8002684:	7bfb      	ldrb	r3, [r7, #15]
 8002686:	4313      	orrs	r3, r2
 8002688:	73fb      	strb	r3, [r7, #15]

	error |= servo_write_i32(servo, SERVO_GOAL_POSITION, target, &err);
 800268a:	f107 030e 	add.w	r3, r7, #14
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	2174      	movs	r1, #116	; 0x74
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7ff febf 	bl	8002416 <servo_write_i32>
 8002698:	4603      	mov	r3, r0
 800269a:	461a      	mov	r2, r3
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	4313      	orrs	r3, r2
 80026a0:	73fb      	strb	r3, [r7, #15]

	return error;
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3710      	adds	r7, #16
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <storage_init>:

/**********************
 *	DECLARATIONS
 **********************/

void storage_init() {
 80026ac:	b5b0      	push	{r4, r5, r7, lr}
 80026ae:	b09c      	sub	sp, #112	; 0x70
 80026b0:	af02      	add	r7, sp, #8
	static STORAGE_HEADER_t header;
	flash_init();
 80026b2:	f006 fbac 	bl	8008e0e <flash_init>
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 80026b6:	2210      	movs	r2, #16
 80026b8:	4936      	ldr	r1, [pc, #216]	; (8002794 <storage_init+0xe8>)
 80026ba:	2000      	movs	r0, #0
 80026bc:	f006 fbcc 	bl	8008e58 <flash_read>
	if(header.magic == MAGIC_NUMBER) {
 80026c0:	4b34      	ldr	r3, [pc, #208]	; (8002794 <storage_init+0xe8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a34      	ldr	r2, [pc, #208]	; (8002798 <storage_init+0xec>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d149      	bne.n	800275e <storage_init+0xb2>
		used_subsectors = header.used;
 80026ca:	4b32      	ldr	r3, [pc, #200]	; (8002794 <storage_init+0xe8>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	4a33      	ldr	r2, [pc, #204]	; (800279c <storage_init+0xf0>)
 80026d0:	6013      	str	r3, [r2, #0]
		if(used_subsectors > 1) {
 80026d2:	4b32      	ldr	r3, [pc, #200]	; (800279c <storage_init+0xf0>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d93d      	bls.n	8002756 <storage_init+0xaa>
			STORAGE_DATA_t data = {0};
 80026da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026de:	2220      	movs	r2, #32
 80026e0:	2100      	movs	r1, #0
 80026e2:	4618      	mov	r0, r3
 80026e4:	f008 fdf2 	bl	800b2cc <memset>
			STORAGE_DATA_t last_valid_data = {0};
 80026e8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80026ec:	2220      	movs	r2, #32
 80026ee:	2100      	movs	r1, #0
 80026f0:	4618      	mov	r0, r3
 80026f2:	f008 fdeb 	bl	800b2cc <memset>
			uint32_t count = (used_subsectors-2)*SAMPLES_PER_SS;
 80026f6:	4b29      	ldr	r3, [pc, #164]	; (800279c <storage_init+0xf0>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	3b02      	subs	r3, #2
 80026fc:	01db      	lsls	r3, r3, #7
 80026fe:	667b      	str	r3, [r7, #100]	; 0x64
			data = read_data(count);
 8002700:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002704:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002706:	4618      	mov	r0, r3
 8002708:	f000 f878 	bl	80027fc <read_data>
			while(data.sample_id == count){
 800270c:	e01a      	b.n	8002744 <storage_init+0x98>
				last_valid_data = data;
 800270e:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8002712:	f107 0524 	add.w	r5, r7, #36	; 0x24
 8002716:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002718:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800271a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800271e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				data = read_data(++count);
 8002722:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002724:	3301      	adds	r3, #1
 8002726:	667b      	str	r3, [r7, #100]	; 0x64
 8002728:	463b      	mov	r3, r7
 800272a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800272c:	4618      	mov	r0, r3
 800272e:	f000 f865 	bl	80027fc <read_data>
 8002732:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8002736:	463d      	mov	r5, r7
 8002738:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800273a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800273c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002740:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			while(data.sample_id == count){
 8002744:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002746:	461a      	mov	r2, r3
 8002748:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800274a:	4293      	cmp	r3, r2
 800274c:	d0df      	beq.n	800270e <storage_init+0x62>
			}

			data_counter = count;
 800274e:	4a14      	ldr	r2, [pc, #80]	; (80027a0 <storage_init+0xf4>)
 8002750:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002752:	6013      	str	r3, [r2, #0]
 8002754:	e009      	b.n	800276a <storage_init+0xbe>
		} else {
			data_counter = 0;
 8002756:	4b12      	ldr	r3, [pc, #72]	; (80027a0 <storage_init+0xf4>)
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	e005      	b.n	800276a <storage_init+0xbe>
		}
	} else {
		write_header_used(1);
 800275e:	2001      	movs	r0, #1
 8002760:	f000 f828 	bl	80027b4 <write_header_used>
		data_counter = 0;
 8002764:	4b0e      	ldr	r3, [pc, #56]	; (80027a0 <storage_init+0xf4>)
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
	}
	record_active = 0;
 800276a:	4b0e      	ldr	r3, [pc, #56]	; (80027a4 <storage_init+0xf8>)
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]
	restart_required = 0;
 8002770:	4b0d      	ldr	r3, [pc, #52]	; (80027a8 <storage_init+0xfc>)
 8002772:	2200      	movs	r2, #0
 8002774:	701a      	strb	r2, [r3, #0]
	storage_sem = xSemaphoreCreateBinaryStatic(&storage_sem_buffer);
 8002776:	2303      	movs	r3, #3
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	4b0c      	ldr	r3, [pc, #48]	; (80027ac <storage_init+0x100>)
 800277c:	2200      	movs	r2, #0
 800277e:	2100      	movs	r1, #0
 8002780:	2001      	movs	r0, #1
 8002782:	f006 fea7 	bl	80094d4 <xQueueGenericCreateStatic>
 8002786:	4603      	mov	r3, r0
 8002788:	4a09      	ldr	r2, [pc, #36]	; (80027b0 <storage_init+0x104>)
 800278a:	6013      	str	r3, [r2, #0]
}
 800278c:	bf00      	nop
 800278e:	3768      	adds	r7, #104	; 0x68
 8002790:	46bd      	mov	sp, r7
 8002792:	bdb0      	pop	{r4, r5, r7, pc}
 8002794:	200039bc 	.word	0x200039bc
 8002798:	cbe0c5e6 	.word	0xcbe0c5e6
 800279c:	20003960 	.word	0x20003960
 80027a0:	20003964 	.word	0x20003964
 80027a4:	20003968 	.word	0x20003968
 80027a8:	20003969 	.word	0x20003969
 80027ac:	20003974 	.word	0x20003974
 80027b0:	20003970 	.word	0x20003970

080027b4 <write_header_used>:

}



static void write_header_used(uint32_t used) {
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
	static STORAGE_HEADER_t header;
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 80027bc:	2210      	movs	r2, #16
 80027be:	490c      	ldr	r1, [pc, #48]	; (80027f0 <write_header_used+0x3c>)
 80027c0:	2000      	movs	r0, #0
 80027c2:	f006 fb49 	bl	8008e58 <flash_read>
	flash_erase_subsector(HEADER_ADDR);
 80027c6:	2000      	movs	r0, #0
 80027c8:	f006 fc3e 	bl	8009048 <flash_erase_subsector>
	header.magic = MAGIC_NUMBER;
 80027cc:	4b08      	ldr	r3, [pc, #32]	; (80027f0 <write_header_used+0x3c>)
 80027ce:	4a09      	ldr	r2, [pc, #36]	; (80027f4 <write_header_used+0x40>)
 80027d0:	601a      	str	r2, [r3, #0]
	header.used = used;
 80027d2:	4a07      	ldr	r2, [pc, #28]	; (80027f0 <write_header_used+0x3c>)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6053      	str	r3, [r2, #4]
	flash_write(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 80027d8:	2210      	movs	r2, #16
 80027da:	4905      	ldr	r1, [pc, #20]	; (80027f0 <write_header_used+0x3c>)
 80027dc:	2000      	movs	r0, #0
 80027de:	f006 fbbc 	bl	8008f5a <flash_write>
	used_subsectors = used;
 80027e2:	4a05      	ldr	r2, [pc, #20]	; (80027f8 <write_header_used+0x44>)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6013      	str	r3, [r2, #0]
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	200039cc 	.word	0x200039cc
 80027f4:	cbe0c5e6 	.word	0xcbe0c5e6
 80027f8:	20003960 	.word	0x20003960

080027fc <read_data>:



static STORAGE_DATA_t read_data(uint32_t id) {
 80027fc:	b5b0      	push	{r4, r5, r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
	static STORAGE_DATA_t data;
	flash_read(ADDRESS(id), (uint8_t *) &data, sizeof(STORAGE_DATA_t));
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	3380      	adds	r3, #128	; 0x80
 800280a:	015b      	lsls	r3, r3, #5
 800280c:	2220      	movs	r2, #32
 800280e:	4909      	ldr	r1, [pc, #36]	; (8002834 <read_data+0x38>)
 8002810:	4618      	mov	r0, r3
 8002812:	f006 fb21 	bl	8008e58 <flash_read>
	return data;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a06      	ldr	r2, [pc, #24]	; (8002834 <read_data+0x38>)
 800281a:	461c      	mov	r4, r3
 800281c:	4615      	mov	r5, r2
 800281e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002820:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002822:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002826:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bdb0      	pop	{r4, r5, r7, pc}
 8002832:	bf00      	nop
 8002834:	200039dc 	.word	0x200039dc

08002838 <storage_get_used>:
		flash_erase_subsector(addr);
	}
	flash_write(addr, (uint8_t *) &data, sizeof(STORAGE_DATA_t));
}

uint32_t storage_get_used() {
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
	return data_counter;
 800283c:	4b03      	ldr	r3, [pc, #12]	; (800284c <storage_get_used+0x14>)
 800283e:	681b      	ldr	r3, [r3, #0]
}
 8002840:	4618      	mov	r0, r3
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	20003964 	.word	0x20003964

08002850 <storage_get_sample>:

void storage_get_sample(uint32_t id, void * dest) {
 8002850:	b5b0      	push	{r4, r5, r7, lr}
 8002852:	b08a      	sub	sp, #40	; 0x28
 8002854:	af00      	add	r7, sp, #0
 8002856:	6278      	str	r0, [r7, #36]	; 0x24
 8002858:	6239      	str	r1, [r7, #32]
	*((STORAGE_DATA_t *)dest) = read_data(id);
 800285a:	6a3c      	ldr	r4, [r7, #32]
 800285c:	463b      	mov	r3, r7
 800285e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ffcb 	bl	80027fc <read_data>
 8002866:	4625      	mov	r5, r4
 8002868:	463c      	mov	r4, r7
 800286a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800286c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800286e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002872:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8002876:	bf00      	nop
 8002878:	3728      	adds	r7, #40	; 0x28
 800287a:	46bd      	mov	sp, r7
 800287c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002880 <storage_disable>:

void storage_enable() {
	record_active = 1;
}

void storage_disable() {
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
	record_should_stop = STORAGE_AFTER_SAVE;
 8002884:	4b04      	ldr	r3, [pc, #16]	; (8002898 <storage_disable+0x18>)
 8002886:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800288a:	601a      	str	r2, [r3, #0]
}
 800288c:	bf00      	nop
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	2000396c 	.word	0x2000396c

0800289c <storage_thread>:
		xSemaphoreGive(storage_sem);
	}
}


void storage_thread(void * arg) {
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]



	storage_init();
 80028a4:	f7ff ff02 	bl	80026ac <storage_init>




	for(;;) {
		last_time = time;
 80028a8:	4b1b      	ldr	r3, [pc, #108]	; (8002918 <storage_thread+0x7c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a1b      	ldr	r2, [pc, #108]	; (800291c <storage_thread+0x80>)
 80028ae:	6013      	str	r3, [r2, #0]
		time = HAL_GetTick();
 80028b0:	f001 f9ee 	bl	8003c90 <HAL_GetTick>
 80028b4:	4603      	mov	r3, r0
 80028b6:	4a18      	ldr	r2, [pc, #96]	; (8002918 <storage_thread+0x7c>)
 80028b8:	6013      	str	r3, [r2, #0]
		if(restart_required) {
 80028ba:	4b19      	ldr	r3, [pc, #100]	; (8002920 <storage_thread+0x84>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d008      	beq.n	80028d4 <storage_thread+0x38>
			write_header_used(1);
 80028c2:	2001      	movs	r0, #1
 80028c4:	f7ff ff76 	bl	80027b4 <write_header_used>
			data_counter = 0;
 80028c8:	4b16      	ldr	r3, [pc, #88]	; (8002924 <storage_thread+0x88>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
			restart_required = 0;
 80028ce:	4b14      	ldr	r3, [pc, #80]	; (8002920 <storage_thread+0x84>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	701a      	strb	r2, [r3, #0]
		}
		if(record_should_stop) {
 80028d4:	4b14      	ldr	r3, [pc, #80]	; (8002928 <storage_thread+0x8c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d014      	beq.n	8002906 <storage_thread+0x6a>
			record_should_stop -= time-last_time;;
 80028dc:	4b0f      	ldr	r3, [pc, #60]	; (800291c <storage_thread+0x80>)
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <storage_thread+0x7c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	4a10      	ldr	r2, [pc, #64]	; (8002928 <storage_thread+0x8c>)
 80028e8:	6812      	ldr	r2, [r2, #0]
 80028ea:	4413      	add	r3, r2
 80028ec:	461a      	mov	r2, r3
 80028ee:	4b0e      	ldr	r3, [pc, #56]	; (8002928 <storage_thread+0x8c>)
 80028f0:	601a      	str	r2, [r3, #0]
			if(record_should_stop<=0){
 80028f2:	4b0d      	ldr	r3, [pc, #52]	; (8002928 <storage_thread+0x8c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	dc05      	bgt.n	8002906 <storage_thread+0x6a>
				record_active=0;
 80028fa:	4b0c      	ldr	r3, [pc, #48]	; (800292c <storage_thread+0x90>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	701a      	strb	r2, [r3, #0]
				record_should_stop=0;
 8002900:	4b09      	ldr	r3, [pc, #36]	; (8002928 <storage_thread+0x8c>)
 8002902:	2200      	movs	r2, #0
 8002904:	601a      	str	r2, [r3, #0]
			}
		}
		if(xSemaphoreTake(storage_sem, 0xffff) == pdTRUE) {
 8002906:	4b0a      	ldr	r3, [pc, #40]	; (8002930 <storage_thread+0x94>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800290e:	4618      	mov	r0, r3
 8002910:	f007 f834 	bl	800997c <xQueueSemaphoreTake>
		last_time = time;
 8002914:	e7c8      	b.n	80028a8 <storage_thread+0xc>
 8002916:	bf00      	nop
 8002918:	200039fc 	.word	0x200039fc
 800291c:	20003a00 	.word	0x20003a00
 8002920:	20003969 	.word	0x20003969
 8002924:	20003964 	.word	0x20003964
 8002928:	2000396c 	.word	0x2000396c
 800292c:	20003968 	.word	0x20003968
 8002930:	20003970 	.word	0x20003970

08002934 <threads_init>:
 **********************/

/*
 * Create all the threads needed by the software
 */
void threads_init(void) {
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af04      	add	r7, sp, #16


	serial_global_init();
 800293a:	f7ff fa5b 	bl	8001df4 <serial_global_init>
	static DEBUG_INST_t debug;
	debug_init(&debug);
 800293e:	4824      	ldr	r0, [pc, #144]	; (80029d0 <threads_init+0x9c>)
 8002940:	f7fe fc0e 	bl	8001160 <debug_init>

	can_init();
 8002944:	f7fd ff28 	bl	8000798 <can_init>
	/*
	 * Storage thread
	 * lowest priority
	 */

	CREATE_THREAD(storage_handle, storage, storage_thread, STORAGE_SZ, STORAGE_PRIO);
 8002948:	4b22      	ldr	r3, [pc, #136]	; (80029d4 <threads_init+0xa0>)
 800294a:	9302      	str	r3, [sp, #8]
 800294c:	4b22      	ldr	r3, [pc, #136]	; (80029d8 <threads_init+0xa4>)
 800294e:	9301      	str	r3, [sp, #4]
 8002950:	2303      	movs	r3, #3
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	2300      	movs	r3, #0
 8002956:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800295a:	4920      	ldr	r1, [pc, #128]	; (80029dc <threads_init+0xa8>)
 800295c:	4820      	ldr	r0, [pc, #128]	; (80029e0 <threads_init+0xac>)
 800295e:	f007 fa1b 	bl	8009d98 <xTaskCreateStatic>
 8002962:	4603      	mov	r3, r0
 8002964:	4a1f      	ldr	r2, [pc, #124]	; (80029e4 <threads_init+0xb0>)
 8002966:	6013      	str	r3, [r2, #0]

	/*
	 *  Serial RX processing thread (Bottom half)
	 *  low priority
	 */
	CREATE_THREAD(serial_handle, serial, serial_thread, SERIAL_SZ, SERIAL_PRIO);
 8002968:	4b1f      	ldr	r3, [pc, #124]	; (80029e8 <threads_init+0xb4>)
 800296a:	9302      	str	r3, [sp, #8]
 800296c:	4b1f      	ldr	r3, [pc, #124]	; (80029ec <threads_init+0xb8>)
 800296e:	9301      	str	r3, [sp, #4]
 8002970:	2305      	movs	r3, #5
 8002972:	9300      	str	r3, [sp, #0]
 8002974:	2300      	movs	r3, #0
 8002976:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800297a:	491d      	ldr	r1, [pc, #116]	; (80029f0 <threads_init+0xbc>)
 800297c:	481d      	ldr	r0, [pc, #116]	; (80029f4 <threads_init+0xc0>)
 800297e:	f007 fa0b 	bl	8009d98 <xTaskCreateStatic>
 8002982:	4603      	mov	r3, r0
 8002984:	4a1c      	ldr	r2, [pc, #112]	; (80029f8 <threads_init+0xc4>)
 8002986:	6013      	str	r3, [r2, #0]

	/*
	 *  Main control thread
	 *  Highest priority
	 */
	CREATE_THREAD(control_handle, control, control_thread, CONTROL_SZ, CONTROL_PRIO);
 8002988:	4b1c      	ldr	r3, [pc, #112]	; (80029fc <threads_init+0xc8>)
 800298a:	9302      	str	r3, [sp, #8]
 800298c:	4b1c      	ldr	r3, [pc, #112]	; (8002a00 <threads_init+0xcc>)
 800298e:	9301      	str	r3, [sp, #4]
 8002990:	2306      	movs	r3, #6
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	2300      	movs	r3, #0
 8002996:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800299a:	491a      	ldr	r1, [pc, #104]	; (8002a04 <threads_init+0xd0>)
 800299c:	481a      	ldr	r0, [pc, #104]	; (8002a08 <threads_init+0xd4>)
 800299e:	f007 f9fb 	bl	8009d98 <xTaskCreateStatic>
 80029a2:	4603      	mov	r3, r0
 80029a4:	4a19      	ldr	r2, [pc, #100]	; (8002a0c <threads_init+0xd8>)
 80029a6:	6013      	str	r3, [r2, #0]

	/*
	 *  CAN send thread
	 *  Highest priority
	 */
	CREATE_THREAD(can_send_handle, can_send, can_send_thread, CAN_SZ, CAN_PRIO);
 80029a8:	4b19      	ldr	r3, [pc, #100]	; (8002a10 <threads_init+0xdc>)
 80029aa:	9302      	str	r3, [sp, #8]
 80029ac:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <threads_init+0xe0>)
 80029ae:	9301      	str	r3, [sp, #4]
 80029b0:	2303      	movs	r3, #3
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	2300      	movs	r3, #0
 80029b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029ba:	4917      	ldr	r1, [pc, #92]	; (8002a18 <threads_init+0xe4>)
 80029bc:	4817      	ldr	r0, [pc, #92]	; (8002a1c <threads_init+0xe8>)
 80029be:	f007 f9eb 	bl	8009d98 <xTaskCreateStatic>
 80029c2:	4603      	mov	r3, r0
 80029c4:	4a16      	ldr	r2, [pc, #88]	; (8002a20 <threads_init+0xec>)
 80029c6:	6013      	str	r3, [r2, #0]



}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20003a14 	.word	0x20003a14
 80029d4:	20005e4c 	.word	0x20005e4c
 80029d8:	20004e4c 	.word	0x20004e4c
 80029dc:	0800b4f4 	.word	0x0800b4f4
 80029e0:	0800289d 	.word	0x0800289d
 80029e4:	20003a0c 	.word	0x20003a0c
 80029e8:	20006ea0 	.word	0x20006ea0
 80029ec:	20005ea0 	.word	0x20005ea0
 80029f0:	0800b4fc 	.word	0x0800b4fc
 80029f4:	08001ec5 	.word	0x08001ec5
 80029f8:	20003a08 	.word	0x20003a08
 80029fc:	20007ef4 	.word	0x20007ef4
 8002a00:	20006ef4 	.word	0x20006ef4
 8002a04:	0800b504 	.word	0x0800b504
 8002a08:	0800093d 	.word	0x0800093d
 8002a0c:	20003a04 	.word	0x20003a04
 8002a10:	20008f48 	.word	0x20008f48
 8002a14:	20007f48 	.word	0x20007f48
 8002a18:	0800b50c 	.word	0x0800b50c
 8002a1c:	080007a9 	.word	0x080007a9
 8002a20:	20003a10 	.word	0x20003a10

08002a24 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8002a28:	4b17      	ldr	r3, [pc, #92]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a2a:	4a18      	ldr	r2, [pc, #96]	; (8002a8c <MX_CAN1_Init+0x68>)
 8002a2c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8002a2e:	4b16      	ldr	r3, [pc, #88]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a30:	2209      	movs	r2, #9
 8002a32:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002a34:	4b14      	ldr	r3, [pc, #80]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002a3a:	4b13      	ldr	r3, [pc, #76]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8002a40:	4b11      	ldr	r3, [pc, #68]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a42:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002a46:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002a48:	4b0f      	ldr	r3, [pc, #60]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a4a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002a4e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002a50:	4b0d      	ldr	r3, [pc, #52]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002a56:	4b0c      	ldr	r3, [pc, #48]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002a5c:	4b0a      	ldr	r3, [pc, #40]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002a62:	4b09      	ldr	r3, [pc, #36]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002a68:	4b07      	ldr	r3, [pc, #28]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002a6e:	4b06      	ldr	r3, [pc, #24]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002a74:	4804      	ldr	r0, [pc, #16]	; (8002a88 <MX_CAN1_Init+0x64>)
 8002a76:	f001 f917 	bl	8003ca8 <HAL_CAN_Init>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002a80:	f000 fa22 	bl	8002ec8 <Error_Handler>
  }

}
 8002a84:	bf00      	nop
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	20009774 	.word	0x20009774
 8002a8c:	40006400 	.word	0x40006400

08002a90 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08a      	sub	sp, #40	; 0x28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a98:	f107 0314 	add.w	r3, r7, #20
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	605a      	str	r2, [r3, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
 8002aa4:	60da      	str	r2, [r3, #12]
 8002aa6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a2d      	ldr	r2, [pc, #180]	; (8002b64 <HAL_CAN_MspInit+0xd4>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d153      	bne.n	8002b5a <HAL_CAN_MspInit+0xca>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	613b      	str	r3, [r7, #16]
 8002ab6:	4b2c      	ldr	r3, [pc, #176]	; (8002b68 <HAL_CAN_MspInit+0xd8>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	4a2b      	ldr	r2, [pc, #172]	; (8002b68 <HAL_CAN_MspInit+0xd8>)
 8002abc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac2:	4b29      	ldr	r3, [pc, #164]	; (8002b68 <HAL_CAN_MspInit+0xd8>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aca:	613b      	str	r3, [r7, #16]
 8002acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	4b25      	ldr	r3, [pc, #148]	; (8002b68 <HAL_CAN_MspInit+0xd8>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	4a24      	ldr	r2, [pc, #144]	; (8002b68 <HAL_CAN_MspInit+0xd8>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ade:	4b22      	ldr	r3, [pc, #136]	; (8002b68 <HAL_CAN_MspInit+0xd8>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	60bb      	str	r3, [r7, #8]
 8002aee:	4b1e      	ldr	r3, [pc, #120]	; (8002b68 <HAL_CAN_MspInit+0xd8>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	4a1d      	ldr	r2, [pc, #116]	; (8002b68 <HAL_CAN_MspInit+0xd8>)
 8002af4:	f043 0302 	orr.w	r3, r3, #2
 8002af8:	6313      	str	r3, [r2, #48]	; 0x30
 8002afa:	4b1b      	ldr	r3, [pc, #108]	; (8002b68 <HAL_CAN_MspInit+0xd8>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	68bb      	ldr	r3, [r7, #8]
    /**CAN1 GPIO Configuration
    PA12     ------> CAN1_TX
    PB8     ------> CAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002b06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b14:	2303      	movs	r3, #3
 8002b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002b18:	2309      	movs	r3, #9
 8002b1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1c:	f107 0314 	add.w	r3, r7, #20
 8002b20:	4619      	mov	r1, r3
 8002b22:	4812      	ldr	r0, [pc, #72]	; (8002b6c <HAL_CAN_MspInit+0xdc>)
 8002b24:	f002 fb54 	bl	80051d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b36:	2303      	movs	r3, #3
 8002b38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002b3a:	2309      	movs	r3, #9
 8002b3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b3e:	f107 0314 	add.w	r3, r7, #20
 8002b42:	4619      	mov	r1, r3
 8002b44:	480a      	ldr	r0, [pc, #40]	; (8002b70 <HAL_CAN_MspInit+0xe0>)
 8002b46:	f002 fb43 	bl	80051d0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	2105      	movs	r1, #5
 8002b4e:	2014      	movs	r0, #20
 8002b50:	f001 ff12 	bl	8004978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002b54:	2014      	movs	r0, #20
 8002b56:	f001 ff2b 	bl	80049b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002b5a:	bf00      	nop
 8002b5c:	3728      	adds	r7, #40	; 0x28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40006400 	.word	0x40006400
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	40020000 	.word	0x40020000
 8002b70:	40020400 	.word	0x40020400

08002b74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	607b      	str	r3, [r7, #4]
 8002b7e:	4b27      	ldr	r3, [pc, #156]	; (8002c1c <MX_DMA_Init+0xa8>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	4a26      	ldr	r2, [pc, #152]	; (8002c1c <MX_DMA_Init+0xa8>)
 8002b84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b88:	6313      	str	r3, [r2, #48]	; 0x30
 8002b8a:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <MX_DMA_Init+0xa8>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b92:	607b      	str	r3, [r7, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b96:	2300      	movs	r3, #0
 8002b98:	603b      	str	r3, [r7, #0]
 8002b9a:	4b20      	ldr	r3, [pc, #128]	; (8002c1c <MX_DMA_Init+0xa8>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	4a1f      	ldr	r2, [pc, #124]	; (8002c1c <MX_DMA_Init+0xa8>)
 8002ba0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba6:	4b1d      	ldr	r3, [pc, #116]	; (8002c1c <MX_DMA_Init+0xa8>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002baa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bae:	603b      	str	r3, [r7, #0]
 8002bb0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	2105      	movs	r1, #5
 8002bb6:	200c      	movs	r0, #12
 8002bb8:	f001 fede 	bl	8004978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002bbc:	200c      	movs	r0, #12
 8002bbe:	f001 fef7 	bl	80049b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	2105      	movs	r1, #5
 8002bc6:	200e      	movs	r0, #14
 8002bc8:	f001 fed6 	bl	8004978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002bcc:	200e      	movs	r0, #14
 8002bce:	f001 feef 	bl	80049b0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	2105      	movs	r1, #5
 8002bd6:	2039      	movs	r0, #57	; 0x39
 8002bd8:	f001 fece 	bl	8004978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002bdc:	2039      	movs	r0, #57	; 0x39
 8002bde:	f001 fee7 	bl	80049b0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002be2:	2200      	movs	r2, #0
 8002be4:	2105      	movs	r1, #5
 8002be6:	203a      	movs	r0, #58	; 0x3a
 8002be8:	f001 fec6 	bl	8004978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002bec:	203a      	movs	r0, #58	; 0x3a
 8002bee:	f001 fedf 	bl	80049b0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	2105      	movs	r1, #5
 8002bf6:	2045      	movs	r0, #69	; 0x45
 8002bf8:	f001 febe 	bl	8004978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002bfc:	2045      	movs	r0, #69	; 0x45
 8002bfe:	f001 fed7 	bl	80049b0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8002c02:	2200      	movs	r2, #0
 8002c04:	2105      	movs	r1, #5
 8002c06:	2046      	movs	r0, #70	; 0x46
 8002c08:	f001 feb6 	bl	8004978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002c0c:	2046      	movs	r0, #70	; 0x46
 8002c0e:	f001 fecf 	bl	80049b0 <HAL_NVIC_EnableIRQ>

}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40023800 	.word	0x40023800

08002c20 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	4a07      	ldr	r2, [pc, #28]	; (8002c4c <vApplicationGetIdleTaskMemory+0x2c>)
 8002c30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	4a06      	ldr	r2, [pc, #24]	; (8002c50 <vApplicationGetIdleTaskMemory+0x30>)
 8002c36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2280      	movs	r2, #128	; 0x80
 8002c3c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002c3e:	bf00      	nop
 8002c40:	3714      	adds	r7, #20
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	20008f9c 	.word	0x20008f9c
 8002c50:	20008ff0 	.word	0x20008ff0

08002c54 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002c54:	b5b0      	push	{r4, r5, r7, lr}
 8002c56:	b088      	sub	sp, #32
 8002c58:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128, defaultTaskBuffer, &defaultTaskControlBlock);
 8002c5a:	4b0a      	ldr	r3, [pc, #40]	; (8002c84 <MX_FREERTOS_Init+0x30>)
 8002c5c:	1d3c      	adds	r4, r7, #4
 8002c5e:	461d      	mov	r5, r3
 8002c60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c64:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002c68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002c6c:	1d3b      	adds	r3, r7, #4
 8002c6e:	2100      	movs	r1, #0
 8002c70:	4618      	mov	r0, r3
 8002c72:	f006 fada 	bl	800922a <osThreadCreate>
 8002c76:	4603      	mov	r3, r0
 8002c78:	4a03      	ldr	r2, [pc, #12]	; (8002c88 <MX_FREERTOS_Init+0x34>)
 8002c7a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002c7c:	bf00      	nop
 8002c7e:	3720      	adds	r7, #32
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bdb0      	pop	{r4, r5, r7, pc}
 8002c84:	0800b524 	.word	0x0800b524
 8002c88:	2000979c 	.word	0x2000979c

08002c8c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002c94:	2001      	movs	r0, #1
 8002c96:	f006 faed 	bl	8009274 <osDelay>
 8002c9a:	e7fb      	b.n	8002c94 <StartDefaultTask+0x8>

08002c9c <MX_GPIO_Init>:
     PA1   ------> S_TIM5_CH2
     PA2   ------> S_TIM5_CH3
     PA3   ------> S_TIM5_CH4
*/
void MX_GPIO_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca2:	f107 030c 	add.w	r3, r7, #12
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	605a      	str	r2, [r3, #4]
 8002cac:	609a      	str	r2, [r3, #8]
 8002cae:	60da      	str	r2, [r3, #12]
 8002cb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	4b2f      	ldr	r3, [pc, #188]	; (8002d74 <MX_GPIO_Init+0xd8>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	4a2e      	ldr	r2, [pc, #184]	; (8002d74 <MX_GPIO_Init+0xd8>)
 8002cbc:	f043 0301 	orr.w	r3, r3, #1
 8002cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cc2:	4b2c      	ldr	r3, [pc, #176]	; (8002d74 <MX_GPIO_Init+0xd8>)
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	60bb      	str	r3, [r7, #8]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	607b      	str	r3, [r7, #4]
 8002cd2:	4b28      	ldr	r3, [pc, #160]	; (8002d74 <MX_GPIO_Init+0xd8>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd6:	4a27      	ldr	r2, [pc, #156]	; (8002d74 <MX_GPIO_Init+0xd8>)
 8002cd8:	f043 0304 	orr.w	r3, r3, #4
 8002cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cde:	4b25      	ldr	r3, [pc, #148]	; (8002d74 <MX_GPIO_Init+0xd8>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce2:	f003 0304 	and.w	r3, r3, #4
 8002ce6:	607b      	str	r3, [r7, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	603b      	str	r3, [r7, #0]
 8002cee:	4b21      	ldr	r3, [pc, #132]	; (8002d74 <MX_GPIO_Init+0xd8>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	4a20      	ldr	r2, [pc, #128]	; (8002d74 <MX_GPIO_Init+0xd8>)
 8002cf4:	f043 0302 	orr.w	r3, r3, #2
 8002cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfa:	4b1e      	ldr	r3, [pc, #120]	; (8002d74 <MX_GPIO_Init+0xd8>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLOBAL_EN_GPIO_Port, GLOBAL_EN_Pin, GPIO_PIN_RESET);
 8002d06:	2200      	movs	r2, #0
 8002d08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d0c:	481a      	ldr	r0, [pc, #104]	; (8002d78 <MX_GPIO_Init+0xdc>)
 8002d0e:	f002 fbf3 	bl	80054f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002d12:	230f      	movs	r3, #15
 8002d14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d16:	2302      	movs	r3, #2
 8002d18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002d22:	2302      	movs	r3, #2
 8002d24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d26:	f107 030c 	add.w	r3, r7, #12
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4812      	ldr	r0, [pc, #72]	; (8002d78 <MX_GPIO_Init+0xdc>)
 8002d2e:	f002 fa4f 	bl	80051d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RUN_PG_Pin;
 8002d32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RUN_PG_GPIO_Port, &GPIO_InitStruct);
 8002d40:	f107 030c 	add.w	r3, r7, #12
 8002d44:	4619      	mov	r1, r3
 8002d46:	480d      	ldr	r0, [pc, #52]	; (8002d7c <MX_GPIO_Init+0xe0>)
 8002d48:	f002 fa42 	bl	80051d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GLOBAL_EN_Pin;
 8002d4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002d52:	2311      	movs	r3, #17
 8002d54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GLOBAL_EN_GPIO_Port, &GPIO_InitStruct);
 8002d5e:	f107 030c 	add.w	r3, r7, #12
 8002d62:	4619      	mov	r1, r3
 8002d64:	4804      	ldr	r0, [pc, #16]	; (8002d78 <MX_GPIO_Init+0xdc>)
 8002d66:	f002 fa33 	bl	80051d0 <HAL_GPIO_Init>

}
 8002d6a:	bf00      	nop
 8002d6c:	3720      	adds	r7, #32
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40023800 	.word	0x40023800
 8002d78:	40020000 	.word	0x40020000
 8002d7c:	40020400 	.word	0x40020400

08002d80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d84:	f000 ff4e 	bl	8003c24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d88:	f000 f820 	bl	8002dcc <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d8c:	f7ff ff86 	bl	8002c9c <MX_GPIO_Init>
  MX_DMA_Init();
 8002d90:	f7ff fef0 	bl	8002b74 <MX_DMA_Init>
  MX_TIM8_Init();
 8002d94:	f000 fb18 	bl	80033c8 <MX_TIM8_Init>
  MX_TIM2_Init();
 8002d98:	f000 fa7c 	bl	8003294 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8002d9c:	f000 fcc8 	bl	8003730 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 8002da0:	f000 fc9c 	bl	80036dc <MX_USART3_UART_Init>
  MX_QUADSPI_Init();
 8002da4:	f000 f898 	bl	8002ed8 <MX_QUADSPI_Init>
  MX_TIM3_Init();
 8002da8:	f000 fac0 	bl	800332c <MX_TIM3_Init>
  MX_CAN1_Init();
 8002dac:	f7ff fe3a 	bl	8002a24 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8002db0:	f000 fc6a 	bl	8003688 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */



  threads_init();
 8002db4:	f7ff fdbe 	bl	8002934 <threads_init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002db8:	f7ff ff4c 	bl	8002c54 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8002dbc:	f006 fa2e 	bl	800921c <osKernelStart>



  while (1)
  {
	osDelay(1000);
 8002dc0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002dc4:	f006 fa56 	bl	8009274 <osDelay>
 8002dc8:	e7fa      	b.n	8002dc0 <main+0x40>
	...

08002dcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b094      	sub	sp, #80	; 0x50
 8002dd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dd2:	f107 031c 	add.w	r3, r7, #28
 8002dd6:	2234      	movs	r2, #52	; 0x34
 8002dd8:	2100      	movs	r1, #0
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f008 fa76 	bl	800b2cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002de0:	f107 0308 	add.w	r3, r7, #8
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	605a      	str	r2, [r3, #4]
 8002dea:	609a      	str	r2, [r3, #8]
 8002dec:	60da      	str	r2, [r3, #12]
 8002dee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002df0:	2300      	movs	r3, #0
 8002df2:	607b      	str	r3, [r7, #4]
 8002df4:	4b29      	ldr	r3, [pc, #164]	; (8002e9c <SystemClock_Config+0xd0>)
 8002df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df8:	4a28      	ldr	r2, [pc, #160]	; (8002e9c <SystemClock_Config+0xd0>)
 8002dfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dfe:	6413      	str	r3, [r2, #64]	; 0x40
 8002e00:	4b26      	ldr	r3, [pc, #152]	; (8002e9c <SystemClock_Config+0xd0>)
 8002e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e08:	607b      	str	r3, [r7, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	603b      	str	r3, [r7, #0]
 8002e10:	4b23      	ldr	r3, [pc, #140]	; (8002ea0 <SystemClock_Config+0xd4>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002e18:	4a21      	ldr	r2, [pc, #132]	; (8002ea0 <SystemClock_Config+0xd4>)
 8002e1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e1e:	6013      	str	r3, [r2, #0]
 8002e20:	4b1f      	ldr	r3, [pc, #124]	; (8002ea0 <SystemClock_Config+0xd4>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e28:	603b      	str	r3, [r7, #0]
 8002e2a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e30:	2301      	movs	r3, #1
 8002e32:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e34:	2310      	movs	r3, #16
 8002e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e38:	2302      	movs	r3, #2
 8002e3a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002e40:	2308      	movs	r3, #8
 8002e42:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002e44:	2348      	movs	r3, #72	; 0x48
 8002e46:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e48:	2302      	movs	r3, #2
 8002e4a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002e50:	2302      	movs	r3, #2
 8002e52:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e54:	f107 031c 	add.w	r3, r7, #28
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f003 fd71 	bl	8006940 <HAL_RCC_OscConfig>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002e64:	f000 f830 	bl	8002ec8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e68:	230f      	movs	r3, #15
 8002e6a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e70:	2300      	movs	r3, #0
 8002e72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e78:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e7e:	f107 0308 	add.w	r3, r7, #8
 8002e82:	2102      	movs	r1, #2
 8002e84:	4618      	mov	r0, r3
 8002e86:	f003 fab3 	bl	80063f0 <HAL_RCC_ClockConfig>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002e90:	f000 f81a 	bl	8002ec8 <Error_Handler>
  }
}
 8002e94:	bf00      	nop
 8002e96:	3750      	adds	r7, #80	; 0x50
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	40007000 	.word	0x40007000

08002ea4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a04      	ldr	r2, [pc, #16]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d101      	bne.n	8002eba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002eb6:	f000 fed7 	bl	8003c68 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40010000 	.word	0x40010000

08002ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002ecc:	bf00      	nop
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
	...

08002ed8 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 8002edc:	4b12      	ldr	r3, [pc, #72]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002ede:	4a13      	ldr	r2, [pc, #76]	; (8002f2c <MX_QUADSPI_Init+0x54>)
 8002ee0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 100;
 8002ee2:	4b11      	ldr	r3, [pc, #68]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002ee4:	2264      	movs	r2, #100	; 0x64
 8002ee6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8002ee8:	4b0f      	ldr	r3, [pc, #60]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002eea:	2201      	movs	r2, #1
 8002eec:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8002eee:	4b0e      	ldr	r3, [pc, #56]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 26;
 8002ef4:	4b0c      	ldr	r3, [pc, #48]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002ef6:	221a      	movs	r2, #26
 8002ef8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002efa:	4b0b      	ldr	r3, [pc, #44]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002f00:	4b09      	ldr	r3, [pc, #36]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8002f06:	4b08      	ldr	r3, [pc, #32]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002f0c:	4b06      	ldr	r3, [pc, #24]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002f12:	4805      	ldr	r0, [pc, #20]	; (8002f28 <MX_QUADSPI_Init+0x50>)
 8002f14:	f002 fb0a 	bl	800552c <HAL_QSPI_Init>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8002f1e:	f7ff ffd3 	bl	8002ec8 <Error_Handler>
  }

}
 8002f22:	bf00      	nop
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	200099f4 	.word	0x200099f4
 8002f2c:	a0001000 	.word	0xa0001000

08002f30 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b08a      	sub	sp, #40	; 0x28
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f38:	f107 0314 	add.w	r3, r7, #20
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	605a      	str	r2, [r3, #4]
 8002f42:	609a      	str	r2, [r3, #8]
 8002f44:	60da      	str	r2, [r3, #12]
 8002f46:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a34      	ldr	r2, [pc, #208]	; (8003020 <HAL_QSPI_MspInit+0xf0>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d162      	bne.n	8003018 <HAL_QSPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002f52:	2300      	movs	r3, #0
 8002f54:	613b      	str	r3, [r7, #16]
 8002f56:	4b33      	ldr	r3, [pc, #204]	; (8003024 <HAL_QSPI_MspInit+0xf4>)
 8002f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5a:	4a32      	ldr	r2, [pc, #200]	; (8003024 <HAL_QSPI_MspInit+0xf4>)
 8002f5c:	f043 0302 	orr.w	r3, r3, #2
 8002f60:	6393      	str	r3, [r2, #56]	; 0x38
 8002f62:	4b30      	ldr	r3, [pc, #192]	; (8003024 <HAL_QSPI_MspInit+0xf4>)
 8002f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	613b      	str	r3, [r7, #16]
 8002f6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	4b2c      	ldr	r3, [pc, #176]	; (8003024 <HAL_QSPI_MspInit+0xf4>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	4a2b      	ldr	r2, [pc, #172]	; (8003024 <HAL_QSPI_MspInit+0xf4>)
 8002f78:	f043 0302 	orr.w	r3, r3, #2
 8002f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f7e:	4b29      	ldr	r3, [pc, #164]	; (8003024 <HAL_QSPI_MspInit+0xf4>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60bb      	str	r3, [r7, #8]
 8002f8e:	4b25      	ldr	r3, [pc, #148]	; (8003024 <HAL_QSPI_MspInit+0xf4>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	4a24      	ldr	r2, [pc, #144]	; (8003024 <HAL_QSPI_MspInit+0xf4>)
 8002f94:	f043 0304 	orr.w	r3, r3, #4
 8002f98:	6313      	str	r3, [r2, #48]	; 0x30
 8002f9a:	4b22      	ldr	r3, [pc, #136]	; (8003024 <HAL_QSPI_MspInit+0xf4>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	68bb      	ldr	r3, [r7, #8]
    PB2     ------> QUADSPI_CLK
    PC9     ------> QUADSPI_BK1_IO0
    PC10     ------> QUADSPI_BK1_IO1
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fa6:	2304      	movs	r3, #4
 8002fa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002faa:	2302      	movs	r3, #2
 8002fac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8002fb6:	2309      	movs	r3, #9
 8002fb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fba:	f107 0314 	add.w	r3, r7, #20
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4819      	ldr	r0, [pc, #100]	; (8003028 <HAL_QSPI_MspInit+0xf8>)
 8002fc2:	f002 f905 	bl	80051d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002fc6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fcc:	2302      	movs	r3, #2
 8002fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8002fd8:	2309      	movs	r3, #9
 8002fda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fdc:	f107 0314 	add.w	r3, r7, #20
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4812      	ldr	r0, [pc, #72]	; (800302c <HAL_QSPI_MspInit+0xfc>)
 8002fe4:	f002 f8f4 	bl	80051d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002fe8:	2340      	movs	r3, #64	; 0x40
 8002fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fec:	2302      	movs	r3, #2
 8002fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 8002ff8:	230a      	movs	r3, #10
 8002ffa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ffc:	f107 0314 	add.w	r3, r7, #20
 8003000:	4619      	mov	r1, r3
 8003002:	4809      	ldr	r0, [pc, #36]	; (8003028 <HAL_QSPI_MspInit+0xf8>)
 8003004:	f002 f8e4 	bl	80051d0 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 5, 0);
 8003008:	2200      	movs	r2, #0
 800300a:	2105      	movs	r1, #5
 800300c:	205c      	movs	r0, #92	; 0x5c
 800300e:	f001 fcb3 	bl	8004978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8003012:	205c      	movs	r0, #92	; 0x5c
 8003014:	f001 fccc 	bl	80049b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8003018:	bf00      	nop
 800301a:	3728      	adds	r7, #40	; 0x28
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	a0001000 	.word	0xa0001000
 8003024:	40023800 	.word	0x40023800
 8003028:	40020400 	.word	0x40020400
 800302c:	40020800 	.word	0x40020800

08003030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003036:	2300      	movs	r3, #0
 8003038:	607b      	str	r3, [r7, #4]
 800303a:	4b12      	ldr	r3, [pc, #72]	; (8003084 <HAL_MspInit+0x54>)
 800303c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303e:	4a11      	ldr	r2, [pc, #68]	; (8003084 <HAL_MspInit+0x54>)
 8003040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003044:	6453      	str	r3, [r2, #68]	; 0x44
 8003046:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <HAL_MspInit+0x54>)
 8003048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800304e:	607b      	str	r3, [r7, #4]
 8003050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	603b      	str	r3, [r7, #0]
 8003056:	4b0b      	ldr	r3, [pc, #44]	; (8003084 <HAL_MspInit+0x54>)
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	4a0a      	ldr	r2, [pc, #40]	; (8003084 <HAL_MspInit+0x54>)
 800305c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003060:	6413      	str	r3, [r2, #64]	; 0x40
 8003062:	4b08      	ldr	r3, [pc, #32]	; (8003084 <HAL_MspInit+0x54>)
 8003064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306a:	603b      	str	r3, [r7, #0]
 800306c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800306e:	2200      	movs	r2, #0
 8003070:	210f      	movs	r1, #15
 8003072:	f06f 0001 	mvn.w	r0, #1
 8003076:	f001 fc7f 	bl	8004978 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800307a:	bf00      	nop
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40023800 	.word	0x40023800

08003088 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b08c      	sub	sp, #48	; 0x30
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003090:	2300      	movs	r3, #0
 8003092:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003094:	2300      	movs	r3, #0
 8003096:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8003098:	2200      	movs	r2, #0
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	2019      	movs	r0, #25
 800309e:	f001 fc6b 	bl	8004978 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80030a2:	2019      	movs	r0, #25
 80030a4:	f001 fc84 	bl	80049b0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80030a8:	2300      	movs	r3, #0
 80030aa:	60fb      	str	r3, [r7, #12]
 80030ac:	4b1e      	ldr	r3, [pc, #120]	; (8003128 <HAL_InitTick+0xa0>)
 80030ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b0:	4a1d      	ldr	r2, [pc, #116]	; (8003128 <HAL_InitTick+0xa0>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	6453      	str	r3, [r2, #68]	; 0x44
 80030b8:	4b1b      	ldr	r3, [pc, #108]	; (8003128 <HAL_InitTick+0xa0>)
 80030ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	60fb      	str	r3, [r7, #12]
 80030c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030c4:	f107 0210 	add.w	r2, r7, #16
 80030c8:	f107 0314 	add.w	r3, r7, #20
 80030cc:	4611      	mov	r1, r2
 80030ce:	4618      	mov	r0, r3
 80030d0:	f003 faa8 	bl	8006624 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80030d4:	f003 fa92 	bl	80065fc <HAL_RCC_GetPCLK2Freq>
 80030d8:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80030da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030dc:	4a13      	ldr	r2, [pc, #76]	; (800312c <HAL_InitTick+0xa4>)
 80030de:	fba2 2303 	umull	r2, r3, r2, r3
 80030e2:	0c9b      	lsrs	r3, r3, #18
 80030e4:	3b01      	subs	r3, #1
 80030e6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80030e8:	4b11      	ldr	r3, [pc, #68]	; (8003130 <HAL_InitTick+0xa8>)
 80030ea:	4a12      	ldr	r2, [pc, #72]	; (8003134 <HAL_InitTick+0xac>)
 80030ec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80030ee:	4b10      	ldr	r3, [pc, #64]	; (8003130 <HAL_InitTick+0xa8>)
 80030f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80030f4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80030f6:	4a0e      	ldr	r2, [pc, #56]	; (8003130 <HAL_InitTick+0xa8>)
 80030f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030fa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80030fc:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <HAL_InitTick+0xa8>)
 80030fe:	2200      	movs	r2, #0
 8003100:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003102:	4b0b      	ldr	r3, [pc, #44]	; (8003130 <HAL_InitTick+0xa8>)
 8003104:	2200      	movs	r2, #0
 8003106:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003108:	4809      	ldr	r0, [pc, #36]	; (8003130 <HAL_InitTick+0xa8>)
 800310a:	f003 fe73 	bl	8006df4 <HAL_TIM_Base_Init>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d104      	bne.n	800311e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003114:	4806      	ldr	r0, [pc, #24]	; (8003130 <HAL_InitTick+0xa8>)
 8003116:	f003 fe98 	bl	8006e4a <HAL_TIM_Base_Start_IT>
 800311a:	4603      	mov	r3, r0
 800311c:	e000      	b.n	8003120 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
}
 8003120:	4618      	mov	r0, r3
 8003122:	3730      	adds	r7, #48	; 0x30
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40023800 	.word	0x40023800
 800312c:	431bde83 	.word	0x431bde83
 8003130:	20009a40 	.word	0x20009a40
 8003134:	40010000 	.word	0x40010000

08003138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800313c:	bf00      	nop
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003146:	b580      	push	{r7, lr}
 8003148:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

	  led_set_color(LED_WHITE);
 800314a:	222f      	movs	r2, #47	; 0x2f
 800314c:	212f      	movs	r1, #47	; 0x2f
 800314e:	202f      	movs	r0, #47	; 0x2f
 8003150:	f7fe fb46 	bl	80017e0 <led_set_color>
 8003154:	e7f9      	b.n	800314a <HardFault_Handler+0x4>

08003156 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003156:	b480      	push	{r7}
 8003158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800315a:	e7fe      	b.n	800315a <MemManage_Handler+0x4>

0800315c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003160:	e7fe      	b.n	8003160 <BusFault_Handler+0x4>

08003162 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003162:	b480      	push	{r7}
 8003164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003166:	e7fe      	b.n	8003166 <UsageFault_Handler+0x4>

08003168 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800316c:	bf00      	nop
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
	...

08003178 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800317c:	4802      	ldr	r0, [pc, #8]	; (8003188 <DMA1_Stream1_IRQHandler+0x10>)
 800317e:	f001 fdbd 	bl	8004cfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003182:	bf00      	nop
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20009ba0 	.word	0x20009ba0

0800318c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003190:	4802      	ldr	r0, [pc, #8]	; (800319c <DMA1_Stream3_IRQHandler+0x10>)
 8003192:	f001 fdb3 	bl	8004cfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003196:	bf00      	nop
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20009c40 	.word	0x20009c40

080031a0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80031a4:	4802      	ldr	r0, [pc, #8]	; (80031b0 <CAN1_RX0_IRQHandler+0x10>)
 80031a6:	f001 f8ff 	bl	80043a8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80031aa:	bf00      	nop
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	20009774 	.word	0x20009774

080031b4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031b8:	4802      	ldr	r0, [pc, #8]	; (80031c4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80031ba:	f003 fe9f 	bl	8006efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80031be:	bf00      	nop
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	20009a40 	.word	0x20009a40

080031c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031cc:	4802      	ldr	r0, [pc, #8]	; (80031d8 <USART1_IRQHandler+0x10>)
 80031ce:	f004 fef9 	bl	8007fc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80031d2:	bf00      	nop
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20009dc0 	.word	0x20009dc0

080031dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80031e0:	4802      	ldr	r0, [pc, #8]	; (80031ec <USART3_IRQHandler+0x10>)
 80031e2:	f004 feef 	bl	8007fc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	20009c00 	.word	0x20009c00

080031f0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80031f4:	4802      	ldr	r0, [pc, #8]	; (8003200 <DMA2_Stream1_IRQHandler+0x10>)
 80031f6:	f001 fd81 	bl	8004cfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20009b40 	.word	0x20009b40

08003204 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003208:	4802      	ldr	r0, [pc, #8]	; (8003214 <DMA2_Stream2_IRQHandler+0x10>)
 800320a:	f001 fd77 	bl	8004cfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20009d60 	.word	0x20009d60

08003218 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800321c:	4802      	ldr	r0, [pc, #8]	; (8003228 <DMA2_Stream6_IRQHandler+0x10>)
 800321e:	f001 fd6d 	bl	8004cfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20009d00 	.word	0x20009d00

0800322c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003230:	4802      	ldr	r0, [pc, #8]	; (800323c <DMA2_Stream7_IRQHandler+0x10>)
 8003232:	f001 fd63 	bl	8004cfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003236:	bf00      	nop
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	20009ca0 	.word	0x20009ca0

08003240 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003244:	4802      	ldr	r0, [pc, #8]	; (8003250 <USART6_IRQHandler+0x10>)
 8003246:	f004 febd 	bl	8007fc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800324a:	bf00      	nop
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	20009e00 	.word	0x20009e00

08003254 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8003258:	4802      	ldr	r0, [pc, #8]	; (8003264 <QUADSPI_IRQHandler+0x10>)
 800325a:	f002 f9e3 	bl	8005624 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	200099f4 	.word	0x200099f4

08003268 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800326c:	4b08      	ldr	r3, [pc, #32]	; (8003290 <SystemInit+0x28>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003272:	4a07      	ldr	r2, [pc, #28]	; (8003290 <SystemInit+0x28>)
 8003274:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003278:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800327c:	4b04      	ldr	r3, [pc, #16]	; (8003290 <SystemInit+0x28>)
 800327e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003282:	609a      	str	r2, [r3, #8]
#endif
}
 8003284:	bf00      	nop
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	e000ed00 	.word	0xe000ed00

08003294 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800329a:	f107 0308 	add.w	r3, r7, #8
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]
 80032a2:	605a      	str	r2, [r3, #4]
 80032a4:	609a      	str	r2, [r3, #8]
 80032a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032a8:	463b      	mov	r3, r7
 80032aa:	2200      	movs	r2, #0
 80032ac:	601a      	str	r2, [r3, #0]
 80032ae:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80032b0:	4b1d      	ldr	r3, [pc, #116]	; (8003328 <MX_TIM2_Init+0x94>)
 80032b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49;
 80032b8:	4b1b      	ldr	r3, [pc, #108]	; (8003328 <MX_TIM2_Init+0x94>)
 80032ba:	2231      	movs	r2, #49	; 0x31
 80032bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80032be:	4b1a      	ldr	r3, [pc, #104]	; (8003328 <MX_TIM2_Init+0x94>)
 80032c0:	2210      	movs	r2, #16
 80032c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80032c4:	4b18      	ldr	r3, [pc, #96]	; (8003328 <MX_TIM2_Init+0x94>)
 80032c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80032ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032cc:	4b16      	ldr	r3, [pc, #88]	; (8003328 <MX_TIM2_Init+0x94>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032d2:	4b15      	ldr	r3, [pc, #84]	; (8003328 <MX_TIM2_Init+0x94>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032d8:	4813      	ldr	r0, [pc, #76]	; (8003328 <MX_TIM2_Init+0x94>)
 80032da:	f003 fd8b 	bl	8006df4 <HAL_TIM_Base_Init>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80032e4:	f7ff fdf0 	bl	8002ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032ee:	f107 0308 	add.w	r3, r7, #8
 80032f2:	4619      	mov	r1, r3
 80032f4:	480c      	ldr	r0, [pc, #48]	; (8003328 <MX_TIM2_Init+0x94>)
 80032f6:	f003 ffcf 	bl	8007298 <HAL_TIM_ConfigClockSource>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003300:	f7ff fde2 	bl	8002ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003304:	2300      	movs	r3, #0
 8003306:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003308:	2300      	movs	r3, #0
 800330a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800330c:	463b      	mov	r3, r7
 800330e:	4619      	mov	r1, r3
 8003310:	4805      	ldr	r0, [pc, #20]	; (8003328 <MX_TIM2_Init+0x94>)
 8003312:	f004 fbc1 	bl	8007a98 <HAL_TIMEx_MasterConfigSynchronization>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800331c:	f7ff fdd4 	bl	8002ec8 <Error_Handler>
  }

}
 8003320:	bf00      	nop
 8003322:	3718      	adds	r7, #24
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	20009b00 	.word	0x20009b00

0800332c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003332:	f107 0308 	add.w	r3, r7, #8
 8003336:	2200      	movs	r2, #0
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	605a      	str	r2, [r3, #4]
 800333c:	609a      	str	r2, [r3, #8]
 800333e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003340:	463b      	mov	r3, r7
 8003342:	2200      	movs	r2, #0
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8003348:	4b1d      	ldr	r3, [pc, #116]	; (80033c0 <MX_TIM3_Init+0x94>)
 800334a:	4a1e      	ldr	r2, [pc, #120]	; (80033c4 <MX_TIM3_Init+0x98>)
 800334c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800334e:	4b1c      	ldr	r3, [pc, #112]	; (80033c0 <MX_TIM3_Init+0x94>)
 8003350:	2200      	movs	r2, #0
 8003352:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003354:	4b1a      	ldr	r3, [pc, #104]	; (80033c0 <MX_TIM3_Init+0x94>)
 8003356:	2200      	movs	r2, #0
 8003358:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1125;
 800335a:	4b19      	ldr	r3, [pc, #100]	; (80033c0 <MX_TIM3_Init+0x94>)
 800335c:	f240 4265 	movw	r2, #1125	; 0x465
 8003360:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003362:	4b17      	ldr	r3, [pc, #92]	; (80033c0 <MX_TIM3_Init+0x94>)
 8003364:	2200      	movs	r2, #0
 8003366:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003368:	4b15      	ldr	r3, [pc, #84]	; (80033c0 <MX_TIM3_Init+0x94>)
 800336a:	2200      	movs	r2, #0
 800336c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800336e:	4814      	ldr	r0, [pc, #80]	; (80033c0 <MX_TIM3_Init+0x94>)
 8003370:	f003 fd40 	bl	8006df4 <HAL_TIM_Base_Init>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800337a:	f7ff fda5 	bl	8002ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800337e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003382:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003384:	f107 0308 	add.w	r3, r7, #8
 8003388:	4619      	mov	r1, r3
 800338a:	480d      	ldr	r0, [pc, #52]	; (80033c0 <MX_TIM3_Init+0x94>)
 800338c:	f003 ff84 	bl	8007298 <HAL_TIM_ConfigClockSource>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003396:	f7ff fd97 	bl	8002ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800339a:	2320      	movs	r3, #32
 800339c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800339e:	2300      	movs	r3, #0
 80033a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033a2:	463b      	mov	r3, r7
 80033a4:	4619      	mov	r1, r3
 80033a6:	4806      	ldr	r0, [pc, #24]	; (80033c0 <MX_TIM3_Init+0x94>)
 80033a8:	f004 fb76 	bl	8007a98 <HAL_TIMEx_MasterConfigSynchronization>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80033b2:	f7ff fd89 	bl	8002ec8 <Error_Handler>
  }

}
 80033b6:	bf00      	nop
 80033b8:	3718      	adds	r7, #24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20009ac0 	.word	0x20009ac0
 80033c4:	40000400 	.word	0x40000400

080033c8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b096      	sub	sp, #88	; 0x58
 80033cc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033d2:	2200      	movs	r2, #0
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	605a      	str	r2, [r3, #4]
 80033d8:	609a      	str	r2, [r3, #8]
 80033da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033ea:	2200      	movs	r2, #0
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	605a      	str	r2, [r3, #4]
 80033f0:	609a      	str	r2, [r3, #8]
 80033f2:	60da      	str	r2, [r3, #12]
 80033f4:	611a      	str	r2, [r3, #16]
 80033f6:	615a      	str	r2, [r3, #20]
 80033f8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80033fa:	1d3b      	adds	r3, r7, #4
 80033fc:	2220      	movs	r2, #32
 80033fe:	2100      	movs	r1, #0
 8003400:	4618      	mov	r0, r3
 8003402:	f007 ff63 	bl	800b2cc <memset>

  htim8.Instance = TIM8;
 8003406:	4b4b      	ldr	r3, [pc, #300]	; (8003534 <MX_TIM8_Init+0x16c>)
 8003408:	4a4b      	ldr	r2, [pc, #300]	; (8003538 <MX_TIM8_Init+0x170>)
 800340a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800340c:	4b49      	ldr	r3, [pc, #292]	; (8003534 <MX_TIM8_Init+0x16c>)
 800340e:	2200      	movs	r2, #0
 8003410:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003412:	4b48      	ldr	r3, [pc, #288]	; (8003534 <MX_TIM8_Init+0x16c>)
 8003414:	2200      	movs	r2, #0
 8003416:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 255;
 8003418:	4b46      	ldr	r3, [pc, #280]	; (8003534 <MX_TIM8_Init+0x16c>)
 800341a:	22ff      	movs	r2, #255	; 0xff
 800341c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800341e:	4b45      	ldr	r3, [pc, #276]	; (8003534 <MX_TIM8_Init+0x16c>)
 8003420:	2200      	movs	r2, #0
 8003422:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003424:	4b43      	ldr	r3, [pc, #268]	; (8003534 <MX_TIM8_Init+0x16c>)
 8003426:	2200      	movs	r2, #0
 8003428:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800342a:	4b42      	ldr	r3, [pc, #264]	; (8003534 <MX_TIM8_Init+0x16c>)
 800342c:	2200      	movs	r2, #0
 800342e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003430:	4840      	ldr	r0, [pc, #256]	; (8003534 <MX_TIM8_Init+0x16c>)
 8003432:	f003 fcdf 	bl	8006df4 <HAL_TIM_Base_Init>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d001      	beq.n	8003440 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800343c:	f7ff fd44 	bl	8002ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003440:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003444:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003446:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800344a:	4619      	mov	r1, r3
 800344c:	4839      	ldr	r0, [pc, #228]	; (8003534 <MX_TIM8_Init+0x16c>)
 800344e:	f003 ff23 	bl	8007298 <HAL_TIM_ConfigClockSource>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8003458:	f7ff fd36 	bl	8002ec8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800345c:	4835      	ldr	r0, [pc, #212]	; (8003534 <MX_TIM8_Init+0x16c>)
 800345e:	f003 fd18 	bl	8006e92 <HAL_TIM_PWM_Init>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003468:	f7ff fd2e 	bl	8002ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800346c:	2300      	movs	r3, #0
 800346e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003470:	2300      	movs	r3, #0
 8003472:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003474:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003478:	4619      	mov	r1, r3
 800347a:	482e      	ldr	r0, [pc, #184]	; (8003534 <MX_TIM8_Init+0x16c>)
 800347c:	f004 fb0c 	bl	8007a98 <HAL_TIMEx_MasterConfigSynchronization>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8003486:	f7ff fd1f 	bl	8002ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800348a:	2360      	movs	r3, #96	; 0x60
 800348c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 128;
 800348e:	2380      	movs	r3, #128	; 0x80
 8003490:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003492:	2300      	movs	r3, #0
 8003494:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8003496:	2308      	movs	r3, #8
 8003498:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800349a:	2300      	movs	r3, #0
 800349c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800349e:	2300      	movs	r3, #0
 80034a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80034a2:	2300      	movs	r3, #0
 80034a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034aa:	2200      	movs	r2, #0
 80034ac:	4619      	mov	r1, r3
 80034ae:	4821      	ldr	r0, [pc, #132]	; (8003534 <MX_TIM8_Init+0x16c>)
 80034b0:	f003 fe2c 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 80034ba:	f7ff fd05 	bl	8002ec8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034c2:	2204      	movs	r2, #4
 80034c4:	4619      	mov	r1, r3
 80034c6:	481b      	ldr	r0, [pc, #108]	; (8003534 <MX_TIM8_Init+0x16c>)
 80034c8:	f003 fe20 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 80034d2:	f7ff fcf9 	bl	8002ec8 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80034d6:	2300      	movs	r3, #0
 80034d8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80034da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034de:	2208      	movs	r2, #8
 80034e0:	4619      	mov	r1, r3
 80034e2:	4814      	ldr	r0, [pc, #80]	; (8003534 <MX_TIM8_Init+0x16c>)
 80034e4:	f003 fe12 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 80034ee:	f7ff fceb 	bl	8002ec8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80034f2:	2300      	movs	r3, #0
 80034f4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80034f6:	2300      	movs	r3, #0
 80034f8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80034fe:	2300      	movs	r3, #0
 8003500:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003502:	2300      	movs	r3, #0
 8003504:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003506:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800350a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800350c:	2300      	movs	r3, #0
 800350e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003510:	1d3b      	adds	r3, r7, #4
 8003512:	4619      	mov	r1, r3
 8003514:	4807      	ldr	r0, [pc, #28]	; (8003534 <MX_TIM8_Init+0x16c>)
 8003516:	f004 fb3b 	bl	8007b90 <HAL_TIMEx_ConfigBreakDeadTime>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <MX_TIM8_Init+0x15c>
  {
    Error_Handler();
 8003520:	f7ff fcd2 	bl	8002ec8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8003524:	4803      	ldr	r0, [pc, #12]	; (8003534 <MX_TIM8_Init+0x16c>)
 8003526:	f000 f855 	bl	80035d4 <HAL_TIM_MspPostInit>

}
 800352a:	bf00      	nop
 800352c:	3758      	adds	r7, #88	; 0x58
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	20009a80 	.word	0x20009a80
 8003538:	40010400 	.word	0x40010400

0800353c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800353c:	b480      	push	{r7}
 800353e:	b087      	sub	sp, #28
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800354c:	d10e      	bne.n	800356c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	617b      	str	r3, [r7, #20]
 8003552:	4b1d      	ldr	r3, [pc, #116]	; (80035c8 <HAL_TIM_Base_MspInit+0x8c>)
 8003554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003556:	4a1c      	ldr	r2, [pc, #112]	; (80035c8 <HAL_TIM_Base_MspInit+0x8c>)
 8003558:	f043 0301 	orr.w	r3, r3, #1
 800355c:	6413      	str	r3, [r2, #64]	; 0x40
 800355e:	4b1a      	ldr	r3, [pc, #104]	; (80035c8 <HAL_TIM_Base_MspInit+0x8c>)
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	617b      	str	r3, [r7, #20]
 8003568:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800356a:	e026      	b.n	80035ba <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM3)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a16      	ldr	r2, [pc, #88]	; (80035cc <HAL_TIM_Base_MspInit+0x90>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d10e      	bne.n	8003594 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003576:	2300      	movs	r3, #0
 8003578:	613b      	str	r3, [r7, #16]
 800357a:	4b13      	ldr	r3, [pc, #76]	; (80035c8 <HAL_TIM_Base_MspInit+0x8c>)
 800357c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357e:	4a12      	ldr	r2, [pc, #72]	; (80035c8 <HAL_TIM_Base_MspInit+0x8c>)
 8003580:	f043 0302 	orr.w	r3, r3, #2
 8003584:	6413      	str	r3, [r2, #64]	; 0x40
 8003586:	4b10      	ldr	r3, [pc, #64]	; (80035c8 <HAL_TIM_Base_MspInit+0x8c>)
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	613b      	str	r3, [r7, #16]
 8003590:	693b      	ldr	r3, [r7, #16]
}
 8003592:	e012      	b.n	80035ba <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM8)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a0d      	ldr	r2, [pc, #52]	; (80035d0 <HAL_TIM_Base_MspInit+0x94>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d10d      	bne.n	80035ba <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800359e:	2300      	movs	r3, #0
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	4b09      	ldr	r3, [pc, #36]	; (80035c8 <HAL_TIM_Base_MspInit+0x8c>)
 80035a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a6:	4a08      	ldr	r2, [pc, #32]	; (80035c8 <HAL_TIM_Base_MspInit+0x8c>)
 80035a8:	f043 0302 	orr.w	r3, r3, #2
 80035ac:	6453      	str	r3, [r2, #68]	; 0x44
 80035ae:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <HAL_TIM_Base_MspInit+0x8c>)
 80035b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	68fb      	ldr	r3, [r7, #12]
}
 80035ba:	bf00      	nop
 80035bc:	371c      	adds	r7, #28
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	40023800 	.word	0x40023800
 80035cc:	40000400 	.word	0x40000400
 80035d0:	40010400 	.word	0x40010400

080035d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08a      	sub	sp, #40	; 0x28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035dc:	f107 0314 	add.w	r3, r7, #20
 80035e0:	2200      	movs	r2, #0
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	605a      	str	r2, [r3, #4]
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	60da      	str	r2, [r3, #12]
 80035ea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a21      	ldr	r2, [pc, #132]	; (8003678 <HAL_TIM_MspPostInit+0xa4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d13c      	bne.n	8003670 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035f6:	2300      	movs	r3, #0
 80035f8:	613b      	str	r3, [r7, #16]
 80035fa:	4b20      	ldr	r3, [pc, #128]	; (800367c <HAL_TIM_MspPostInit+0xa8>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fe:	4a1f      	ldr	r2, [pc, #124]	; (800367c <HAL_TIM_MspPostInit+0xa8>)
 8003600:	f043 0301 	orr.w	r3, r3, #1
 8003604:	6313      	str	r3, [r2, #48]	; 0x30
 8003606:	4b1d      	ldr	r3, [pc, #116]	; (800367c <HAL_TIM_MspPostInit+0xa8>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	613b      	str	r3, [r7, #16]
 8003610:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	4b19      	ldr	r3, [pc, #100]	; (800367c <HAL_TIM_MspPostInit+0xa8>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	4a18      	ldr	r2, [pc, #96]	; (800367c <HAL_TIM_MspPostInit+0xa8>)
 800361c:	f043 0302 	orr.w	r3, r3, #2
 8003620:	6313      	str	r3, [r2, #48]	; 0x30
 8003622:	4b16      	ldr	r3, [pc, #88]	; (800367c <HAL_TIM_MspPostInit+0xa8>)
 8003624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PA7     ------> TIM8_CH1N
    PB14     ------> TIM8_CH2N
    PB15     ------> TIM8_CH3N
    */
    GPIO_InitStruct.Pin = LED_RED_Pin;
 800362e:	2380      	movs	r3, #128	; 0x80
 8003630:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003632:	2302      	movs	r3, #2
 8003634:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003636:	2300      	movs	r3, #0
 8003638:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800363a:	2300      	movs	r3, #0
 800363c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800363e:	2303      	movs	r3, #3
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8003642:	f107 0314 	add.w	r3, r7, #20
 8003646:	4619      	mov	r1, r3
 8003648:	480d      	ldr	r0, [pc, #52]	; (8003680 <HAL_TIM_MspPostInit+0xac>)
 800364a:	f001 fdc1 	bl	80051d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin;
 800364e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003652:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003654:	2302      	movs	r3, #2
 8003656:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	2300      	movs	r3, #0
 800365a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365c:	2300      	movs	r3, #0
 800365e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003660:	2303      	movs	r3, #3
 8003662:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003664:	f107 0314 	add.w	r3, r7, #20
 8003668:	4619      	mov	r1, r3
 800366a:	4806      	ldr	r0, [pc, #24]	; (8003684 <HAL_TIM_MspPostInit+0xb0>)
 800366c:	f001 fdb0 	bl	80051d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003670:	bf00      	nop
 8003672:	3728      	adds	r7, #40	; 0x28
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	40010400 	.word	0x40010400
 800367c:	40023800 	.word	0x40023800
 8003680:	40020000 	.word	0x40020000
 8003684:	40020400 	.word	0x40020400

08003688 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800368c:	4b11      	ldr	r3, [pc, #68]	; (80036d4 <MX_USART1_UART_Init+0x4c>)
 800368e:	4a12      	ldr	r2, [pc, #72]	; (80036d8 <MX_USART1_UART_Init+0x50>)
 8003690:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003692:	4b10      	ldr	r3, [pc, #64]	; (80036d4 <MX_USART1_UART_Init+0x4c>)
 8003694:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003698:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800369a:	4b0e      	ldr	r3, [pc, #56]	; (80036d4 <MX_USART1_UART_Init+0x4c>)
 800369c:	2200      	movs	r2, #0
 800369e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80036a0:	4b0c      	ldr	r3, [pc, #48]	; (80036d4 <MX_USART1_UART_Init+0x4c>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80036a6:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <MX_USART1_UART_Init+0x4c>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80036ac:	4b09      	ldr	r3, [pc, #36]	; (80036d4 <MX_USART1_UART_Init+0x4c>)
 80036ae:	220c      	movs	r2, #12
 80036b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036b2:	4b08      	ldr	r3, [pc, #32]	; (80036d4 <MX_USART1_UART_Init+0x4c>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80036b8:	4b06      	ldr	r3, [pc, #24]	; (80036d4 <MX_USART1_UART_Init+0x4c>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80036be:	4805      	ldr	r0, [pc, #20]	; (80036d4 <MX_USART1_UART_Init+0x4c>)
 80036c0:	f004 fb3e 	bl	8007d40 <HAL_HalfDuplex_Init>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80036ca:	f7ff fbfd 	bl	8002ec8 <Error_Handler>
  }

}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20009dc0 	.word	0x20009dc0
 80036d8:	40011000 	.word	0x40011000

080036dc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80036e0:	4b11      	ldr	r3, [pc, #68]	; (8003728 <MX_USART3_UART_Init+0x4c>)
 80036e2:	4a12      	ldr	r2, [pc, #72]	; (800372c <MX_USART3_UART_Init+0x50>)
 80036e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80036e6:	4b10      	ldr	r3, [pc, #64]	; (8003728 <MX_USART3_UART_Init+0x4c>)
 80036e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80036ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036ee:	4b0e      	ldr	r3, [pc, #56]	; (8003728 <MX_USART3_UART_Init+0x4c>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80036f4:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <MX_USART3_UART_Init+0x4c>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036fa:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <MX_USART3_UART_Init+0x4c>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003700:	4b09      	ldr	r3, [pc, #36]	; (8003728 <MX_USART3_UART_Init+0x4c>)
 8003702:	220c      	movs	r2, #12
 8003704:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003706:	4b08      	ldr	r3, [pc, #32]	; (8003728 <MX_USART3_UART_Init+0x4c>)
 8003708:	2200      	movs	r2, #0
 800370a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800370c:	4b06      	ldr	r3, [pc, #24]	; (8003728 <MX_USART3_UART_Init+0x4c>)
 800370e:	2200      	movs	r2, #0
 8003710:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003712:	4805      	ldr	r0, [pc, #20]	; (8003728 <MX_USART3_UART_Init+0x4c>)
 8003714:	f004 fac7 	bl	8007ca6 <HAL_UART_Init>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800371e:	f7ff fbd3 	bl	8002ec8 <Error_Handler>
  }

}
 8003722:	bf00      	nop
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20009c00 	.word	0x20009c00
 800372c:	40004800 	.word	0x40004800

08003730 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8003734:	4b11      	ldr	r3, [pc, #68]	; (800377c <MX_USART6_UART_Init+0x4c>)
 8003736:	4a12      	ldr	r2, [pc, #72]	; (8003780 <MX_USART6_UART_Init+0x50>)
 8003738:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800373a:	4b10      	ldr	r3, [pc, #64]	; (800377c <MX_USART6_UART_Init+0x4c>)
 800373c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003740:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003742:	4b0e      	ldr	r3, [pc, #56]	; (800377c <MX_USART6_UART_Init+0x4c>)
 8003744:	2200      	movs	r2, #0
 8003746:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003748:	4b0c      	ldr	r3, [pc, #48]	; (800377c <MX_USART6_UART_Init+0x4c>)
 800374a:	2200      	movs	r2, #0
 800374c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800374e:	4b0b      	ldr	r3, [pc, #44]	; (800377c <MX_USART6_UART_Init+0x4c>)
 8003750:	2200      	movs	r2, #0
 8003752:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003754:	4b09      	ldr	r3, [pc, #36]	; (800377c <MX_USART6_UART_Init+0x4c>)
 8003756:	220c      	movs	r2, #12
 8003758:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800375a:	4b08      	ldr	r3, [pc, #32]	; (800377c <MX_USART6_UART_Init+0x4c>)
 800375c:	2200      	movs	r2, #0
 800375e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003760:	4b06      	ldr	r3, [pc, #24]	; (800377c <MX_USART6_UART_Init+0x4c>)
 8003762:	2200      	movs	r2, #0
 8003764:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003766:	4805      	ldr	r0, [pc, #20]	; (800377c <MX_USART6_UART_Init+0x4c>)
 8003768:	f004 fa9d 	bl	8007ca6 <HAL_UART_Init>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003772:	f7ff fba9 	bl	8002ec8 <Error_Handler>
  }

}
 8003776:	bf00      	nop
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	20009e00 	.word	0x20009e00
 8003780:	40011400 	.word	0x40011400

08003784 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08e      	sub	sp, #56	; 0x38
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800378c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	605a      	str	r2, [r3, #4]
 8003796:	609a      	str	r2, [r3, #8]
 8003798:	60da      	str	r2, [r3, #12]
 800379a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a4b      	ldr	r2, [pc, #300]	; (80038d0 <HAL_UART_MspInit+0x14c>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	f040 80a2 	bne.w	80038ec <HAL_UART_MspInit+0x168>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80037a8:	2300      	movs	r3, #0
 80037aa:	623b      	str	r3, [r7, #32]
 80037ac:	4b49      	ldr	r3, [pc, #292]	; (80038d4 <HAL_UART_MspInit+0x150>)
 80037ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b0:	4a48      	ldr	r2, [pc, #288]	; (80038d4 <HAL_UART_MspInit+0x150>)
 80037b2:	f043 0310 	orr.w	r3, r3, #16
 80037b6:	6453      	str	r3, [r2, #68]	; 0x44
 80037b8:	4b46      	ldr	r3, [pc, #280]	; (80038d4 <HAL_UART_MspInit+0x150>)
 80037ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037bc:	f003 0310 	and.w	r3, r3, #16
 80037c0:	623b      	str	r3, [r7, #32]
 80037c2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037c4:	2300      	movs	r3, #0
 80037c6:	61fb      	str	r3, [r7, #28]
 80037c8:	4b42      	ldr	r3, [pc, #264]	; (80038d4 <HAL_UART_MspInit+0x150>)
 80037ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037cc:	4a41      	ldr	r2, [pc, #260]	; (80038d4 <HAL_UART_MspInit+0x150>)
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	6313      	str	r3, [r2, #48]	; 0x30
 80037d4:	4b3f      	ldr	r3, [pc, #252]	; (80038d4 <HAL_UART_MspInit+0x150>)
 80037d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	61fb      	str	r3, [r7, #28]
 80037de:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = SERVO_TX_Pin;
 80037e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037e6:	2312      	movs	r3, #18
 80037e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037ea:	2301      	movs	r3, #1
 80037ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ee:	2303      	movs	r3, #3
 80037f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80037f2:	2307      	movs	r3, #7
 80037f4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_TX_GPIO_Port, &GPIO_InitStruct);
 80037f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037fa:	4619      	mov	r1, r3
 80037fc:	4836      	ldr	r0, [pc, #216]	; (80038d8 <HAL_UART_MspInit+0x154>)
 80037fe:	f001 fce7 	bl	80051d0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003802:	4b36      	ldr	r3, [pc, #216]	; (80038dc <HAL_UART_MspInit+0x158>)
 8003804:	4a36      	ldr	r2, [pc, #216]	; (80038e0 <HAL_UART_MspInit+0x15c>)
 8003806:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003808:	4b34      	ldr	r3, [pc, #208]	; (80038dc <HAL_UART_MspInit+0x158>)
 800380a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800380e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003810:	4b32      	ldr	r3, [pc, #200]	; (80038dc <HAL_UART_MspInit+0x158>)
 8003812:	2200      	movs	r2, #0
 8003814:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003816:	4b31      	ldr	r3, [pc, #196]	; (80038dc <HAL_UART_MspInit+0x158>)
 8003818:	2200      	movs	r2, #0
 800381a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800381c:	4b2f      	ldr	r3, [pc, #188]	; (80038dc <HAL_UART_MspInit+0x158>)
 800381e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003822:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003824:	4b2d      	ldr	r3, [pc, #180]	; (80038dc <HAL_UART_MspInit+0x158>)
 8003826:	2200      	movs	r2, #0
 8003828:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800382a:	4b2c      	ldr	r3, [pc, #176]	; (80038dc <HAL_UART_MspInit+0x158>)
 800382c:	2200      	movs	r2, #0
 800382e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003830:	4b2a      	ldr	r3, [pc, #168]	; (80038dc <HAL_UART_MspInit+0x158>)
 8003832:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003836:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003838:	4b28      	ldr	r3, [pc, #160]	; (80038dc <HAL_UART_MspInit+0x158>)
 800383a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800383e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003840:	4b26      	ldr	r3, [pc, #152]	; (80038dc <HAL_UART_MspInit+0x158>)
 8003842:	2200      	movs	r2, #0
 8003844:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003846:	4825      	ldr	r0, [pc, #148]	; (80038dc <HAL_UART_MspInit+0x158>)
 8003848:	f001 f8c0 	bl	80049cc <HAL_DMA_Init>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 8003852:	f7ff fb39 	bl	8002ec8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a20      	ldr	r2, [pc, #128]	; (80038dc <HAL_UART_MspInit+0x158>)
 800385a:	635a      	str	r2, [r3, #52]	; 0x34
 800385c:	4a1f      	ldr	r2, [pc, #124]	; (80038dc <HAL_UART_MspInit+0x158>)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003862:	4b20      	ldr	r3, [pc, #128]	; (80038e4 <HAL_UART_MspInit+0x160>)
 8003864:	4a20      	ldr	r2, [pc, #128]	; (80038e8 <HAL_UART_MspInit+0x164>)
 8003866:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003868:	4b1e      	ldr	r3, [pc, #120]	; (80038e4 <HAL_UART_MspInit+0x160>)
 800386a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800386e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003870:	4b1c      	ldr	r3, [pc, #112]	; (80038e4 <HAL_UART_MspInit+0x160>)
 8003872:	2240      	movs	r2, #64	; 0x40
 8003874:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003876:	4b1b      	ldr	r3, [pc, #108]	; (80038e4 <HAL_UART_MspInit+0x160>)
 8003878:	2200      	movs	r2, #0
 800387a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800387c:	4b19      	ldr	r3, [pc, #100]	; (80038e4 <HAL_UART_MspInit+0x160>)
 800387e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003882:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003884:	4b17      	ldr	r3, [pc, #92]	; (80038e4 <HAL_UART_MspInit+0x160>)
 8003886:	2200      	movs	r2, #0
 8003888:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800388a:	4b16      	ldr	r3, [pc, #88]	; (80038e4 <HAL_UART_MspInit+0x160>)
 800388c:	2200      	movs	r2, #0
 800388e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003890:	4b14      	ldr	r3, [pc, #80]	; (80038e4 <HAL_UART_MspInit+0x160>)
 8003892:	2200      	movs	r2, #0
 8003894:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003896:	4b13      	ldr	r3, [pc, #76]	; (80038e4 <HAL_UART_MspInit+0x160>)
 8003898:	2200      	movs	r2, #0
 800389a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800389c:	4b11      	ldr	r3, [pc, #68]	; (80038e4 <HAL_UART_MspInit+0x160>)
 800389e:	2200      	movs	r2, #0
 80038a0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80038a2:	4810      	ldr	r0, [pc, #64]	; (80038e4 <HAL_UART_MspInit+0x160>)
 80038a4:	f001 f892 	bl	80049cc <HAL_DMA_Init>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80038ae:	f7ff fb0b 	bl	8002ec8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a0b      	ldr	r2, [pc, #44]	; (80038e4 <HAL_UART_MspInit+0x160>)
 80038b6:	631a      	str	r2, [r3, #48]	; 0x30
 80038b8:	4a0a      	ldr	r2, [pc, #40]	; (80038e4 <HAL_UART_MspInit+0x160>)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80038be:	2200      	movs	r2, #0
 80038c0:	2105      	movs	r1, #5
 80038c2:	2025      	movs	r0, #37	; 0x25
 80038c4:	f001 f858 	bl	8004978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80038c8:	2025      	movs	r0, #37	; 0x25
 80038ca:	f001 f871 	bl	80049b0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80038ce:	e16d      	b.n	8003bac <HAL_UART_MspInit+0x428>
 80038d0:	40011000 	.word	0x40011000
 80038d4:	40023800 	.word	0x40023800
 80038d8:	40020000 	.word	0x40020000
 80038dc:	20009d60 	.word	0x20009d60
 80038e0:	40026440 	.word	0x40026440
 80038e4:	20009ca0 	.word	0x20009ca0
 80038e8:	400264b8 	.word	0x400264b8
  else if(uartHandle->Instance==USART3)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a5a      	ldr	r2, [pc, #360]	; (8003a5c <HAL_UART_MspInit+0x2d8>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	f040 80c2 	bne.w	8003a7c <HAL_UART_MspInit+0x2f8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80038f8:	2300      	movs	r3, #0
 80038fa:	61bb      	str	r3, [r7, #24]
 80038fc:	4b58      	ldr	r3, [pc, #352]	; (8003a60 <HAL_UART_MspInit+0x2dc>)
 80038fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003900:	4a57      	ldr	r2, [pc, #348]	; (8003a60 <HAL_UART_MspInit+0x2dc>)
 8003902:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003906:	6413      	str	r3, [r2, #64]	; 0x40
 8003908:	4b55      	ldr	r3, [pc, #340]	; (8003a60 <HAL_UART_MspInit+0x2dc>)
 800390a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003910:	61bb      	str	r3, [r7, #24]
 8003912:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003914:	2300      	movs	r3, #0
 8003916:	617b      	str	r3, [r7, #20]
 8003918:	4b51      	ldr	r3, [pc, #324]	; (8003a60 <HAL_UART_MspInit+0x2dc>)
 800391a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391c:	4a50      	ldr	r2, [pc, #320]	; (8003a60 <HAL_UART_MspInit+0x2dc>)
 800391e:	f043 0304 	orr.w	r3, r3, #4
 8003922:	6313      	str	r3, [r2, #48]	; 0x30
 8003924:	4b4e      	ldr	r3, [pc, #312]	; (8003a60 <HAL_UART_MspInit+0x2dc>)
 8003926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003930:	2300      	movs	r3, #0
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	4b4a      	ldr	r3, [pc, #296]	; (8003a60 <HAL_UART_MspInit+0x2dc>)
 8003936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003938:	4a49      	ldr	r2, [pc, #292]	; (8003a60 <HAL_UART_MspInit+0x2dc>)
 800393a:	f043 0302 	orr.w	r3, r3, #2
 800393e:	6313      	str	r3, [r2, #48]	; 0x30
 8003940:	4b47      	ldr	r3, [pc, #284]	; (8003a60 <HAL_UART_MspInit+0x2dc>)
 8003942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	613b      	str	r3, [r7, #16]
 800394a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DEBUG_RX_Pin;
 800394c:	2320      	movs	r3, #32
 800394e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003950:	2302      	movs	r3, #2
 8003952:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003954:	2300      	movs	r3, #0
 8003956:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003958:	2303      	movs	r3, #3
 800395a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800395c:	2307      	movs	r3, #7
 800395e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_RX_GPIO_Port, &GPIO_InitStruct);
 8003960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003964:	4619      	mov	r1, r3
 8003966:	483f      	ldr	r0, [pc, #252]	; (8003a64 <HAL_UART_MspInit+0x2e0>)
 8003968:	f001 fc32 	bl	80051d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DEBUG_TX_Pin;
 800396c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003970:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003972:	2302      	movs	r3, #2
 8003974:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003976:	2300      	movs	r3, #0
 8003978:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800397a:	2303      	movs	r3, #3
 800397c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800397e:	2307      	movs	r3, #7
 8003980:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_TX_GPIO_Port, &GPIO_InitStruct);
 8003982:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003986:	4619      	mov	r1, r3
 8003988:	4837      	ldr	r0, [pc, #220]	; (8003a68 <HAL_UART_MspInit+0x2e4>)
 800398a:	f001 fc21 	bl	80051d0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800398e:	4b37      	ldr	r3, [pc, #220]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 8003990:	4a37      	ldr	r2, [pc, #220]	; (8003a70 <HAL_UART_MspInit+0x2ec>)
 8003992:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003994:	4b35      	ldr	r3, [pc, #212]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 8003996:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800399a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800399c:	4b33      	ldr	r3, [pc, #204]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 800399e:	2200      	movs	r2, #0
 80039a0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039a2:	4b32      	ldr	r3, [pc, #200]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039a8:	4b30      	ldr	r3, [pc, #192]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039ae:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039b0:	4b2e      	ldr	r3, [pc, #184]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039b6:	4b2d      	ldr	r3, [pc, #180]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80039bc:	4b2b      	ldr	r3, [pc, #172]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039c2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80039c4:	4b29      	ldr	r3, [pc, #164]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80039ca:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039cc:	4b27      	ldr	r3, [pc, #156]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80039d2:	4826      	ldr	r0, [pc, #152]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039d4:	f000 fffa 	bl	80049cc <HAL_DMA_Init>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <HAL_UART_MspInit+0x25e>
      Error_Handler();
 80039de:	f7ff fa73 	bl	8002ec8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a21      	ldr	r2, [pc, #132]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039e6:	635a      	str	r2, [r3, #52]	; 0x34
 80039e8:	4a20      	ldr	r2, [pc, #128]	; (8003a6c <HAL_UART_MspInit+0x2e8>)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80039ee:	4b21      	ldr	r3, [pc, #132]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 80039f0:	4a21      	ldr	r2, [pc, #132]	; (8003a78 <HAL_UART_MspInit+0x2f4>)
 80039f2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80039f4:	4b1f      	ldr	r3, [pc, #124]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 80039f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039fa:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039fc:	4b1d      	ldr	r3, [pc, #116]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 80039fe:	2240      	movs	r2, #64	; 0x40
 8003a00:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a02:	4b1c      	ldr	r3, [pc, #112]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a08:	4b1a      	ldr	r3, [pc, #104]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a0e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a10:	4b18      	ldr	r3, [pc, #96]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a16:	4b17      	ldr	r3, [pc, #92]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003a1c:	4b15      	ldr	r3, [pc, #84]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a22:	4b14      	ldr	r3, [pc, #80]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a28:	4b12      	ldr	r3, [pc, #72]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003a2e:	4811      	ldr	r0, [pc, #68]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a30:	f000 ffcc 	bl	80049cc <HAL_DMA_Init>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <HAL_UART_MspInit+0x2ba>
      Error_Handler();
 8003a3a:	f7ff fa45 	bl	8002ec8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a0c      	ldr	r2, [pc, #48]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a42:	631a      	str	r2, [r3, #48]	; 0x30
 8003a44:	4a0b      	ldr	r2, [pc, #44]	; (8003a74 <HAL_UART_MspInit+0x2f0>)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	2105      	movs	r1, #5
 8003a4e:	2027      	movs	r0, #39	; 0x27
 8003a50:	f000 ff92 	bl	8004978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003a54:	2027      	movs	r0, #39	; 0x27
 8003a56:	f000 ffab 	bl	80049b0 <HAL_NVIC_EnableIRQ>
}
 8003a5a:	e0a7      	b.n	8003bac <HAL_UART_MspInit+0x428>
 8003a5c:	40004800 	.word	0x40004800
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40020800 	.word	0x40020800
 8003a68:	40020400 	.word	0x40020400
 8003a6c:	20009ba0 	.word	0x20009ba0
 8003a70:	40026028 	.word	0x40026028
 8003a74:	20009c40 	.word	0x20009c40
 8003a78:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a4c      	ldr	r2, [pc, #304]	; (8003bb4 <HAL_UART_MspInit+0x430>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	f040 8092 	bne.w	8003bac <HAL_UART_MspInit+0x428>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60fb      	str	r3, [r7, #12]
 8003a8c:	4b4a      	ldr	r3, [pc, #296]	; (8003bb8 <HAL_UART_MspInit+0x434>)
 8003a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a90:	4a49      	ldr	r2, [pc, #292]	; (8003bb8 <HAL_UART_MspInit+0x434>)
 8003a92:	f043 0320 	orr.w	r3, r3, #32
 8003a96:	6453      	str	r3, [r2, #68]	; 0x44
 8003a98:	4b47      	ldr	r3, [pc, #284]	; (8003bb8 <HAL_UART_MspInit+0x434>)
 8003a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9c:	f003 0320 	and.w	r3, r3, #32
 8003aa0:	60fb      	str	r3, [r7, #12]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	60bb      	str	r3, [r7, #8]
 8003aa8:	4b43      	ldr	r3, [pc, #268]	; (8003bb8 <HAL_UART_MspInit+0x434>)
 8003aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aac:	4a42      	ldr	r2, [pc, #264]	; (8003bb8 <HAL_UART_MspInit+0x434>)
 8003aae:	f043 0304 	orr.w	r3, r3, #4
 8003ab2:	6313      	str	r3, [r2, #48]	; 0x30
 8003ab4:	4b40      	ldr	r3, [pc, #256]	; (8003bb8 <HAL_UART_MspInit+0x434>)
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	60bb      	str	r3, [r7, #8]
 8003abe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CM4_TX_Pin|CM4_RX_Pin;
 8003ac0:	23c0      	movs	r3, #192	; 0xc0
 8003ac2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003acc:	2303      	movs	r3, #3
 8003ace:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003ad0:	2308      	movs	r3, #8
 8003ad2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ad4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ad8:	4619      	mov	r1, r3
 8003ada:	4838      	ldr	r0, [pc, #224]	; (8003bbc <HAL_UART_MspInit+0x438>)
 8003adc:	f001 fb78 	bl	80051d0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003ae0:	4b37      	ldr	r3, [pc, #220]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003ae2:	4a38      	ldr	r2, [pc, #224]	; (8003bc4 <HAL_UART_MspInit+0x440>)
 8003ae4:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003ae6:	4b36      	ldr	r3, [pc, #216]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003ae8:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003aec:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003aee:	4b34      	ldr	r3, [pc, #208]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003af4:	4b32      	ldr	r3, [pc, #200]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003afa:	4b31      	ldr	r3, [pc, #196]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003afc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b00:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b02:	4b2f      	ldr	r3, [pc, #188]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b08:	4b2d      	ldr	r3, [pc, #180]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003b0e:	4b2c      	ldr	r3, [pc, #176]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003b10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b14:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003b16:	4b2a      	ldr	r3, [pc, #168]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003b18:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003b1c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b1e:	4b28      	ldr	r3, [pc, #160]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003b24:	4826      	ldr	r0, [pc, #152]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003b26:	f000 ff51 	bl	80049cc <HAL_DMA_Init>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <HAL_UART_MspInit+0x3b0>
      Error_Handler();
 8003b30:	f7ff f9ca 	bl	8002ec8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a22      	ldr	r2, [pc, #136]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003b38:	635a      	str	r2, [r3, #52]	; 0x34
 8003b3a:	4a21      	ldr	r2, [pc, #132]	; (8003bc0 <HAL_UART_MspInit+0x43c>)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8003b40:	4b21      	ldr	r3, [pc, #132]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b42:	4a22      	ldr	r2, [pc, #136]	; (8003bcc <HAL_UART_MspInit+0x448>)
 8003b44:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8003b46:	4b20      	ldr	r3, [pc, #128]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b48:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003b4c:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b4e:	4b1e      	ldr	r3, [pc, #120]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b50:	2240      	movs	r2, #64	; 0x40
 8003b52:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b54:	4b1c      	ldr	r3, [pc, #112]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b5a:	4b1b      	ldr	r3, [pc, #108]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b60:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b62:	4b19      	ldr	r3, [pc, #100]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b68:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8003b6e:	4b16      	ldr	r3, [pc, #88]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b74:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b7a:	4b13      	ldr	r3, [pc, #76]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8003b80:	4811      	ldr	r0, [pc, #68]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b82:	f000 ff23 	bl	80049cc <HAL_DMA_Init>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d001      	beq.n	8003b90 <HAL_UART_MspInit+0x40c>
      Error_Handler();
 8003b8c:	f7ff f99c 	bl	8002ec8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a0d      	ldr	r2, [pc, #52]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b94:	631a      	str	r2, [r3, #48]	; 0x30
 8003b96:	4a0c      	ldr	r2, [pc, #48]	; (8003bc8 <HAL_UART_MspInit+0x444>)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	2105      	movs	r1, #5
 8003ba0:	2047      	movs	r0, #71	; 0x47
 8003ba2:	f000 fee9 	bl	8004978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003ba6:	2047      	movs	r0, #71	; 0x47
 8003ba8:	f000 ff02 	bl	80049b0 <HAL_NVIC_EnableIRQ>
}
 8003bac:	bf00      	nop
 8003bae:	3738      	adds	r7, #56	; 0x38
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40011400 	.word	0x40011400
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	40020800 	.word	0x40020800
 8003bc0:	20009b40 	.word	0x20009b40
 8003bc4:	40026428 	.word	0x40026428
 8003bc8:	20009d00 	.word	0x20009d00
 8003bcc:	400264a0 	.word	0x400264a0

08003bd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003bd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003bd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003bd6:	e003      	b.n	8003be0 <LoopCopyDataInit>

08003bd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003bd8:	4b0c      	ldr	r3, [pc, #48]	; (8003c0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003bda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003bdc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003bde:	3104      	adds	r1, #4

08003be0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003be0:	480b      	ldr	r0, [pc, #44]	; (8003c10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003be2:	4b0c      	ldr	r3, [pc, #48]	; (8003c14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003be4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003be6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003be8:	d3f6      	bcc.n	8003bd8 <CopyDataInit>
  ldr  r2, =_sbss
 8003bea:	4a0b      	ldr	r2, [pc, #44]	; (8003c18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003bec:	e002      	b.n	8003bf4 <LoopFillZerobss>

08003bee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003bee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003bf0:	f842 3b04 	str.w	r3, [r2], #4

08003bf4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003bf4:	4b09      	ldr	r3, [pc, #36]	; (8003c1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003bf6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003bf8:	d3f9      	bcc.n	8003bee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003bfa:	f7ff fb35 	bl	8003268 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bfe:	f007 fb33 	bl	800b268 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c02:	f7ff f8bd 	bl	8002d80 <main>
  bx  lr    
 8003c06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c08:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003c0c:	0800b580 	.word	0x0800b580
  ldr  r0, =_sdata
 8003c10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003c14:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 8003c18:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 8003c1c:	20009e44 	.word	0x20009e44

08003c20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c20:	e7fe      	b.n	8003c20 <ADC_IRQHandler>
	...

08003c24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c28:	4b0e      	ldr	r3, [pc, #56]	; (8003c64 <HAL_Init+0x40>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a0d      	ldr	r2, [pc, #52]	; (8003c64 <HAL_Init+0x40>)
 8003c2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c34:	4b0b      	ldr	r3, [pc, #44]	; (8003c64 <HAL_Init+0x40>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a0a      	ldr	r2, [pc, #40]	; (8003c64 <HAL_Init+0x40>)
 8003c3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c40:	4b08      	ldr	r3, [pc, #32]	; (8003c64 <HAL_Init+0x40>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a07      	ldr	r2, [pc, #28]	; (8003c64 <HAL_Init+0x40>)
 8003c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c4c:	2003      	movs	r0, #3
 8003c4e:	f000 fe88 	bl	8004962 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c52:	2000      	movs	r0, #0
 8003c54:	f7ff fa18 	bl	8003088 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c58:	f7ff f9ea 	bl	8003030 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	40023c00 	.word	0x40023c00

08003c68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c6c:	4b06      	ldr	r3, [pc, #24]	; (8003c88 <HAL_IncTick+0x20>)
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	461a      	mov	r2, r3
 8003c72:	4b06      	ldr	r3, [pc, #24]	; (8003c8c <HAL_IncTick+0x24>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4413      	add	r3, r2
 8003c78:	4a04      	ldr	r2, [pc, #16]	; (8003c8c <HAL_IncTick+0x24>)
 8003c7a:	6013      	str	r3, [r2, #0]
}
 8003c7c:	bf00      	nop
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	20000064 	.word	0x20000064
 8003c8c:	20009e40 	.word	0x20009e40

08003c90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
  return uwTick;
 8003c94:	4b03      	ldr	r3, [pc, #12]	; (8003ca4 <HAL_GetTick+0x14>)
 8003c96:	681b      	ldr	r3, [r3, #0]
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	20009e40 	.word	0x20009e40

08003ca8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d101      	bne.n	8003cba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e0ed      	b.n	8003e96 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d102      	bne.n	8003ccc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7fe fee2 	bl	8002a90 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0202 	bic.w	r2, r2, #2
 8003cda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cdc:	f7ff ffd8 	bl	8003c90 <HAL_GetTick>
 8003ce0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003ce2:	e012      	b.n	8003d0a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ce4:	f7ff ffd4 	bl	8003c90 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b0a      	cmp	r3, #10
 8003cf0:	d90b      	bls.n	8003d0a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2205      	movs	r2, #5
 8003d02:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e0c5      	b.n	8003e96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f003 0302 	and.w	r3, r3, #2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1e5      	bne.n	8003ce4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0201 	orr.w	r2, r2, #1
 8003d26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d28:	f7ff ffb2 	bl	8003c90 <HAL_GetTick>
 8003d2c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d2e:	e012      	b.n	8003d56 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d30:	f7ff ffae 	bl	8003c90 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b0a      	cmp	r3, #10
 8003d3c:	d90b      	bls.n	8003d56 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d42:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2205      	movs	r2, #5
 8003d4e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e09f      	b.n	8003e96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0e5      	beq.n	8003d30 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	7e1b      	ldrb	r3, [r3, #24]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d108      	bne.n	8003d7e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d7a:	601a      	str	r2, [r3, #0]
 8003d7c:	e007      	b.n	8003d8e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	7e5b      	ldrb	r3, [r3, #25]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d108      	bne.n	8003da8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003da4:	601a      	str	r2, [r3, #0]
 8003da6:	e007      	b.n	8003db8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003db6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	7e9b      	ldrb	r3, [r3, #26]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d108      	bne.n	8003dd2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f042 0220 	orr.w	r2, r2, #32
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	e007      	b.n	8003de2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0220 	bic.w	r2, r2, #32
 8003de0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	7edb      	ldrb	r3, [r3, #27]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d108      	bne.n	8003dfc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 0210 	bic.w	r2, r2, #16
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	e007      	b.n	8003e0c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f042 0210 	orr.w	r2, r2, #16
 8003e0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	7f1b      	ldrb	r3, [r3, #28]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d108      	bne.n	8003e26 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0208 	orr.w	r2, r2, #8
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	e007      	b.n	8003e36 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 0208 	bic.w	r2, r2, #8
 8003e34:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	7f5b      	ldrb	r3, [r3, #29]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d108      	bne.n	8003e50 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f042 0204 	orr.w	r2, r2, #4
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	e007      	b.n	8003e60 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0204 	bic.w	r2, r2, #4
 8003e5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	ea42 0103 	orr.w	r1, r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	1e5a      	subs	r2, r3, #1
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3710      	adds	r7, #16
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
	...

08003ea0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b087      	sub	sp, #28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eb6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003eb8:	7cfb      	ldrb	r3, [r7, #19]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d003      	beq.n	8003ec6 <HAL_CAN_ConfigFilter+0x26>
 8003ebe:	7cfb      	ldrb	r3, [r7, #19]
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	f040 80be 	bne.w	8004042 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003ec6:	4b65      	ldr	r3, [pc, #404]	; (800405c <HAL_CAN_ConfigFilter+0x1bc>)
 8003ec8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ed0:	f043 0201 	orr.w	r2, r3, #1
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ee0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef4:	021b      	lsls	r3, r3, #8
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	f003 031f 	and.w	r3, r3, #31
 8003f06:	2201      	movs	r2, #1
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	43db      	mvns	r3, r3
 8003f18:	401a      	ands	r2, r3
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	69db      	ldr	r3, [r3, #28]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d123      	bne.n	8003f70 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	43db      	mvns	r3, r3
 8003f32:	401a      	ands	r2, r3
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003f4a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	3248      	adds	r2, #72	; 0x48
 8003f50:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f64:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f66:	6979      	ldr	r1, [r7, #20]
 8003f68:	3348      	adds	r3, #72	; 0x48
 8003f6a:	00db      	lsls	r3, r3, #3
 8003f6c:	440b      	add	r3, r1
 8003f6e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	69db      	ldr	r3, [r3, #28]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d122      	bne.n	8003fbe <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	431a      	orrs	r2, r3
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003f98:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	3248      	adds	r2, #72	; 0x48
 8003f9e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003fb2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003fb4:	6979      	ldr	r1, [r7, #20]
 8003fb6:	3348      	adds	r3, #72	; 0x48
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	440b      	add	r3, r1
 8003fbc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d109      	bne.n	8003fda <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	43db      	mvns	r3, r3
 8003fd0:	401a      	ands	r2, r3
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003fd8:	e007      	b.n	8003fea <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d109      	bne.n	8004006 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	43db      	mvns	r3, r3
 8003ffc:	401a      	ands	r2, r3
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004004:	e007      	b.n	8004016 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	431a      	orrs	r2, r3
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d107      	bne.n	800402e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	431a      	orrs	r2, r3
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004034:	f023 0201 	bic.w	r2, r3, #1
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800403e:	2300      	movs	r3, #0
 8004040:	e006      	b.n	8004050 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004046:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
  }
}
 8004050:	4618      	mov	r0, r3
 8004052:	371c      	adds	r7, #28
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr
 800405c:	40006400 	.word	0x40006400

08004060 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800406e:	b2db      	uxtb	r3, r3
 8004070:	2b01      	cmp	r3, #1
 8004072:	d12e      	bne.n	80040d2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2202      	movs	r2, #2
 8004078:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0201 	bic.w	r2, r2, #1
 800408a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800408c:	f7ff fe00 	bl	8003c90 <HAL_GetTick>
 8004090:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004092:	e012      	b.n	80040ba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004094:	f7ff fdfc 	bl	8003c90 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b0a      	cmp	r3, #10
 80040a0:	d90b      	bls.n	80040ba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2205      	movs	r2, #5
 80040b2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e012      	b.n	80040e0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1e5      	bne.n	8004094 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	e006      	b.n	80040e0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
  }
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80040e8:	b480      	push	{r7}
 80040ea:	b087      	sub	sp, #28
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
 80040f4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040fc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80040fe:	7dfb      	ldrb	r3, [r7, #23]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d003      	beq.n	800410c <HAL_CAN_GetRxMessage+0x24>
 8004104:	7dfb      	ldrb	r3, [r7, #23]
 8004106:	2b02      	cmp	r3, #2
 8004108:	f040 80f3 	bne.w	80042f2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10e      	bne.n	8004130 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f003 0303 	and.w	r3, r3, #3
 800411c:	2b00      	cmp	r3, #0
 800411e:	d116      	bne.n	800414e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e0e7      	b.n	8004300 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	f003 0303 	and.w	r3, r3, #3
 800413a:	2b00      	cmp	r3, #0
 800413c:	d107      	bne.n	800414e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004142:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e0d8      	b.n	8004300 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	331b      	adds	r3, #27
 8004156:	011b      	lsls	r3, r3, #4
 8004158:	4413      	add	r3, r2
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0204 	and.w	r2, r3, #4
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10c      	bne.n	8004186 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	331b      	adds	r3, #27
 8004174:	011b      	lsls	r3, r3, #4
 8004176:	4413      	add	r3, r2
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	0d5b      	lsrs	r3, r3, #21
 800417c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	601a      	str	r2, [r3, #0]
 8004184:	e00b      	b.n	800419e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	331b      	adds	r3, #27
 800418e:	011b      	lsls	r3, r3, #4
 8004190:	4413      	add	r3, r2
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	08db      	lsrs	r3, r3, #3
 8004196:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	331b      	adds	r3, #27
 80041a6:	011b      	lsls	r3, r3, #4
 80041a8:	4413      	add	r3, r2
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0202 	and.w	r2, r3, #2
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	331b      	adds	r3, #27
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	4413      	add	r3, r2
 80041c0:	3304      	adds	r3, #4
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 020f 	and.w	r2, r3, #15
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	331b      	adds	r3, #27
 80041d4:	011b      	lsls	r3, r3, #4
 80041d6:	4413      	add	r3, r2
 80041d8:	3304      	adds	r3, #4
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	0a1b      	lsrs	r3, r3, #8
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	331b      	adds	r3, #27
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	4413      	add	r3, r2
 80041f0:	3304      	adds	r3, #4
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	0c1b      	lsrs	r3, r3, #16
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	011b      	lsls	r3, r3, #4
 8004204:	4413      	add	r3, r2
 8004206:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	b2da      	uxtb	r2, r3
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	011b      	lsls	r3, r3, #4
 800421a:	4413      	add	r3, r2
 800421c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	0a1a      	lsrs	r2, r3, #8
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	3301      	adds	r3, #1
 8004228:	b2d2      	uxtb	r2, r2
 800422a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	4413      	add	r3, r2
 8004236:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	0c1a      	lsrs	r2, r3, #16
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	3302      	adds	r3, #2
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	4413      	add	r3, r2
 8004250:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	0e1a      	lsrs	r2, r3, #24
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	3303      	adds	r3, #3
 800425c:	b2d2      	uxtb	r2, r2
 800425e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	011b      	lsls	r3, r3, #4
 8004268:	4413      	add	r3, r2
 800426a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	3304      	adds	r3, #4
 8004274:	b2d2      	uxtb	r2, r2
 8004276:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	011b      	lsls	r3, r3, #4
 8004280:	4413      	add	r3, r2
 8004282:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	0a1a      	lsrs	r2, r3, #8
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	3305      	adds	r3, #5
 800428e:	b2d2      	uxtb	r2, r2
 8004290:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	011b      	lsls	r3, r3, #4
 800429a:	4413      	add	r3, r2
 800429c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	0c1a      	lsrs	r2, r3, #16
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	3306      	adds	r3, #6
 80042a8:	b2d2      	uxtb	r2, r2
 80042aa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	0e1a      	lsrs	r2, r3, #24
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	3307      	adds	r3, #7
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d108      	bne.n	80042de <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68da      	ldr	r2, [r3, #12]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f042 0220 	orr.w	r2, r2, #32
 80042da:	60da      	str	r2, [r3, #12]
 80042dc:	e007      	b.n	80042ee <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	691a      	ldr	r2, [r3, #16]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f042 0220 	orr.w	r2, r2, #32
 80042ec:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	e006      	b.n	8004300 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
  }
}
 8004300:	4618      	mov	r0, r3
 8004302:	371c      	adds	r7, #28
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8004316:	2300      	movs	r3, #0
 8004318:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004320:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004322:	7afb      	ldrb	r3, [r7, #11]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d002      	beq.n	800432e <HAL_CAN_GetRxFifoFillLevel+0x22>
 8004328:	7afb      	ldrb	r3, [r7, #11]
 800432a:	2b02      	cmp	r3, #2
 800432c:	d10f      	bne.n	800434e <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d106      	bne.n	8004342 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	60fb      	str	r3, [r7, #12]
 8004340:	e005      	b.n	800434e <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	f003 0303 	and.w	r3, r3, #3
 800434c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800434e:	68fb      	ldr	r3, [r7, #12]
}
 8004350:	4618      	mov	r0, r3
 8004352:	3714      	adds	r7, #20
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f893 3020 	ldrb.w	r3, [r3, #32]
 800436c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800436e:	7bfb      	ldrb	r3, [r7, #15]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d002      	beq.n	800437a <HAL_CAN_ActivateNotification+0x1e>
 8004374:	7bfb      	ldrb	r3, [r7, #15]
 8004376:	2b02      	cmp	r3, #2
 8004378:	d109      	bne.n	800438e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	6959      	ldr	r1, [r3, #20]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	430a      	orrs	r2, r1
 8004388:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800438a:	2300      	movs	r3, #0
 800438c:	e006      	b.n	800439c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004392:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
  }
}
 800439c:	4618      	mov	r0, r3
 800439e:	3714      	adds	r7, #20
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b08a      	sub	sp, #40	; 0x28
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80043b0:	2300      	movs	r3, #0
 80043b2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80043e4:	6a3b      	ldr	r3, [r7, #32]
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d07c      	beq.n	80044e8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	f003 0301 	and.w	r3, r3, #1
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d023      	beq.n	8004440 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2201      	movs	r2, #1
 80043fe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f983 	bl	8004716 <HAL_CAN_TxMailbox0CompleteCallback>
 8004410:	e016      	b.n	8004440 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	f003 0304 	and.w	r3, r3, #4
 8004418:	2b00      	cmp	r3, #0
 800441a:	d004      	beq.n	8004426 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004422:	627b      	str	r3, [r7, #36]	; 0x24
 8004424:	e00c      	b.n	8004440 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	f003 0308 	and.w	r3, r3, #8
 800442c:	2b00      	cmp	r3, #0
 800442e:	d004      	beq.n	800443a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004432:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004436:	627b      	str	r3, [r7, #36]	; 0x24
 8004438:	e002      	b.n	8004440 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 f989 	bl	8004752 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004446:	2b00      	cmp	r3, #0
 8004448:	d024      	beq.n	8004494 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004452:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f963 	bl	800472a <HAL_CAN_TxMailbox1CompleteCallback>
 8004464:	e016      	b.n	8004494 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800446c:	2b00      	cmp	r3, #0
 800446e:	d004      	beq.n	800447a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004472:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004476:	627b      	str	r3, [r7, #36]	; 0x24
 8004478:	e00c      	b.n	8004494 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004480:	2b00      	cmp	r3, #0
 8004482:	d004      	beq.n	800448e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004486:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
 800448c:	e002      	b.n	8004494 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 f969 	bl	8004766 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d024      	beq.n	80044e8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80044a6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 f943 	bl	800473e <HAL_CAN_TxMailbox2CompleteCallback>
 80044b8:	e016      	b.n	80044e8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d004      	beq.n	80044ce <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80044c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044ca:	627b      	str	r3, [r7, #36]	; 0x24
 80044cc:	e00c      	b.n	80044e8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d004      	beq.n	80044e2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80044d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044de:	627b      	str	r3, [r7, #36]	; 0x24
 80044e0:	e002      	b.n	80044e8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f949 	bl	800477a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00c      	beq.n	800450c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f003 0310 	and.w	r3, r3, #16
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d007      	beq.n	800450c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80044fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004502:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2210      	movs	r2, #16
 800450a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800450c:	6a3b      	ldr	r3, [r7, #32]
 800450e:	f003 0304 	and.w	r3, r3, #4
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00b      	beq.n	800452e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	f003 0308 	and.w	r3, r3, #8
 800451c:	2b00      	cmp	r3, #0
 800451e:	d006      	beq.n	800452e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2208      	movs	r2, #8
 8004526:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 f930 	bl	800478e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800452e:	6a3b      	ldr	r3, [r7, #32]
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d009      	beq.n	800454c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d002      	beq.n	800454c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7fc f866 	bl	8000618 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800454c:	6a3b      	ldr	r3, [r7, #32]
 800454e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00c      	beq.n	8004570 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	f003 0310 	and.w	r3, r3, #16
 800455c:	2b00      	cmp	r3, #0
 800455e:	d007      	beq.n	8004570 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004562:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004566:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2210      	movs	r2, #16
 800456e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	f003 0320 	and.w	r3, r3, #32
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00b      	beq.n	8004592 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f003 0308 	and.w	r3, r3, #8
 8004580:	2b00      	cmp	r3, #0
 8004582:	d006      	beq.n	8004592 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2208      	movs	r2, #8
 800458a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f912 	bl	80047b6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	f003 0310 	and.w	r3, r3, #16
 8004598:	2b00      	cmp	r3, #0
 800459a:	d009      	beq.n	80045b0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	f003 0303 	and.w	r3, r3, #3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 f8f9 	bl	80047a2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80045b0:	6a3b      	ldr	r3, [r7, #32]
 80045b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00b      	beq.n	80045d2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	f003 0310 	and.w	r3, r3, #16
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d006      	beq.n	80045d2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2210      	movs	r2, #16
 80045ca:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 f8fc 	bl	80047ca <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80045d2:	6a3b      	ldr	r3, [r7, #32]
 80045d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00b      	beq.n	80045f4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f003 0308 	and.w	r3, r3, #8
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d006      	beq.n	80045f4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2208      	movs	r2, #8
 80045ec:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f8f5 	bl	80047de <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80045f4:	6a3b      	ldr	r3, [r7, #32]
 80045f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d07b      	beq.n	80046f6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	f003 0304 	and.w	r3, r3, #4
 8004604:	2b00      	cmp	r3, #0
 8004606:	d072      	beq.n	80046ee <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800460e:	2b00      	cmp	r3, #0
 8004610:	d008      	beq.n	8004624 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800461c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461e:	f043 0301 	orr.w	r3, r3, #1
 8004622:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004624:	6a3b      	ldr	r3, [r7, #32]
 8004626:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800462a:	2b00      	cmp	r3, #0
 800462c:	d008      	beq.n	8004640 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004634:	2b00      	cmp	r3, #0
 8004636:	d003      	beq.n	8004640 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463a:	f043 0302 	orr.w	r3, r3, #2
 800463e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004640:	6a3b      	ldr	r3, [r7, #32]
 8004642:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004646:	2b00      	cmp	r3, #0
 8004648:	d008      	beq.n	800465c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004650:	2b00      	cmp	r3, #0
 8004652:	d003      	beq.n	800465c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	f043 0304 	orr.w	r3, r3, #4
 800465a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800465c:	6a3b      	ldr	r3, [r7, #32]
 800465e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004662:	2b00      	cmp	r3, #0
 8004664:	d043      	beq.n	80046ee <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800466c:	2b00      	cmp	r3, #0
 800466e:	d03e      	beq.n	80046ee <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004676:	2b60      	cmp	r3, #96	; 0x60
 8004678:	d02b      	beq.n	80046d2 <HAL_CAN_IRQHandler+0x32a>
 800467a:	2b60      	cmp	r3, #96	; 0x60
 800467c:	d82e      	bhi.n	80046dc <HAL_CAN_IRQHandler+0x334>
 800467e:	2b50      	cmp	r3, #80	; 0x50
 8004680:	d022      	beq.n	80046c8 <HAL_CAN_IRQHandler+0x320>
 8004682:	2b50      	cmp	r3, #80	; 0x50
 8004684:	d82a      	bhi.n	80046dc <HAL_CAN_IRQHandler+0x334>
 8004686:	2b40      	cmp	r3, #64	; 0x40
 8004688:	d019      	beq.n	80046be <HAL_CAN_IRQHandler+0x316>
 800468a:	2b40      	cmp	r3, #64	; 0x40
 800468c:	d826      	bhi.n	80046dc <HAL_CAN_IRQHandler+0x334>
 800468e:	2b30      	cmp	r3, #48	; 0x30
 8004690:	d010      	beq.n	80046b4 <HAL_CAN_IRQHandler+0x30c>
 8004692:	2b30      	cmp	r3, #48	; 0x30
 8004694:	d822      	bhi.n	80046dc <HAL_CAN_IRQHandler+0x334>
 8004696:	2b10      	cmp	r3, #16
 8004698:	d002      	beq.n	80046a0 <HAL_CAN_IRQHandler+0x2f8>
 800469a:	2b20      	cmp	r3, #32
 800469c:	d005      	beq.n	80046aa <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800469e:	e01d      	b.n	80046dc <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80046a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a2:	f043 0308 	orr.w	r3, r3, #8
 80046a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046a8:	e019      	b.n	80046de <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	f043 0310 	orr.w	r3, r3, #16
 80046b0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046b2:	e014      	b.n	80046de <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80046b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b6:	f043 0320 	orr.w	r3, r3, #32
 80046ba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046bc:	e00f      	b.n	80046de <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80046be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046c4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046c6:	e00a      	b.n	80046de <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80046c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046ce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046d0:	e005      	b.n	80046de <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80046d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046d8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046da:	e000      	b.n	80046de <HAL_CAN_IRQHandler+0x336>
            break;
 80046dc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	699a      	ldr	r2, [r3, #24]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80046ec:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2204      	movs	r2, #4
 80046f4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80046f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d008      	beq.n	800470e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f000 f872 	bl	80047f2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800470e:	bf00      	nop
 8004710:	3728      	adds	r7, #40	; 0x28
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004716:	b480      	push	{r7}
 8004718:	b083      	sub	sp, #12
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800471e:	bf00      	nop
 8004720:	370c      	adds	r7, #12
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr

0800472a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800472a:	b480      	push	{r7}
 800472c:	b083      	sub	sp, #12
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004732:	bf00      	nop
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr

08004752 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004752:	b480      	push	{r7}
 8004754:	b083      	sub	sp, #12
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004766:	b480      	push	{r7}
 8004768:	b083      	sub	sp, #12
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800476e:	bf00      	nop
 8004770:	370c      	adds	r7, #12
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr

0800477a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800477a:	b480      	push	{r7}
 800477c:	b083      	sub	sp, #12
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004782:	bf00      	nop
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr

080047a2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80047a2:	b480      	push	{r7}
 80047a4:	b083      	sub	sp, #12
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80047aa:	bf00      	nop
 80047ac:	370c      	adds	r7, #12
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr

080047b6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80047b6:	b480      	push	{r7}
 80047b8:	b083      	sub	sp, #12
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80047be:	bf00      	nop
 80047c0:	370c      	adds	r7, #12
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr

080047ca <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80047ca:	b480      	push	{r7}
 80047cc:	b083      	sub	sp, #12
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80047d2:	bf00      	nop
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr

080047de <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80047de:	b480      	push	{r7}
 80047e0:	b083      	sub	sp, #12
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80047fa:	bf00      	nop
 80047fc:	370c      	adds	r7, #12
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
	...

08004808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004808:	b480      	push	{r7}
 800480a:	b085      	sub	sp, #20
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f003 0307 	and.w	r3, r3, #7
 8004816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004818:	4b0c      	ldr	r3, [pc, #48]	; (800484c <__NVIC_SetPriorityGrouping+0x44>)
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800481e:	68ba      	ldr	r2, [r7, #8]
 8004820:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004824:	4013      	ands	r3, r2
 8004826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004830:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800483a:	4a04      	ldr	r2, [pc, #16]	; (800484c <__NVIC_SetPriorityGrouping+0x44>)
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	60d3      	str	r3, [r2, #12]
}
 8004840:	bf00      	nop
 8004842:	3714      	adds	r7, #20
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	e000ed00 	.word	0xe000ed00

08004850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004850:	b480      	push	{r7}
 8004852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004854:	4b04      	ldr	r3, [pc, #16]	; (8004868 <__NVIC_GetPriorityGrouping+0x18>)
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	0a1b      	lsrs	r3, r3, #8
 800485a:	f003 0307 	and.w	r3, r3, #7
}
 800485e:	4618      	mov	r0, r3
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr
 8004868:	e000ed00 	.word	0xe000ed00

0800486c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	4603      	mov	r3, r0
 8004874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800487a:	2b00      	cmp	r3, #0
 800487c:	db0b      	blt.n	8004896 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800487e:	79fb      	ldrb	r3, [r7, #7]
 8004880:	f003 021f 	and.w	r2, r3, #31
 8004884:	4907      	ldr	r1, [pc, #28]	; (80048a4 <__NVIC_EnableIRQ+0x38>)
 8004886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800488a:	095b      	lsrs	r3, r3, #5
 800488c:	2001      	movs	r0, #1
 800488e:	fa00 f202 	lsl.w	r2, r0, r2
 8004892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004896:	bf00      	nop
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	e000e100 	.word	0xe000e100

080048a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	4603      	mov	r3, r0
 80048b0:	6039      	str	r1, [r7, #0]
 80048b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	db0a      	blt.n	80048d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	b2da      	uxtb	r2, r3
 80048c0:	490c      	ldr	r1, [pc, #48]	; (80048f4 <__NVIC_SetPriority+0x4c>)
 80048c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c6:	0112      	lsls	r2, r2, #4
 80048c8:	b2d2      	uxtb	r2, r2
 80048ca:	440b      	add	r3, r1
 80048cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048d0:	e00a      	b.n	80048e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	b2da      	uxtb	r2, r3
 80048d6:	4908      	ldr	r1, [pc, #32]	; (80048f8 <__NVIC_SetPriority+0x50>)
 80048d8:	79fb      	ldrb	r3, [r7, #7]
 80048da:	f003 030f 	and.w	r3, r3, #15
 80048de:	3b04      	subs	r3, #4
 80048e0:	0112      	lsls	r2, r2, #4
 80048e2:	b2d2      	uxtb	r2, r2
 80048e4:	440b      	add	r3, r1
 80048e6:	761a      	strb	r2, [r3, #24]
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr
 80048f4:	e000e100 	.word	0xe000e100
 80048f8:	e000ed00 	.word	0xe000ed00

080048fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b089      	sub	sp, #36	; 0x24
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	f1c3 0307 	rsb	r3, r3, #7
 8004916:	2b04      	cmp	r3, #4
 8004918:	bf28      	it	cs
 800491a:	2304      	movcs	r3, #4
 800491c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	3304      	adds	r3, #4
 8004922:	2b06      	cmp	r3, #6
 8004924:	d902      	bls.n	800492c <NVIC_EncodePriority+0x30>
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	3b03      	subs	r3, #3
 800492a:	e000      	b.n	800492e <NVIC_EncodePriority+0x32>
 800492c:	2300      	movs	r3, #0
 800492e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004930:	f04f 32ff 	mov.w	r2, #4294967295
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	43da      	mvns	r2, r3
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	401a      	ands	r2, r3
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004944:	f04f 31ff 	mov.w	r1, #4294967295
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	fa01 f303 	lsl.w	r3, r1, r3
 800494e:	43d9      	mvns	r1, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004954:	4313      	orrs	r3, r2
         );
}
 8004956:	4618      	mov	r0, r3
 8004958:	3724      	adds	r7, #36	; 0x24
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004962:	b580      	push	{r7, lr}
 8004964:	b082      	sub	sp, #8
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f7ff ff4c 	bl	8004808 <__NVIC_SetPriorityGrouping>
}
 8004970:	bf00      	nop
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004978:	b580      	push	{r7, lr}
 800497a:	b086      	sub	sp, #24
 800497c:	af00      	add	r7, sp, #0
 800497e:	4603      	mov	r3, r0
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
 8004984:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004986:	2300      	movs	r3, #0
 8004988:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800498a:	f7ff ff61 	bl	8004850 <__NVIC_GetPriorityGrouping>
 800498e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	68b9      	ldr	r1, [r7, #8]
 8004994:	6978      	ldr	r0, [r7, #20]
 8004996:	f7ff ffb1 	bl	80048fc <NVIC_EncodePriority>
 800499a:	4602      	mov	r2, r0
 800499c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049a0:	4611      	mov	r1, r2
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7ff ff80 	bl	80048a8 <__NVIC_SetPriority>
}
 80049a8:	bf00      	nop
 80049aa:	3718      	adds	r7, #24
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b082      	sub	sp, #8
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	4603      	mov	r3, r0
 80049b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff ff54 	bl	800486c <__NVIC_EnableIRQ>
}
 80049c4:	bf00      	nop
 80049c6:	3708      	adds	r7, #8
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80049d8:	f7ff f95a 	bl	8003c90 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e099      	b.n	8004b1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2202      	movs	r2, #2
 80049f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f022 0201 	bic.w	r2, r2, #1
 8004a06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a08:	e00f      	b.n	8004a2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a0a:	f7ff f941 	bl	8003c90 <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	2b05      	cmp	r3, #5
 8004a16:	d908      	bls.n	8004a2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2203      	movs	r2, #3
 8004a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e078      	b.n	8004b1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1e8      	bne.n	8004a0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	4b38      	ldr	r3, [pc, #224]	; (8004b24 <HAL_DMA_Init+0x158>)
 8004a44:	4013      	ands	r3, r2
 8004a46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a1b      	ldr	r3, [r3, #32]
 8004a74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a80:	2b04      	cmp	r3, #4
 8004a82:	d107      	bne.n	8004a94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	697a      	ldr	r2, [r7, #20]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	f023 0307 	bic.w	r3, r3, #7
 8004aaa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab0:	697a      	ldr	r2, [r7, #20]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d117      	bne.n	8004aee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00e      	beq.n	8004aee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 fb01 	bl	80050d8 <DMA_CheckFifoParam>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d008      	beq.n	8004aee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2240      	movs	r2, #64	; 0x40
 8004ae0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004aea:	2301      	movs	r3, #1
 8004aec:	e016      	b.n	8004b1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 fab8 	bl	800506c <DMA_CalcBaseAndBitshift>
 8004afc:	4603      	mov	r3, r0
 8004afe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b04:	223f      	movs	r2, #63	; 0x3f
 8004b06:	409a      	lsls	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3718      	adds	r7, #24
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	f010803f 	.word	0xf010803f

08004b28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
 8004b34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b36:	2300      	movs	r3, #0
 8004b38:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b3e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d101      	bne.n	8004b4e <HAL_DMA_Start_IT+0x26>
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	e040      	b.n	8004bd0 <HAL_DMA_Start_IT+0xa8>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d12f      	bne.n	8004bc2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2202      	movs	r2, #2
 8004b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	68b9      	ldr	r1, [r7, #8]
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f000 fa4a 	bl	8005010 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b80:	223f      	movs	r2, #63	; 0x3f
 8004b82:	409a      	lsls	r2, r3
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f042 0216 	orr.w	r2, r2, #22
 8004b96:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d007      	beq.n	8004bb0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0208 	orr.w	r2, r2, #8
 8004bae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f042 0201 	orr.w	r2, r2, #1
 8004bbe:	601a      	str	r2, [r3, #0]
 8004bc0:	e005      	b.n	8004bce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004bca:	2302      	movs	r3, #2
 8004bcc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004bce:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3718      	adds	r7, #24
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004be6:	f7ff f853 	bl	8003c90 <HAL_GetTick>
 8004bea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d008      	beq.n	8004c0a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2280      	movs	r2, #128	; 0x80
 8004bfc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e052      	b.n	8004cb0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 0216 	bic.w	r2, r2, #22
 8004c18:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695a      	ldr	r2, [r3, #20]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c28:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d103      	bne.n	8004c3a <HAL_DMA_Abort+0x62>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d007      	beq.n	8004c4a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f022 0208 	bic.w	r2, r2, #8
 8004c48:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f022 0201 	bic.w	r2, r2, #1
 8004c58:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c5a:	e013      	b.n	8004c84 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c5c:	f7ff f818 	bl	8003c90 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	2b05      	cmp	r3, #5
 8004c68:	d90c      	bls.n	8004c84 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2203      	movs	r2, #3
 8004c7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e015      	b.n	8004cb0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1e4      	bne.n	8004c5c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c96:	223f      	movs	r2, #63	; 0x3f
 8004c98:	409a      	lsls	r2, r3
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d004      	beq.n	8004cd6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2280      	movs	r2, #128	; 0x80
 8004cd0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e00c      	b.n	8004cf0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2205      	movs	r2, #5
 8004cda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 0201 	bic.w	r2, r2, #1
 8004cec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004d04:	2300      	movs	r3, #0
 8004d06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d08:	4b92      	ldr	r3, [pc, #584]	; (8004f54 <HAL_DMA_IRQHandler+0x258>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a92      	ldr	r2, [pc, #584]	; (8004f58 <HAL_DMA_IRQHandler+0x25c>)
 8004d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d12:	0a9b      	lsrs	r3, r3, #10
 8004d14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d26:	2208      	movs	r2, #8
 8004d28:	409a      	lsls	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d01a      	beq.n	8004d68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0304 	and.w	r3, r3, #4
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d013      	beq.n	8004d68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0204 	bic.w	r2, r2, #4
 8004d4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d54:	2208      	movs	r2, #8
 8004d56:	409a      	lsls	r2, r3
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d60:	f043 0201 	orr.w	r2, r3, #1
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	409a      	lsls	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4013      	ands	r3, r2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d012      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00b      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	409a      	lsls	r2, r3
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d96:	f043 0202 	orr.w	r2, r3, #2
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da2:	2204      	movs	r2, #4
 8004da4:	409a      	lsls	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	4013      	ands	r3, r2
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d012      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00b      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc0:	2204      	movs	r2, #4
 8004dc2:	409a      	lsls	r2, r3
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dcc:	f043 0204 	orr.w	r2, r3, #4
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd8:	2210      	movs	r2, #16
 8004dda:	409a      	lsls	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4013      	ands	r3, r2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d043      	beq.n	8004e6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0308 	and.w	r3, r3, #8
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d03c      	beq.n	8004e6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004df6:	2210      	movs	r2, #16
 8004df8:	409a      	lsls	r2, r3
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d018      	beq.n	8004e3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d108      	bne.n	8004e2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d024      	beq.n	8004e6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	4798      	blx	r3
 8004e2a:	e01f      	b.n	8004e6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d01b      	beq.n	8004e6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	4798      	blx	r3
 8004e3c:	e016      	b.n	8004e6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d107      	bne.n	8004e5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f022 0208 	bic.w	r2, r2, #8
 8004e5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d003      	beq.n	8004e6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e70:	2220      	movs	r2, #32
 8004e72:	409a      	lsls	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	4013      	ands	r3, r2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 808e 	beq.w	8004f9a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0310 	and.w	r3, r3, #16
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	f000 8086 	beq.w	8004f9a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e92:	2220      	movs	r2, #32
 8004e94:	409a      	lsls	r2, r3
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	2b05      	cmp	r3, #5
 8004ea4:	d136      	bne.n	8004f14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 0216 	bic.w	r2, r2, #22
 8004eb4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	695a      	ldr	r2, [r3, #20]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ec4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d103      	bne.n	8004ed6 <HAL_DMA_IRQHandler+0x1da>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d007      	beq.n	8004ee6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0208 	bic.w	r2, r2, #8
 8004ee4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eea:	223f      	movs	r2, #63	; 0x3f
 8004eec:	409a      	lsls	r2, r3
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2201      	movs	r2, #1
 8004efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d07d      	beq.n	8005006 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	4798      	blx	r3
        }
        return;
 8004f12:	e078      	b.n	8005006 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d01c      	beq.n	8004f5c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d108      	bne.n	8004f42 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d030      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	4798      	blx	r3
 8004f40:	e02b      	b.n	8004f9a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d027      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	4798      	blx	r3
 8004f52:	e022      	b.n	8004f9a <HAL_DMA_IRQHandler+0x29e>
 8004f54:	2000005c 	.word	0x2000005c
 8004f58:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10f      	bne.n	8004f8a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0210 	bic.w	r2, r2, #16
 8004f78:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d003      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d032      	beq.n	8005008 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d022      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2205      	movs	r2, #5
 8004fb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 0201 	bic.w	r2, r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	60bb      	str	r3, [r7, #8]
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d307      	bcc.n	8004fe2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0301 	and.w	r3, r3, #1
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1f2      	bne.n	8004fc6 <HAL_DMA_IRQHandler+0x2ca>
 8004fe0:	e000      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004fe2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d005      	beq.n	8005008 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	4798      	blx	r3
 8005004:	e000      	b.n	8005008 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005006:	bf00      	nop
    }
  }
}
 8005008:	3718      	adds	r7, #24
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop

08005010 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
 800501c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800502c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	2b40      	cmp	r3, #64	; 0x40
 800503c:	d108      	bne.n	8005050 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800504e:	e007      	b.n	8005060 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	60da      	str	r2, [r3, #12]
}
 8005060:	bf00      	nop
 8005062:	3714      	adds	r7, #20
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	b2db      	uxtb	r3, r3
 800507a:	3b10      	subs	r3, #16
 800507c:	4a14      	ldr	r2, [pc, #80]	; (80050d0 <DMA_CalcBaseAndBitshift+0x64>)
 800507e:	fba2 2303 	umull	r2, r3, r2, r3
 8005082:	091b      	lsrs	r3, r3, #4
 8005084:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005086:	4a13      	ldr	r2, [pc, #76]	; (80050d4 <DMA_CalcBaseAndBitshift+0x68>)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	4413      	add	r3, r2
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	461a      	mov	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2b03      	cmp	r3, #3
 8005098:	d909      	bls.n	80050ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80050a2:	f023 0303 	bic.w	r3, r3, #3
 80050a6:	1d1a      	adds	r2, r3, #4
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	659a      	str	r2, [r3, #88]	; 0x58
 80050ac:	e007      	b.n	80050be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80050b6:	f023 0303 	bic.w	r3, r3, #3
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3714      	adds	r7, #20
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	aaaaaaab 	.word	0xaaaaaaab
 80050d4:	0800b568 	.word	0x0800b568

080050d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050e0:	2300      	movs	r3, #0
 80050e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d11f      	bne.n	8005132 <DMA_CheckFifoParam+0x5a>
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	2b03      	cmp	r3, #3
 80050f6:	d856      	bhi.n	80051a6 <DMA_CheckFifoParam+0xce>
 80050f8:	a201      	add	r2, pc, #4	; (adr r2, 8005100 <DMA_CheckFifoParam+0x28>)
 80050fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050fe:	bf00      	nop
 8005100:	08005111 	.word	0x08005111
 8005104:	08005123 	.word	0x08005123
 8005108:	08005111 	.word	0x08005111
 800510c:	080051a7 	.word	0x080051a7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005114:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d046      	beq.n	80051aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005120:	e043      	b.n	80051aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005126:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800512a:	d140      	bne.n	80051ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005130:	e03d      	b.n	80051ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800513a:	d121      	bne.n	8005180 <DMA_CheckFifoParam+0xa8>
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	2b03      	cmp	r3, #3
 8005140:	d837      	bhi.n	80051b2 <DMA_CheckFifoParam+0xda>
 8005142:	a201      	add	r2, pc, #4	; (adr r2, 8005148 <DMA_CheckFifoParam+0x70>)
 8005144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005148:	08005159 	.word	0x08005159
 800514c:	0800515f 	.word	0x0800515f
 8005150:	08005159 	.word	0x08005159
 8005154:	08005171 	.word	0x08005171
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	73fb      	strb	r3, [r7, #15]
      break;
 800515c:	e030      	b.n	80051c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005162:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d025      	beq.n	80051b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800516e:	e022      	b.n	80051b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005174:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005178:	d11f      	bne.n	80051ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800517e:	e01c      	b.n	80051ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b02      	cmp	r3, #2
 8005184:	d903      	bls.n	800518e <DMA_CheckFifoParam+0xb6>
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	2b03      	cmp	r3, #3
 800518a:	d003      	beq.n	8005194 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800518c:	e018      	b.n	80051c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	73fb      	strb	r3, [r7, #15]
      break;
 8005192:	e015      	b.n	80051c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005198:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00e      	beq.n	80051be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	73fb      	strb	r3, [r7, #15]
      break;
 80051a4:	e00b      	b.n	80051be <DMA_CheckFifoParam+0xe6>
      break;
 80051a6:	bf00      	nop
 80051a8:	e00a      	b.n	80051c0 <DMA_CheckFifoParam+0xe8>
      break;
 80051aa:	bf00      	nop
 80051ac:	e008      	b.n	80051c0 <DMA_CheckFifoParam+0xe8>
      break;
 80051ae:	bf00      	nop
 80051b0:	e006      	b.n	80051c0 <DMA_CheckFifoParam+0xe8>
      break;
 80051b2:	bf00      	nop
 80051b4:	e004      	b.n	80051c0 <DMA_CheckFifoParam+0xe8>
      break;
 80051b6:	bf00      	nop
 80051b8:	e002      	b.n	80051c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80051ba:	bf00      	nop
 80051bc:	e000      	b.n	80051c0 <DMA_CheckFifoParam+0xe8>
      break;
 80051be:	bf00      	nop
    }
  } 
  
  return status; 
 80051c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3714      	adds	r7, #20
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop

080051d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b089      	sub	sp, #36	; 0x24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80051da:	2300      	movs	r3, #0
 80051dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80051de:	2300      	movs	r3, #0
 80051e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80051e2:	2300      	movs	r3, #0
 80051e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051e6:	2300      	movs	r3, #0
 80051e8:	61fb      	str	r3, [r7, #28]
 80051ea:	e165      	b.n	80054b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80051ec:	2201      	movs	r2, #1
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	fa02 f303 	lsl.w	r3, r2, r3
 80051f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	4013      	ands	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	429a      	cmp	r2, r3
 8005206:	f040 8154 	bne.w	80054b2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d00b      	beq.n	800522a <HAL_GPIO_Init+0x5a>
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	2b02      	cmp	r3, #2
 8005218:	d007      	beq.n	800522a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800521e:	2b11      	cmp	r3, #17
 8005220:	d003      	beq.n	800522a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b12      	cmp	r3, #18
 8005228:	d130      	bne.n	800528c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005230:	69fb      	ldr	r3, [r7, #28]
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	2203      	movs	r2, #3
 8005236:	fa02 f303 	lsl.w	r3, r2, r3
 800523a:	43db      	mvns	r3, r3
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	4013      	ands	r3, r2
 8005240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	68da      	ldr	r2, [r3, #12]
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	005b      	lsls	r3, r3, #1
 800524a:	fa02 f303 	lsl.w	r3, r2, r3
 800524e:	69ba      	ldr	r2, [r7, #24]
 8005250:	4313      	orrs	r3, r2
 8005252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005260:	2201      	movs	r2, #1
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	fa02 f303 	lsl.w	r3, r2, r3
 8005268:	43db      	mvns	r3, r3
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	4013      	ands	r3, r2
 800526e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	091b      	lsrs	r3, r3, #4
 8005276:	f003 0201 	and.w	r2, r3, #1
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	fa02 f303 	lsl.w	r3, r2, r3
 8005280:	69ba      	ldr	r2, [r7, #24]
 8005282:	4313      	orrs	r3, r2
 8005284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	2203      	movs	r2, #3
 8005298:	fa02 f303 	lsl.w	r3, r2, r3
 800529c:	43db      	mvns	r3, r3
 800529e:	69ba      	ldr	r2, [r7, #24]
 80052a0:	4013      	ands	r3, r2
 80052a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	689a      	ldr	r2, [r3, #8]
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	005b      	lsls	r3, r3, #1
 80052ac:	fa02 f303 	lsl.w	r3, r2, r3
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	69ba      	ldr	r2, [r7, #24]
 80052ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	2b02      	cmp	r3, #2
 80052c2:	d003      	beq.n	80052cc <HAL_GPIO_Init+0xfc>
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2b12      	cmp	r3, #18
 80052ca:	d123      	bne.n	8005314 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	08da      	lsrs	r2, r3, #3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	3208      	adds	r2, #8
 80052d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	f003 0307 	and.w	r3, r3, #7
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	220f      	movs	r2, #15
 80052e4:	fa02 f303 	lsl.w	r3, r2, r3
 80052e8:	43db      	mvns	r3, r3
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	4013      	ands	r3, r2
 80052ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	691a      	ldr	r2, [r3, #16]
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	f003 0307 	and.w	r3, r3, #7
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005300:	69ba      	ldr	r2, [r7, #24]
 8005302:	4313      	orrs	r3, r2
 8005304:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	08da      	lsrs	r2, r3, #3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	3208      	adds	r2, #8
 800530e:	69b9      	ldr	r1, [r7, #24]
 8005310:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800531a:	69fb      	ldr	r3, [r7, #28]
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	2203      	movs	r2, #3
 8005320:	fa02 f303 	lsl.w	r3, r2, r3
 8005324:	43db      	mvns	r3, r3
 8005326:	69ba      	ldr	r2, [r7, #24]
 8005328:	4013      	ands	r3, r2
 800532a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f003 0203 	and.w	r2, r3, #3
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	fa02 f303 	lsl.w	r3, r2, r3
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	4313      	orrs	r3, r2
 8005340:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	69ba      	ldr	r2, [r7, #24]
 8005346:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 80ae 	beq.w	80054b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005356:	2300      	movs	r3, #0
 8005358:	60fb      	str	r3, [r7, #12]
 800535a:	4b5d      	ldr	r3, [pc, #372]	; (80054d0 <HAL_GPIO_Init+0x300>)
 800535c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800535e:	4a5c      	ldr	r2, [pc, #368]	; (80054d0 <HAL_GPIO_Init+0x300>)
 8005360:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005364:	6453      	str	r3, [r2, #68]	; 0x44
 8005366:	4b5a      	ldr	r3, [pc, #360]	; (80054d0 <HAL_GPIO_Init+0x300>)
 8005368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800536a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800536e:	60fb      	str	r3, [r7, #12]
 8005370:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005372:	4a58      	ldr	r2, [pc, #352]	; (80054d4 <HAL_GPIO_Init+0x304>)
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	089b      	lsrs	r3, r3, #2
 8005378:	3302      	adds	r3, #2
 800537a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800537e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	f003 0303 	and.w	r3, r3, #3
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	220f      	movs	r2, #15
 800538a:	fa02 f303 	lsl.w	r3, r2, r3
 800538e:	43db      	mvns	r3, r3
 8005390:	69ba      	ldr	r2, [r7, #24]
 8005392:	4013      	ands	r3, r2
 8005394:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a4f      	ldr	r2, [pc, #316]	; (80054d8 <HAL_GPIO_Init+0x308>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d025      	beq.n	80053ea <HAL_GPIO_Init+0x21a>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a4e      	ldr	r2, [pc, #312]	; (80054dc <HAL_GPIO_Init+0x30c>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d01f      	beq.n	80053e6 <HAL_GPIO_Init+0x216>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a4d      	ldr	r2, [pc, #308]	; (80054e0 <HAL_GPIO_Init+0x310>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d019      	beq.n	80053e2 <HAL_GPIO_Init+0x212>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a4c      	ldr	r2, [pc, #304]	; (80054e4 <HAL_GPIO_Init+0x314>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d013      	beq.n	80053de <HAL_GPIO_Init+0x20e>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a4b      	ldr	r2, [pc, #300]	; (80054e8 <HAL_GPIO_Init+0x318>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d00d      	beq.n	80053da <HAL_GPIO_Init+0x20a>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a4a      	ldr	r2, [pc, #296]	; (80054ec <HAL_GPIO_Init+0x31c>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d007      	beq.n	80053d6 <HAL_GPIO_Init+0x206>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a49      	ldr	r2, [pc, #292]	; (80054f0 <HAL_GPIO_Init+0x320>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d101      	bne.n	80053d2 <HAL_GPIO_Init+0x202>
 80053ce:	2306      	movs	r3, #6
 80053d0:	e00c      	b.n	80053ec <HAL_GPIO_Init+0x21c>
 80053d2:	2307      	movs	r3, #7
 80053d4:	e00a      	b.n	80053ec <HAL_GPIO_Init+0x21c>
 80053d6:	2305      	movs	r3, #5
 80053d8:	e008      	b.n	80053ec <HAL_GPIO_Init+0x21c>
 80053da:	2304      	movs	r3, #4
 80053dc:	e006      	b.n	80053ec <HAL_GPIO_Init+0x21c>
 80053de:	2303      	movs	r3, #3
 80053e0:	e004      	b.n	80053ec <HAL_GPIO_Init+0x21c>
 80053e2:	2302      	movs	r3, #2
 80053e4:	e002      	b.n	80053ec <HAL_GPIO_Init+0x21c>
 80053e6:	2301      	movs	r3, #1
 80053e8:	e000      	b.n	80053ec <HAL_GPIO_Init+0x21c>
 80053ea:	2300      	movs	r3, #0
 80053ec:	69fa      	ldr	r2, [r7, #28]
 80053ee:	f002 0203 	and.w	r2, r2, #3
 80053f2:	0092      	lsls	r2, r2, #2
 80053f4:	4093      	lsls	r3, r2
 80053f6:	69ba      	ldr	r2, [r7, #24]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053fc:	4935      	ldr	r1, [pc, #212]	; (80054d4 <HAL_GPIO_Init+0x304>)
 80053fe:	69fb      	ldr	r3, [r7, #28]
 8005400:	089b      	lsrs	r3, r3, #2
 8005402:	3302      	adds	r3, #2
 8005404:	69ba      	ldr	r2, [r7, #24]
 8005406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800540a:	4b3a      	ldr	r3, [pc, #232]	; (80054f4 <HAL_GPIO_Init+0x324>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	43db      	mvns	r3, r3
 8005414:	69ba      	ldr	r2, [r7, #24]
 8005416:	4013      	ands	r3, r2
 8005418:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005426:	69ba      	ldr	r2, [r7, #24]
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	4313      	orrs	r3, r2
 800542c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800542e:	4a31      	ldr	r2, [pc, #196]	; (80054f4 <HAL_GPIO_Init+0x324>)
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005434:	4b2f      	ldr	r3, [pc, #188]	; (80054f4 <HAL_GPIO_Init+0x324>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	43db      	mvns	r3, r3
 800543e:	69ba      	ldr	r2, [r7, #24]
 8005440:	4013      	ands	r3, r2
 8005442:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d003      	beq.n	8005458 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005450:	69ba      	ldr	r2, [r7, #24]
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	4313      	orrs	r3, r2
 8005456:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005458:	4a26      	ldr	r2, [pc, #152]	; (80054f4 <HAL_GPIO_Init+0x324>)
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800545e:	4b25      	ldr	r3, [pc, #148]	; (80054f4 <HAL_GPIO_Init+0x324>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	43db      	mvns	r3, r3
 8005468:	69ba      	ldr	r2, [r7, #24]
 800546a:	4013      	ands	r3, r2
 800546c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	4313      	orrs	r3, r2
 8005480:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005482:	4a1c      	ldr	r2, [pc, #112]	; (80054f4 <HAL_GPIO_Init+0x324>)
 8005484:	69bb      	ldr	r3, [r7, #24]
 8005486:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005488:	4b1a      	ldr	r3, [pc, #104]	; (80054f4 <HAL_GPIO_Init+0x324>)
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	43db      	mvns	r3, r3
 8005492:	69ba      	ldr	r2, [r7, #24]
 8005494:	4013      	ands	r3, r2
 8005496:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d003      	beq.n	80054ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80054ac:	4a11      	ldr	r2, [pc, #68]	; (80054f4 <HAL_GPIO_Init+0x324>)
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	3301      	adds	r3, #1
 80054b6:	61fb      	str	r3, [r7, #28]
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	2b0f      	cmp	r3, #15
 80054bc:	f67f ae96 	bls.w	80051ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80054c0:	bf00      	nop
 80054c2:	bf00      	nop
 80054c4:	3724      	adds	r7, #36	; 0x24
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40023800 	.word	0x40023800
 80054d4:	40013800 	.word	0x40013800
 80054d8:	40020000 	.word	0x40020000
 80054dc:	40020400 	.word	0x40020400
 80054e0:	40020800 	.word	0x40020800
 80054e4:	40020c00 	.word	0x40020c00
 80054e8:	40021000 	.word	0x40021000
 80054ec:	40021400 	.word	0x40021400
 80054f0:	40021800 	.word	0x40021800
 80054f4:	40013c00 	.word	0x40013c00

080054f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	460b      	mov	r3, r1
 8005502:	807b      	strh	r3, [r7, #2]
 8005504:	4613      	mov	r3, r2
 8005506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005508:	787b      	ldrb	r3, [r7, #1]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d003      	beq.n	8005516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800550e:	887a      	ldrh	r2, [r7, #2]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005514:	e003      	b.n	800551e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005516:	887b      	ldrh	r3, [r7, #2]
 8005518:	041a      	lsls	r2, r3, #16
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	619a      	str	r2, [r3, #24]
}
 800551e:	bf00      	nop
 8005520:	370c      	adds	r7, #12
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
	...

0800552c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b086      	sub	sp, #24
 8005530:	af02      	add	r7, sp, #8
 8005532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005534:	f7fe fbac 	bl	8003c90 <HAL_GetTick>
 8005538:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d101      	bne.n	8005544 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e069      	b.n	8005618 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800554a:	b2db      	uxtb	r3, r3
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10b      	bne.n	8005568 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7fd fce9 	bl	8002f30 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800555e:	f241 3188 	movw	r1, #5000	; 0x1388
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 fd46 	bl	8005ff4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	3b01      	subs	r3, #1
 8005578:	021a      	lsls	r2, r3, #8
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	430a      	orrs	r2, r1
 8005580:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	2120      	movs	r1, #32
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fd71 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005594:	4603      	mov	r3, r0
 8005596:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005598:	7afb      	ldrb	r3, [r7, #11]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d137      	bne.n	800560e <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80055a8:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6852      	ldr	r2, [r2, #4]
 80055b0:	0611      	lsls	r1, r2, #24
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	68d2      	ldr	r2, [r2, #12]
 80055b6:	4311      	orrs	r1, r2
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	69d2      	ldr	r2, [r2, #28]
 80055bc:	4311      	orrs	r1, r2
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	6a12      	ldr	r2, [r2, #32]
 80055c2:	4311      	orrs	r1, r2
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	6812      	ldr	r2, [r2, #0]
 80055c8:	430b      	orrs	r3, r1
 80055ca:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	4b13      	ldr	r3, [pc, #76]	; (8005620 <HAL_QSPI_Init+0xf4>)
 80055d4:	4013      	ands	r3, r2
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	6912      	ldr	r2, [r2, #16]
 80055da:	0411      	lsls	r1, r2, #16
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	6952      	ldr	r2, [r2, #20]
 80055e0:	4311      	orrs	r1, r2
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	6992      	ldr	r2, [r2, #24]
 80055e6:	4311      	orrs	r1, r2
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	6812      	ldr	r2, [r2, #0]
 80055ec:	430b      	orrs	r3, r1
 80055ee:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0201 	orr.w	r2, r2, #1
 80055fe:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005616:	7afb      	ldrb	r3, [r7, #11]
}
 8005618:	4618      	mov	r0, r3
 800561a:	3710      	adds	r7, #16
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	ffe0f8fe 	.word	0xffe0f8fe

08005624 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b086      	sub	sp, #24
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	f003 0304 	and.w	r3, r3, #4
 8005642:	2b00      	cmp	r3, #0
 8005644:	d064      	beq.n	8005710 <HAL_QSPI_IRQHandler+0xec>
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d05f      	beq.n	8005710 <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	3320      	adds	r3, #32
 8005656:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b12      	cmp	r3, #18
 8005662:	d125      	bne.n	80056b0 <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005664:	e01c      	b.n	80056a0 <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00f      	beq.n	800568e <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005672:	781a      	ldrb	r2, [r3, #0]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	1c5a      	adds	r2, r3, #1
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	625a      	str	r2, [r3, #36]	; 0x24
          hqspi->TxXferCount--;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005686:	1e5a      	subs	r2, r3, #1
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	62da      	str	r2, [r3, #44]	; 0x2c
 800568c:	e008      	b.n	80056a0 <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800569c:	601a      	str	r2, [r3, #0]
          break;
 800569e:	e033      	b.n	8005708 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f003 0304 	and.w	r3, r3, #4
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1db      	bne.n	8005666 <HAL_QSPI_IRQHandler+0x42>
 80056ae:	e02b      	b.n	8005708 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b22      	cmp	r3, #34	; 0x22
 80056ba:	d125      	bne.n	8005708 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80056bc:	e01d      	b.n	80056fa <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d010      	beq.n	80056e8 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	7812      	ldrb	r2, [r2, #0]
 80056ce:	b2d2      	uxtb	r2, r2
 80056d0:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d6:	1c5a      	adds	r2, r3, #1
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	631a      	str	r2, [r3, #48]	; 0x30
          hqspi->RxXferCount--;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e0:	1e5a      	subs	r2, r3, #1
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	639a      	str	r2, [r3, #56]	; 0x38
 80056e6:	e008      	b.n	80056fa <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80056f6:	601a      	str	r2, [r3, #0]
          break;
 80056f8:	e006      	b.n	8005708 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f003 0304 	and.w	r3, r3, #4
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1da      	bne.n	80056be <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 fb8b 	bl	8005e24 <HAL_QSPI_FifoThresholdCallback>
 800570e:	e142      	b.n	8005996 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	f003 0302 	and.w	r3, r3, #2
 8005716:	2b00      	cmp	r3, #0
 8005718:	f000 80b6 	beq.w	8005888 <HAL_QSPI_IRQHandler+0x264>
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005722:	2b00      	cmp	r3, #0
 8005724:	f000 80b0 	beq.w	8005888 <HAL_QSPI_IRQHandler+0x264>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2202      	movs	r2, #2
 800572e:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 800573e:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b12      	cmp	r3, #18
 800574a:	d123      	bne.n	8005794 <HAL_QSPI_IRQHandler+0x170>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0304 	and.w	r3, r3, #4
 8005756:	2b00      	cmp	r3, #0
 8005758:	d011      	beq.n	800577e <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f022 0204 	bic.w	r2, r2, #4
 8005768:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f022 0201 	bic.w	r2, r2, #1
 800577c:	601a      	str	r2, [r3, #0]
      }

      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 fbdc 	bl	8005f3c <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f000 fb3f 	bl	8005e10 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005792:	e0fd      	b.n	8005990 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b22      	cmp	r3, #34	; 0x22
 800579e:	d146      	bne.n	800582e <HAL_QSPI_IRQHandler+0x20a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 0304 	and.w	r3, r3, #4
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d012      	beq.n	80057d4 <HAL_QSPI_IRQHandler+0x1b0>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 0204 	bic.w	r2, r2, #4
 80057bc:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f022 0201 	bic.w	r2, r2, #1
 80057d0:	601a      	str	r2, [r3, #0]
 80057d2:	e021      	b.n	8005818 <HAL_QSPI_IRQHandler+0x1f4>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	3320      	adds	r3, #32
 80057da:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 80057dc:	e013      	b.n	8005806 <HAL_QSPI_IRQHandler+0x1e2>
        {
          if (hqspi->RxXferCount > 0U)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d017      	beq.n	8005816 <HAL_QSPI_IRQHandler+0x1f2>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	7812      	ldrb	r2, [r2, #0]
 80057ee:	b2d2      	uxtb	r2, r2
 80057f0:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f6:	1c5a      	adds	r2, r3, #1
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	631a      	str	r2, [r3, #48]	; 0x30
            hqspi->RxXferCount--;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005800:	1e5a      	subs	r2, r3, #1
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	639a      	str	r2, [r3, #56]	; 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1e4      	bne.n	80057de <HAL_QSPI_IRQHandler+0x1ba>
 8005814:	e000      	b.n	8005818 <HAL_QSPI_IRQHandler+0x1f4>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8005816:	bf00      	nop
          }
        }
      }

      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 fb8f 	bl	8005f3c <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 fae8 	bl	8005dfc <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800582c:	e0b0      	b.n	8005990 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005834:	b2db      	uxtb	r3, r3
 8005836:	2b02      	cmp	r3, #2
 8005838:	d107      	bne.n	800584a <HAL_QSPI_IRQHandler+0x226>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fad0 	bl	8005de8 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005848:	e0a2      	b.n	8005990 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b08      	cmp	r3, #8
 8005854:	f040 809c 	bne.w	8005990 <HAL_QSPI_IRQHandler+0x36c>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	695a      	ldr	r2, [r3, #20]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005866:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005874:	2b00      	cmp	r3, #0
 8005876:	d103      	bne.n	8005880 <HAL_QSPI_IRQHandler+0x25c>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 faab 	bl	8005dd4 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800587e:	e087      	b.n	8005990 <HAL_QSPI_IRQHandler+0x36c>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 fa9d 	bl	8005dc0 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005886:	e083      	b.n	8005990 <HAL_QSPI_IRQHandler+0x36c>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f003 0308 	and.w	r3, r3, #8
 800588e:	2b00      	cmp	r3, #0
 8005890:	d01f      	beq.n	80058d2 <HAL_QSPI_IRQHandler+0x2ae>
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005898:	2b00      	cmp	r3, #0
 800589a:	d01a      	beq.n	80058d2 <HAL_QSPI_IRQHandler+0x2ae>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2208      	movs	r2, #8
 80058a2:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00b      	beq.n	80058ca <HAL_QSPI_IRQHandler+0x2a6>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80058c0:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 fab4 	bl	8005e38 <HAL_QSPI_StatusMatchCallback>
 80058d0:	e061      	b.n	8005996 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d047      	beq.n	800596c <HAL_QSPI_IRQHandler+0x348>
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d042      	beq.n	800596c <HAL_QSPI_IRQHandler+0x348>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2201      	movs	r2, #1
 80058ec:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80058fc:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005902:	f043 0202 	orr.w	r2, r3, #2
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	645a      	str	r2, [r3, #68]	; 0x44

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0304 	and.w	r3, r3, #4
 8005914:	2b00      	cmp	r3, #0
 8005916:	d021      	beq.n	800595c <HAL_QSPI_IRQHandler+0x338>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0204 	bic.w	r2, r2, #4
 8005926:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800592c:	4a1c      	ldr	r2, [pc, #112]	; (80059a0 <HAL_QSPI_IRQHandler+0x37c>)
 800592e:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005934:	4618      	mov	r0, r3
 8005936:	f7ff f9bf 	bl	8004cb8 <HAL_DMA_Abort_IT>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d029      	beq.n	8005994 <HAL_QSPI_IRQHandler+0x370>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005944:	f043 0204 	orr.w	r2, r3, #4
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 fa33 	bl	8005dc0 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800595a:	e01b      	b.n	8005994 <HAL_QSPI_IRQHandler+0x370>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f000 fa2b 	bl	8005dc0 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800596a:	e013      	b.n	8005994 <HAL_QSPI_IRQHandler+0x370>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f003 0310 	and.w	r3, r3, #16
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00f      	beq.n	8005996 <HAL_QSPI_IRQHandler+0x372>
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d00a      	beq.n	8005996 <HAL_QSPI_IRQHandler+0x372>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2210      	movs	r2, #16
 8005986:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 fa5f 	bl	8005e4c <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 800598e:	e002      	b.n	8005996 <HAL_QSPI_IRQHandler+0x372>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005990:	bf00      	nop
 8005992:	e000      	b.n	8005996 <HAL_QSPI_IRQHandler+0x372>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005994:	bf00      	nop
}
 8005996:	bf00      	nop
 8005998:	3718      	adds	r7, #24
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	08006011 	.word	0x08006011

080059a4 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b088      	sub	sp, #32
 80059a8:	af02      	add	r7, sp, #8
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80059b0:	f7fe f96e 	bl	8003c90 <HAL_GetTick>
 80059b4:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d101      	bne.n	80059c6 <HAL_QSPI_Command+0x22>
 80059c2:	2302      	movs	r3, #2
 80059c4:	e048      	b.n	8005a58 <HAL_QSPI_Command+0xb4>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d137      	bne.n	8005a4a <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2200      	movs	r2, #0
 80059de:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2202      	movs	r2, #2
 80059e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	2200      	movs	r2, #0
 80059f0:	2120      	movs	r1, #32
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f000 fb3f 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 80059f8:	4603      	mov	r3, r0
 80059fa:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80059fc:	7dfb      	ldrb	r3, [r7, #23]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d125      	bne.n	8005a4e <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005a02:	2200      	movs	r2, #0
 8005a04:	68b9      	ldr	r1, [r7, #8]
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f000 fb6c 	bl	80060e4 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d115      	bne.n	8005a40 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	2102      	movs	r1, #2
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 fb29 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005a24:	4603      	mov	r3, r0
 8005a26:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8005a28:	7dfb      	ldrb	r3, [r7, #23]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10f      	bne.n	8005a4e <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2202      	movs	r2, #2
 8005a34:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a3e:	e006      	b.n	8005a4e <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a48:	e001      	b.n	8005a4e <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8005a4a:	2302      	movs	r3, #2
 8005a4c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3718      	adds	r7, #24
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b08a      	sub	sp, #40	; 0x28
 8005a64:	af02      	add	r7, sp, #8
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8005a70:	f7fe f90e 	bl	8003c90 <HAL_GetTick>
 8005a74:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	3320      	adds	r3, #32
 8005a7c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d101      	bne.n	8005a8e <HAL_QSPI_Transmit+0x2e>
 8005a8a:	2302      	movs	r3, #2
 8005a8c:	e07b      	b.n	8005b86 <HAL_QSPI_Transmit+0x126>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d16a      	bne.n	8005b78 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d05b      	beq.n	8005b66 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2212      	movs	r2, #18
 8005ab2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	1c5a      	adds	r2, r3, #1
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	1c5a      	adds	r2, r3, #1
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	68ba      	ldr	r2, [r7, #8]
 8005ad2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	695a      	ldr	r2, [r3, #20]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005ae2:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8005ae4:	e01b      	b.n	8005b1e <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	9300      	str	r3, [sp, #0]
 8005aea:	69bb      	ldr	r3, [r7, #24]
 8005aec:	2201      	movs	r2, #1
 8005aee:	2104      	movs	r1, #4
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 fac0 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005af6:	4603      	mov	r3, r0
 8005af8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005afa:	7ffb      	ldrb	r3, [r7, #31]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d113      	bne.n	8005b28 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b04:	781a      	ldrb	r2, [r3, #0]
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b18:	1e5a      	subs	r2, r3, #1
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1df      	bne.n	8005ae6 <HAL_QSPI_Transmit+0x86>
 8005b26:	e000      	b.n	8005b2a <HAL_QSPI_Transmit+0xca>
          break;
 8005b28:	bf00      	nop
      }

      if (status == HAL_OK)
 8005b2a:	7ffb      	ldrb	r3, [r7, #31]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d115      	bne.n	8005b5c <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	69bb      	ldr	r3, [r7, #24]
 8005b36:	2201      	movs	r2, #1
 8005b38:	2102      	movs	r1, #2
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f000 fa9b 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005b40:	4603      	mov	r3, r0
 8005b42:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8005b44:	7ffb      	ldrb	r3, [r7, #31]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d108      	bne.n	8005b5c <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	60da      	str	r2, [r3, #12]

          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f000 f984 	bl	8005e60 <HAL_QSPI_Abort>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b64:	e00a      	b.n	8005b7c <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b6a:	f043 0208 	orr.w	r2, r3, #8
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	77fb      	strb	r3, [r7, #31]
 8005b76:	e001      	b.n	8005b7c <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005b78:	2302      	movs	r3, #2
 8005b7a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8005b84:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3720      	adds	r7, #32
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}

08005b8e <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b08a      	sub	sp, #40	; 0x28
 8005b92:	af02      	add	r7, sp, #8
 8005b94:	60f8      	str	r0, [r7, #12]
 8005b96:	60b9      	str	r1, [r7, #8]
 8005b98:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8005b9e:	f7fe f877 	bl	8003c90 <HAL_GetTick>
 8005ba2:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	3320      	adds	r3, #32
 8005bb2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d101      	bne.n	8005bc4 <HAL_QSPI_Receive+0x36>
 8005bc0:	2302      	movs	r3, #2
 8005bc2:	e082      	b.n	8005cca <HAL_QSPI_Receive+0x13c>
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d171      	bne.n	8005cbc <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d062      	beq.n	8005caa <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2222      	movs	r2, #34	; 0x22
 8005be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	1c5a      	adds	r2, r3, #1
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	1c5a      	adds	r2, r3, #1
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	68ba      	ldr	r2, [r7, #8]
 8005c08:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005c1c:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	697a      	ldr	r2, [r7, #20]
 8005c24:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8005c26:	e01c      	b.n	8005c62 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	2106      	movs	r1, #6
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f000 fa1f 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8005c3c:	7ffb      	ldrb	r3, [r7, #31]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d114      	bne.n	8005c6c <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	7812      	ldrb	r2, [r2, #0]
 8005c4a:	b2d2      	uxtb	r2, r2
 8005c4c:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c52:	1c5a      	adds	r2, r3, #1
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c5c:	1e5a      	subs	r2, r3, #1
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1de      	bne.n	8005c28 <HAL_QSPI_Receive+0x9a>
 8005c6a:	e000      	b.n	8005c6e <HAL_QSPI_Receive+0xe0>
          break;
 8005c6c:	bf00      	nop
      }

      if (status == HAL_OK)
 8005c6e:	7ffb      	ldrb	r3, [r7, #31]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d115      	bne.n	8005ca0 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	9300      	str	r3, [sp, #0]
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	2102      	movs	r1, #2
 8005c7e:	68f8      	ldr	r0, [r7, #12]
 8005c80:	f000 f9f9 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005c84:	4603      	mov	r3, r0
 8005c86:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8005c88:	7ffb      	ldrb	r3, [r7, #31]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d108      	bne.n	8005ca0 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2202      	movs	r2, #2
 8005c94:	60da      	str	r2, [r3, #12]

          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 f8e2 	bl	8005e60 <HAL_QSPI_Abort>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ca8:	e00a      	b.n	8005cc0 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cae:	f043 0208 	orr.w	r2, r3, #8
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	77fb      	strb	r3, [r7, #31]
 8005cba:	e001      	b.n	8005cc0 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005cbc:	2302      	movs	r3, #2
 8005cbe:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8005cc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3720      	adds	r7, #32
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b088      	sub	sp, #32
 8005cd6:	af02      	add	r7, sp, #8
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	60b9      	str	r1, [r7, #8]
 8005cdc:	607a      	str	r2, [r7, #4]
 8005cde:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005ce0:	f7fd ffd6 	bl	8003c90 <HAL_GetTick>
 8005ce4:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d101      	bne.n	8005cf6 <HAL_QSPI_AutoPolling+0x24>
 8005cf2:	2302      	movs	r3, #2
 8005cf4:	e060      	b.n	8005db8 <HAL_QSPI_AutoPolling+0xe6>
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d14f      	bne.n	8005daa <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2242      	movs	r2, #66	; 0x42
 8005d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	9300      	str	r3, [sp, #0]
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	2120      	movs	r1, #32
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	f000 f9a7 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8005d2c:	7dfb      	ldrb	r3, [r7, #23]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d13d      	bne.n	8005dae <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	6812      	ldr	r2, [r2, #0]
 8005d3a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6852      	ldr	r2, [r2, #4]
 8005d44:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	6892      	ldr	r2, [r2, #8]
 8005d4e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005d68:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8005d72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005d76:	68b9      	ldr	r1, [r7, #8]
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f000 f9b3 	bl	80060e4 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	9300      	str	r3, [sp, #0]
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	2201      	movs	r2, #1
 8005d86:	2108      	movs	r1, #8
 8005d88:	68f8      	ldr	r0, [r7, #12]
 8005d8a:	f000 f974 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8005d92:	7dfb      	ldrb	r3, [r7, #23]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d10a      	bne.n	8005dae <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2208      	movs	r2, #8
 8005d9e:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005da8:	e001      	b.n	8005dae <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8005daa:	2302      	movs	r3, #2
 8005dac:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8005ddc:	bf00      	nop
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 8005df0:	bf00      	nop
 8005df2:	370c      	adds	r7, #12
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 8005e04:	bf00      	nop
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 8005e18:	bf00      	nop
 8005e1a:	370c      	adds	r7, #12
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr

08005e24 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8005e2c:	bf00      	nop
 8005e2e:	370c      	adds	r7, #12
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8005e54:	bf00      	nop
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b086      	sub	sp, #24
 8005e64:	af02      	add	r7, sp, #8
 8005e66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005e6c:	f7fd ff10 	bl	8003c90 <HAL_GetTick>
 8005e70:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d056      	beq.n	8005f30 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0304 	and.w	r3, r3, #4
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d017      	beq.n	8005ec8 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f022 0204 	bic.w	r2, r2, #4
 8005ea6:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7fe fe93 	bl	8004bd8 <HAL_DMA_Abort>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8005eb6:	7bfb      	ldrb	r3, [r7, #15]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d005      	beq.n	8005ec8 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec0:	f043 0204 	orr.w	r2, r3, #4
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f042 0202 	orr.w	r2, r2, #2
 8005ed6:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005edc:	9300      	str	r3, [sp, #0]
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	2102      	movs	r1, #2
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 f8c6 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005eea:	4603      	mov	r3, r0
 8005eec:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005eee:	7bfb      	ldrb	r3, [r7, #15]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d10e      	bne.n	8005f12 <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2202      	movs	r2, #2
 8005efa:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	2200      	movs	r2, #0
 8005f06:	2120      	movs	r1, #32
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f8b4 	bl	8006076 <QSPI_WaitFlagStateUntilTimeout>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005f12:	7bfb      	ldrb	r3, [r7, #15]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d10b      	bne.n	8005f30 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	695a      	ldr	r2, [r3, #20]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005f26:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
  }

  return status;
 8005f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
	...

08005f3c <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f44:	2300      	movs	r3, #0
 8005f46:	73fb      	strb	r3, [r7, #15]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	f003 0302 	and.w	r3, r3, #2
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d046      	beq.n	8005fe6 <HAL_QSPI_Abort_IT+0xaa>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2208      	movs	r2, #8
 8005f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8005f76:	601a      	str	r2, [r3, #0]

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0304 	and.w	r3, r3, #4
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d01b      	beq.n	8005fbe <HAL_QSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0204 	bic.w	r2, r2, #4
 8005f94:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f9a:	4a15      	ldr	r2, [pc, #84]	; (8005ff0 <HAL_QSPI_Abort_IT+0xb4>)
 8005f9c:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7fe fe88 	bl	8004cb8 <HAL_DMA_Abort_IT>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d01b      	beq.n	8005fe6 <HAL_QSPI_Abort_IT+0xaa>
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f7ff ff0c 	bl	8005dd4 <HAL_QSPI_AbortCpltCallback>
 8005fbc:	e013      	b.n	8005fe6 <HAL_QSPI_Abort_IT+0xaa>
      }
    }
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	60da      	str	r2, [r3, #12]

      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005fd4:	601a      	str	r2, [r3, #0]

      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f042 0202 	orr.w	r2, r2, #2
 8005fe4:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	08006011 	.word	0x08006011

08005ff4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	683a      	ldr	r2, [r7, #0]
 8006002:	649a      	str	r2, [r3, #72]	; 0x48
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800601c:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	639a      	str	r2, [r3, #56]	; 0x38
  hqspi->TxXferCount = 0U;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	62da      	str	r2, [r3, #44]	; 0x2c

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006030:	b2db      	uxtb	r3, r3
 8006032:	2b08      	cmp	r3, #8
 8006034:	d114      	bne.n	8006060 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2202      	movs	r2, #2
 800603c:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800604c:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f042 0202 	orr.w	r2, r2, #2
 800605c:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 800605e:	e006      	b.n	800606e <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 8006068:	68f8      	ldr	r0, [r7, #12]
 800606a:	f7ff fea9 	bl	8005dc0 <HAL_QSPI_ErrorCallback>
}
 800606e:	bf00      	nop
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006076:	b580      	push	{r7, lr}
 8006078:	b084      	sub	sp, #16
 800607a:	af00      	add	r7, sp, #0
 800607c:	60f8      	str	r0, [r7, #12]
 800607e:	60b9      	str	r1, [r7, #8]
 8006080:	603b      	str	r3, [r7, #0]
 8006082:	4613      	mov	r3, r2
 8006084:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006086:	e01a      	b.n	80060be <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800608e:	d016      	beq.n	80060be <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006090:	f7fd fdfe 	bl	8003c90 <HAL_GetTick>
 8006094:	4602      	mov	r2, r0
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	69ba      	ldr	r2, [r7, #24]
 800609c:	429a      	cmp	r2, r3
 800609e:	d302      	bcc.n	80060a6 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10b      	bne.n	80060be <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2204      	movs	r2, #4
 80060aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060b2:	f043 0201 	orr.w	r2, r3, #1
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e00e      	b.n	80060dc <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	689a      	ldr	r2, [r3, #8]
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	4013      	ands	r3, r2
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	bf14      	ite	ne
 80060cc:	2301      	movne	r3, #1
 80060ce:	2300      	moveq	r3, #0
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	461a      	mov	r2, r3
 80060d4:	79fb      	ldrb	r3, [r7, #7]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d1d6      	bne.n	8006088 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d009      	beq.n	800610c <QSPI_Config+0x28>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80060fe:	d005      	beq.n	800610c <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	3a01      	subs	r2, #1
 800610a:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	2b00      	cmp	r3, #0
 8006112:	f000 80b9 	beq.w	8006288 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d05f      	beq.n	80061de <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	68ba      	ldr	r2, [r7, #8]
 8006124:	6892      	ldr	r2, [r2, #8]
 8006126:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	69db      	ldr	r3, [r3, #28]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d031      	beq.n	8006194 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006138:	431a      	orrs	r2, r3
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800613e:	431a      	orrs	r2, r3
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006144:	431a      	orrs	r2, r3
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	049b      	lsls	r3, r3, #18
 800614c:	431a      	orrs	r2, r3
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	431a      	orrs	r2, r3
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	6a1b      	ldr	r3, [r3, #32]
 8006158:	431a      	orrs	r2, r3
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	431a      	orrs	r2, r3
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	69db      	ldr	r3, [r3, #28]
 8006164:	431a      	orrs	r2, r3
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	431a      	orrs	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	ea42 0103 	orr.w	r1, r2, r3
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	430a      	orrs	r2, r1
 800617c:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006184:	f000 812e 	beq.w	80063e4 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	6852      	ldr	r2, [r2, #4]
 8006190:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8006192:	e127      	b.n	80063e4 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800619c:	431a      	orrs	r2, r3
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a2:	431a      	orrs	r2, r3
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a8:	431a      	orrs	r2, r3
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	695b      	ldr	r3, [r3, #20]
 80061ae:	049b      	lsls	r3, r3, #18
 80061b0:	431a      	orrs	r2, r3
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	431a      	orrs	r2, r3
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	6a1b      	ldr	r3, [r3, #32]
 80061bc:	431a      	orrs	r2, r3
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	69db      	ldr	r3, [r3, #28]
 80061c2:	431a      	orrs	r2, r3
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	699b      	ldr	r3, [r3, #24]
 80061c8:	431a      	orrs	r2, r3
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	ea42 0103 	orr.w	r1, r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	430a      	orrs	r2, r1
 80061da:	615a      	str	r2, [r3, #20]
}
 80061dc:	e102      	b.n	80063e4 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d02e      	beq.n	8006244 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ee:	431a      	orrs	r2, r3
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f4:	431a      	orrs	r2, r3
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061fa:	431a      	orrs	r2, r3
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	049b      	lsls	r3, r3, #18
 8006202:	431a      	orrs	r2, r3
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	6a1b      	ldr	r3, [r3, #32]
 8006208:	431a      	orrs	r2, r3
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	431a      	orrs	r2, r3
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	69db      	ldr	r3, [r3, #28]
 8006214:	431a      	orrs	r2, r3
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	431a      	orrs	r2, r3
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	ea42 0103 	orr.w	r1, r2, r3
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	430a      	orrs	r2, r1
 800622c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006234:	f000 80d6 	beq.w	80063e4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	6852      	ldr	r2, [r2, #4]
 8006240:	619a      	str	r2, [r3, #24]
}
 8006242:	e0cf      	b.n	80063e4 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800624c:	431a      	orrs	r2, r3
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006252:	431a      	orrs	r2, r3
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006258:	431a      	orrs	r2, r3
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	049b      	lsls	r3, r3, #18
 8006260:	431a      	orrs	r2, r3
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	431a      	orrs	r2, r3
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	431a      	orrs	r2, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	699b      	ldr	r3, [r3, #24]
 8006272:	431a      	orrs	r2, r3
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	ea42 0103 	orr.w	r1, r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	430a      	orrs	r2, r1
 8006284:	615a      	str	r2, [r3, #20]
}
 8006286:	e0ad      	b.n	80063e4 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	6a1b      	ldr	r3, [r3, #32]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d058      	beq.n	8006342 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68ba      	ldr	r2, [r7, #8]
 8006296:	6892      	ldr	r2, [r2, #8]
 8006298:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	69db      	ldr	r3, [r3, #28]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d02d      	beq.n	80062fe <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062aa:	431a      	orrs	r2, r3
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062b0:	431a      	orrs	r2, r3
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b6:	431a      	orrs	r2, r3
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	049b      	lsls	r3, r3, #18
 80062be:	431a      	orrs	r2, r3
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	431a      	orrs	r2, r3
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	431a      	orrs	r2, r3
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	431a      	orrs	r2, r3
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	431a      	orrs	r2, r3
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	ea42 0103 	orr.w	r1, r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80062f0:	d078      	beq.n	80063e4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68ba      	ldr	r2, [r7, #8]
 80062f8:	6852      	ldr	r2, [r2, #4]
 80062fa:	619a      	str	r2, [r3, #24]
}
 80062fc:	e072      	b.n	80063e4 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006306:	431a      	orrs	r2, r3
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800630c:	431a      	orrs	r2, r3
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006312:	431a      	orrs	r2, r3
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	695b      	ldr	r3, [r3, #20]
 8006318:	049b      	lsls	r3, r3, #18
 800631a:	431a      	orrs	r2, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	431a      	orrs	r2, r3
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	431a      	orrs	r2, r3
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	431a      	orrs	r2, r3
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	699b      	ldr	r3, [r3, #24]
 8006332:	ea42 0103 	orr.w	r1, r2, r3
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	430a      	orrs	r2, r1
 800633e:	615a      	str	r2, [r3, #20]
}
 8006340:	e050      	b.n	80063e4 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	69db      	ldr	r3, [r3, #28]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d02a      	beq.n	80063a0 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006352:	431a      	orrs	r2, r3
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006358:	431a      	orrs	r2, r3
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635e:	431a      	orrs	r2, r3
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	049b      	lsls	r3, r3, #18
 8006366:	431a      	orrs	r2, r3
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	6a1b      	ldr	r3, [r3, #32]
 800636c:	431a      	orrs	r2, r3
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	431a      	orrs	r2, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	69db      	ldr	r3, [r3, #28]
 8006378:	431a      	orrs	r2, r3
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	ea42 0103 	orr.w	r1, r2, r3
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	430a      	orrs	r2, r1
 800638a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006392:	d027      	beq.n	80063e4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68ba      	ldr	r2, [r7, #8]
 800639a:	6852      	ldr	r2, [r2, #4]
 800639c:	619a      	str	r2, [r3, #24]
}
 800639e:	e021      	b.n	80063e4 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d01d      	beq.n	80063e4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b0:	431a      	orrs	r2, r3
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063b6:	431a      	orrs	r2, r3
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063bc:	431a      	orrs	r2, r3
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	049b      	lsls	r3, r3, #18
 80063c4:	431a      	orrs	r2, r3
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	6a1b      	ldr	r3, [r3, #32]
 80063ca:	431a      	orrs	r2, r3
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	69db      	ldr	r3, [r3, #28]
 80063d0:	431a      	orrs	r2, r3
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	ea42 0103 	orr.w	r1, r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	430a      	orrs	r2, r1
 80063e2:	615a      	str	r2, [r3, #20]
}
 80063e4:	bf00      	nop
 80063e6:	3714      	adds	r7, #20
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d101      	bne.n	8006404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e0cc      	b.n	800659e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006404:	4b68      	ldr	r3, [pc, #416]	; (80065a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 030f 	and.w	r3, r3, #15
 800640c:	683a      	ldr	r2, [r7, #0]
 800640e:	429a      	cmp	r2, r3
 8006410:	d90c      	bls.n	800642c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006412:	4b65      	ldr	r3, [pc, #404]	; (80065a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006414:	683a      	ldr	r2, [r7, #0]
 8006416:	b2d2      	uxtb	r2, r2
 8006418:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800641a:	4b63      	ldr	r3, [pc, #396]	; (80065a8 <HAL_RCC_ClockConfig+0x1b8>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 030f 	and.w	r3, r3, #15
 8006422:	683a      	ldr	r2, [r7, #0]
 8006424:	429a      	cmp	r2, r3
 8006426:	d001      	beq.n	800642c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e0b8      	b.n	800659e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 0302 	and.w	r3, r3, #2
 8006434:	2b00      	cmp	r3, #0
 8006436:	d020      	beq.n	800647a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0304 	and.w	r3, r3, #4
 8006440:	2b00      	cmp	r3, #0
 8006442:	d005      	beq.n	8006450 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006444:	4b59      	ldr	r3, [pc, #356]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	4a58      	ldr	r2, [pc, #352]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 800644a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800644e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 0308 	and.w	r3, r3, #8
 8006458:	2b00      	cmp	r3, #0
 800645a:	d005      	beq.n	8006468 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800645c:	4b53      	ldr	r3, [pc, #332]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	4a52      	ldr	r2, [pc, #328]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 8006462:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006466:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006468:	4b50      	ldr	r3, [pc, #320]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	494d      	ldr	r1, [pc, #308]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 8006476:	4313      	orrs	r3, r2
 8006478:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	2b00      	cmp	r3, #0
 8006484:	d044      	beq.n	8006510 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	2b01      	cmp	r3, #1
 800648c:	d107      	bne.n	800649e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800648e:	4b47      	ldr	r3, [pc, #284]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006496:	2b00      	cmp	r3, #0
 8006498:	d119      	bne.n	80064ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e07f      	b.n	800659e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d003      	beq.n	80064ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064aa:	2b03      	cmp	r3, #3
 80064ac:	d107      	bne.n	80064be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064ae:	4b3f      	ldr	r3, [pc, #252]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d109      	bne.n	80064ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e06f      	b.n	800659e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064be:	4b3b      	ldr	r3, [pc, #236]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 0302 	and.w	r3, r3, #2
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e067      	b.n	800659e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064ce:	4b37      	ldr	r3, [pc, #220]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f023 0203 	bic.w	r2, r3, #3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	4934      	ldr	r1, [pc, #208]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 80064dc:	4313      	orrs	r3, r2
 80064de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80064e0:	f7fd fbd6 	bl	8003c90 <HAL_GetTick>
 80064e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064e6:	e00a      	b.n	80064fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064e8:	f7fd fbd2 	bl	8003c90 <HAL_GetTick>
 80064ec:	4602      	mov	r2, r0
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	1ad3      	subs	r3, r2, r3
 80064f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d901      	bls.n	80064fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e04f      	b.n	800659e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064fe:	4b2b      	ldr	r3, [pc, #172]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f003 020c 	and.w	r2, r3, #12
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	429a      	cmp	r2, r3
 800650e:	d1eb      	bne.n	80064e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006510:	4b25      	ldr	r3, [pc, #148]	; (80065a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 030f 	and.w	r3, r3, #15
 8006518:	683a      	ldr	r2, [r7, #0]
 800651a:	429a      	cmp	r2, r3
 800651c:	d20c      	bcs.n	8006538 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800651e:	4b22      	ldr	r3, [pc, #136]	; (80065a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006520:	683a      	ldr	r2, [r7, #0]
 8006522:	b2d2      	uxtb	r2, r2
 8006524:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006526:	4b20      	ldr	r3, [pc, #128]	; (80065a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 030f 	and.w	r3, r3, #15
 800652e:	683a      	ldr	r2, [r7, #0]
 8006530:	429a      	cmp	r2, r3
 8006532:	d001      	beq.n	8006538 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e032      	b.n	800659e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0304 	and.w	r3, r3, #4
 8006540:	2b00      	cmp	r3, #0
 8006542:	d008      	beq.n	8006556 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006544:	4b19      	ldr	r3, [pc, #100]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	4916      	ldr	r1, [pc, #88]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 8006552:	4313      	orrs	r3, r2
 8006554:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0308 	and.w	r3, r3, #8
 800655e:	2b00      	cmp	r3, #0
 8006560:	d009      	beq.n	8006576 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006562:	4b12      	ldr	r3, [pc, #72]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	00db      	lsls	r3, r3, #3
 8006570:	490e      	ldr	r1, [pc, #56]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 8006572:	4313      	orrs	r3, r2
 8006574:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006576:	f000 f887 	bl	8006688 <HAL_RCC_GetSysClockFreq>
 800657a:	4602      	mov	r2, r0
 800657c:	4b0b      	ldr	r3, [pc, #44]	; (80065ac <HAL_RCC_ClockConfig+0x1bc>)
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	091b      	lsrs	r3, r3, #4
 8006582:	f003 030f 	and.w	r3, r3, #15
 8006586:	490a      	ldr	r1, [pc, #40]	; (80065b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006588:	5ccb      	ldrb	r3, [r1, r3]
 800658a:	fa22 f303 	lsr.w	r3, r2, r3
 800658e:	4a09      	ldr	r2, [pc, #36]	; (80065b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006592:	4b09      	ldr	r3, [pc, #36]	; (80065b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4618      	mov	r0, r3
 8006598:	f7fc fd76 	bl	8003088 <HAL_InitTick>

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	40023c00 	.word	0x40023c00
 80065ac:	40023800 	.word	0x40023800
 80065b0:	0800b550 	.word	0x0800b550
 80065b4:	2000005c 	.word	0x2000005c
 80065b8:	20000060 	.word	0x20000060

080065bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065bc:	b480      	push	{r7}
 80065be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065c0:	4b03      	ldr	r3, [pc, #12]	; (80065d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80065c2:	681b      	ldr	r3, [r3, #0]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	2000005c 	.word	0x2000005c

080065d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80065d8:	f7ff fff0 	bl	80065bc <HAL_RCC_GetHCLKFreq>
 80065dc:	4602      	mov	r2, r0
 80065de:	4b05      	ldr	r3, [pc, #20]	; (80065f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	0a9b      	lsrs	r3, r3, #10
 80065e4:	f003 0307 	and.w	r3, r3, #7
 80065e8:	4903      	ldr	r1, [pc, #12]	; (80065f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065ea:	5ccb      	ldrb	r3, [r1, r3]
 80065ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	40023800 	.word	0x40023800
 80065f8:	0800b560 	.word	0x0800b560

080065fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006600:	f7ff ffdc 	bl	80065bc <HAL_RCC_GetHCLKFreq>
 8006604:	4602      	mov	r2, r0
 8006606:	4b05      	ldr	r3, [pc, #20]	; (800661c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	0b5b      	lsrs	r3, r3, #13
 800660c:	f003 0307 	and.w	r3, r3, #7
 8006610:	4903      	ldr	r1, [pc, #12]	; (8006620 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006612:	5ccb      	ldrb	r3, [r1, r3]
 8006614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006618:	4618      	mov	r0, r3
 800661a:	bd80      	pop	{r7, pc}
 800661c:	40023800 	.word	0x40023800
 8006620:	0800b560 	.word	0x0800b560

08006624 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	220f      	movs	r2, #15
 8006632:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006634:	4b12      	ldr	r3, [pc, #72]	; (8006680 <HAL_RCC_GetClockConfig+0x5c>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 0203 	and.w	r2, r3, #3
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006640:	4b0f      	ldr	r3, [pc, #60]	; (8006680 <HAL_RCC_GetClockConfig+0x5c>)
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800664c:	4b0c      	ldr	r3, [pc, #48]	; (8006680 <HAL_RCC_GetClockConfig+0x5c>)
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006658:	4b09      	ldr	r3, [pc, #36]	; (8006680 <HAL_RCC_GetClockConfig+0x5c>)
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	08db      	lsrs	r3, r3, #3
 800665e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006666:	4b07      	ldr	r3, [pc, #28]	; (8006684 <HAL_RCC_GetClockConfig+0x60>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f003 020f 	and.w	r2, r3, #15
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	601a      	str	r2, [r3, #0]
}
 8006672:	bf00      	nop
 8006674:	370c      	adds	r7, #12
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	40023800 	.word	0x40023800
 8006684:	40023c00 	.word	0x40023c00

08006688 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006688:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800668c:	b087      	sub	sp, #28
 800668e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006690:	2600      	movs	r6, #0
 8006692:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8006694:	2600      	movs	r6, #0
 8006696:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8006698:	2600      	movs	r6, #0
 800669a:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 800669c:	2600      	movs	r6, #0
 800669e:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80066a0:	2600      	movs	r6, #0
 80066a2:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80066a4:	4ea3      	ldr	r6, [pc, #652]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80066a6:	68b6      	ldr	r6, [r6, #8]
 80066a8:	f006 060c 	and.w	r6, r6, #12
 80066ac:	2e0c      	cmp	r6, #12
 80066ae:	f200 8137 	bhi.w	8006920 <HAL_RCC_GetSysClockFreq+0x298>
 80066b2:	f20f 0c08 	addw	ip, pc, #8
 80066b6:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 80066ba:	bf00      	nop
 80066bc:	080066f1 	.word	0x080066f1
 80066c0:	08006921 	.word	0x08006921
 80066c4:	08006921 	.word	0x08006921
 80066c8:	08006921 	.word	0x08006921
 80066cc:	080066f7 	.word	0x080066f7
 80066d0:	08006921 	.word	0x08006921
 80066d4:	08006921 	.word	0x08006921
 80066d8:	08006921 	.word	0x08006921
 80066dc:	080066fd 	.word	0x080066fd
 80066e0:	08006921 	.word	0x08006921
 80066e4:	08006921 	.word	0x08006921
 80066e8:	08006921 	.word	0x08006921
 80066ec:	08006813 	.word	0x08006813
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80066f0:	4b91      	ldr	r3, [pc, #580]	; (8006938 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80066f2:	613b      	str	r3, [r7, #16]
       break;
 80066f4:	e117      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80066f6:	4b91      	ldr	r3, [pc, #580]	; (800693c <HAL_RCC_GetSysClockFreq+0x2b4>)
 80066f8:	613b      	str	r3, [r7, #16]
      break;
 80066fa:	e114      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066fc:	4b8d      	ldr	r3, [pc, #564]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006704:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006706:	4b8b      	ldr	r3, [pc, #556]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d024      	beq.n	800675c <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006712:	4b88      	ldr	r3, [pc, #544]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	099b      	lsrs	r3, r3, #6
 8006718:	461a      	mov	r2, r3
 800671a:	f04f 0300 	mov.w	r3, #0
 800671e:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006722:	f04f 0500 	mov.w	r5, #0
 8006726:	ea02 0004 	and.w	r0, r2, r4
 800672a:	ea03 0105 	and.w	r1, r3, r5
 800672e:	4b83      	ldr	r3, [pc, #524]	; (800693c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006730:	fb03 f201 	mul.w	r2, r3, r1
 8006734:	2300      	movs	r3, #0
 8006736:	fb03 f300 	mul.w	r3, r3, r0
 800673a:	4413      	add	r3, r2
 800673c:	4a7f      	ldr	r2, [pc, #508]	; (800693c <HAL_RCC_GetSysClockFreq+0x2b4>)
 800673e:	fba0 0102 	umull	r0, r1, r0, r2
 8006742:	440b      	add	r3, r1
 8006744:	4619      	mov	r1, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	461a      	mov	r2, r3
 800674a:	f04f 0300 	mov.w	r3, #0
 800674e:	f7f9 fd5f 	bl	8000210 <__aeabi_uldivmod>
 8006752:	4602      	mov	r2, r0
 8006754:	460b      	mov	r3, r1
 8006756:	4613      	mov	r3, r2
 8006758:	617b      	str	r3, [r7, #20]
 800675a:	e04c      	b.n	80067f6 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800675c:	4b75      	ldr	r3, [pc, #468]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	099b      	lsrs	r3, r3, #6
 8006762:	461a      	mov	r2, r3
 8006764:	f04f 0300 	mov.w	r3, #0
 8006768:	f240 10ff 	movw	r0, #511	; 0x1ff
 800676c:	f04f 0100 	mov.w	r1, #0
 8006770:	ea02 0800 	and.w	r8, r2, r0
 8006774:	ea03 0901 	and.w	r9, r3, r1
 8006778:	4640      	mov	r0, r8
 800677a:	4649      	mov	r1, r9
 800677c:	f04f 0200 	mov.w	r2, #0
 8006780:	f04f 0300 	mov.w	r3, #0
 8006784:	014b      	lsls	r3, r1, #5
 8006786:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800678a:	0142      	lsls	r2, r0, #5
 800678c:	4610      	mov	r0, r2
 800678e:	4619      	mov	r1, r3
 8006790:	ebb0 0008 	subs.w	r0, r0, r8
 8006794:	eb61 0109 	sbc.w	r1, r1, r9
 8006798:	f04f 0200 	mov.w	r2, #0
 800679c:	f04f 0300 	mov.w	r3, #0
 80067a0:	018b      	lsls	r3, r1, #6
 80067a2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80067a6:	0182      	lsls	r2, r0, #6
 80067a8:	1a12      	subs	r2, r2, r0
 80067aa:	eb63 0301 	sbc.w	r3, r3, r1
 80067ae:	f04f 0000 	mov.w	r0, #0
 80067b2:	f04f 0100 	mov.w	r1, #0
 80067b6:	00d9      	lsls	r1, r3, #3
 80067b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80067bc:	00d0      	lsls	r0, r2, #3
 80067be:	4602      	mov	r2, r0
 80067c0:	460b      	mov	r3, r1
 80067c2:	eb12 0208 	adds.w	r2, r2, r8
 80067c6:	eb43 0309 	adc.w	r3, r3, r9
 80067ca:	f04f 0000 	mov.w	r0, #0
 80067ce:	f04f 0100 	mov.w	r1, #0
 80067d2:	0299      	lsls	r1, r3, #10
 80067d4:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80067d8:	0290      	lsls	r0, r2, #10
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	4610      	mov	r0, r2
 80067e0:	4619      	mov	r1, r3
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	461a      	mov	r2, r3
 80067e6:	f04f 0300 	mov.w	r3, #0
 80067ea:	f7f9 fd11 	bl	8000210 <__aeabi_uldivmod>
 80067ee:	4602      	mov	r2, r0
 80067f0:	460b      	mov	r3, r1
 80067f2:	4613      	mov	r3, r2
 80067f4:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80067f6:	4b4f      	ldr	r3, [pc, #316]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	0c1b      	lsrs	r3, r3, #16
 80067fc:	f003 0303 	and.w	r3, r3, #3
 8006800:	3301      	adds	r3, #1
 8006802:	005b      	lsls	r3, r3, #1
 8006804:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8006806:	697a      	ldr	r2, [r7, #20]
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	fbb2 f3f3 	udiv	r3, r2, r3
 800680e:	613b      	str	r3, [r7, #16]
      break;
 8006810:	e089      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006812:	4948      	ldr	r1, [pc, #288]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006814:	6849      	ldr	r1, [r1, #4]
 8006816:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800681a:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800681c:	4945      	ldr	r1, [pc, #276]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800681e:	6849      	ldr	r1, [r1, #4]
 8006820:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006824:	2900      	cmp	r1, #0
 8006826:	d024      	beq.n	8006872 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006828:	4942      	ldr	r1, [pc, #264]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800682a:	6849      	ldr	r1, [r1, #4]
 800682c:	0989      	lsrs	r1, r1, #6
 800682e:	4608      	mov	r0, r1
 8006830:	f04f 0100 	mov.w	r1, #0
 8006834:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006838:	f04f 0500 	mov.w	r5, #0
 800683c:	ea00 0204 	and.w	r2, r0, r4
 8006840:	ea01 0305 	and.w	r3, r1, r5
 8006844:	493d      	ldr	r1, [pc, #244]	; (800693c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006846:	fb01 f003 	mul.w	r0, r1, r3
 800684a:	2100      	movs	r1, #0
 800684c:	fb01 f102 	mul.w	r1, r1, r2
 8006850:	1844      	adds	r4, r0, r1
 8006852:	493a      	ldr	r1, [pc, #232]	; (800693c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006854:	fba2 0101 	umull	r0, r1, r2, r1
 8006858:	1863      	adds	r3, r4, r1
 800685a:	4619      	mov	r1, r3
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	461a      	mov	r2, r3
 8006860:	f04f 0300 	mov.w	r3, #0
 8006864:	f7f9 fcd4 	bl	8000210 <__aeabi_uldivmod>
 8006868:	4602      	mov	r2, r0
 800686a:	460b      	mov	r3, r1
 800686c:	4613      	mov	r3, r2
 800686e:	617b      	str	r3, [r7, #20]
 8006870:	e04a      	b.n	8006908 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006872:	4b30      	ldr	r3, [pc, #192]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	099b      	lsrs	r3, r3, #6
 8006878:	461a      	mov	r2, r3
 800687a:	f04f 0300 	mov.w	r3, #0
 800687e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006882:	f04f 0100 	mov.w	r1, #0
 8006886:	ea02 0400 	and.w	r4, r2, r0
 800688a:	ea03 0501 	and.w	r5, r3, r1
 800688e:	4620      	mov	r0, r4
 8006890:	4629      	mov	r1, r5
 8006892:	f04f 0200 	mov.w	r2, #0
 8006896:	f04f 0300 	mov.w	r3, #0
 800689a:	014b      	lsls	r3, r1, #5
 800689c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80068a0:	0142      	lsls	r2, r0, #5
 80068a2:	4610      	mov	r0, r2
 80068a4:	4619      	mov	r1, r3
 80068a6:	1b00      	subs	r0, r0, r4
 80068a8:	eb61 0105 	sbc.w	r1, r1, r5
 80068ac:	f04f 0200 	mov.w	r2, #0
 80068b0:	f04f 0300 	mov.w	r3, #0
 80068b4:	018b      	lsls	r3, r1, #6
 80068b6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80068ba:	0182      	lsls	r2, r0, #6
 80068bc:	1a12      	subs	r2, r2, r0
 80068be:	eb63 0301 	sbc.w	r3, r3, r1
 80068c2:	f04f 0000 	mov.w	r0, #0
 80068c6:	f04f 0100 	mov.w	r1, #0
 80068ca:	00d9      	lsls	r1, r3, #3
 80068cc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80068d0:	00d0      	lsls	r0, r2, #3
 80068d2:	4602      	mov	r2, r0
 80068d4:	460b      	mov	r3, r1
 80068d6:	1912      	adds	r2, r2, r4
 80068d8:	eb45 0303 	adc.w	r3, r5, r3
 80068dc:	f04f 0000 	mov.w	r0, #0
 80068e0:	f04f 0100 	mov.w	r1, #0
 80068e4:	0299      	lsls	r1, r3, #10
 80068e6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80068ea:	0290      	lsls	r0, r2, #10
 80068ec:	4602      	mov	r2, r0
 80068ee:	460b      	mov	r3, r1
 80068f0:	4610      	mov	r0, r2
 80068f2:	4619      	mov	r1, r3
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	461a      	mov	r2, r3
 80068f8:	f04f 0300 	mov.w	r3, #0
 80068fc:	f7f9 fc88 	bl	8000210 <__aeabi_uldivmod>
 8006900:	4602      	mov	r2, r0
 8006902:	460b      	mov	r3, r1
 8006904:	4613      	mov	r3, r2
 8006906:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006908:	4b0a      	ldr	r3, [pc, #40]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	0f1b      	lsrs	r3, r3, #28
 800690e:	f003 0307 	and.w	r3, r3, #7
 8006912:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8006914:	697a      	ldr	r2, [r7, #20]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	fbb2 f3f3 	udiv	r3, r2, r3
 800691c:	613b      	str	r3, [r7, #16]
      break;
 800691e:	e002      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006920:	4b05      	ldr	r3, [pc, #20]	; (8006938 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8006922:	613b      	str	r3, [r7, #16]
      break;
 8006924:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006926:	693b      	ldr	r3, [r7, #16]
}
 8006928:	4618      	mov	r0, r3
 800692a:	371c      	adds	r7, #28
 800692c:	46bd      	mov	sp, r7
 800692e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006932:	bf00      	nop
 8006934:	40023800 	.word	0x40023800
 8006938:	00f42400 	.word	0x00f42400
 800693c:	017d7840 	.word	0x017d7840

08006940 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b086      	sub	sp, #24
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006948:	2300      	movs	r3, #0
 800694a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0301 	and.w	r3, r3, #1
 8006954:	2b00      	cmp	r3, #0
 8006956:	f000 8083 	beq.w	8006a60 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800695a:	4b95      	ldr	r3, [pc, #596]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f003 030c 	and.w	r3, r3, #12
 8006962:	2b04      	cmp	r3, #4
 8006964:	d019      	beq.n	800699a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006966:	4b92      	ldr	r3, [pc, #584]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800696e:	2b08      	cmp	r3, #8
 8006970:	d106      	bne.n	8006980 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006972:	4b8f      	ldr	r3, [pc, #572]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800697a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800697e:	d00c      	beq.n	800699a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006980:	4b8b      	ldr	r3, [pc, #556]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006988:	2b0c      	cmp	r3, #12
 800698a:	d112      	bne.n	80069b2 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800698c:	4b88      	ldr	r3, [pc, #544]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006994:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006998:	d10b      	bne.n	80069b2 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800699a:	4b85      	ldr	r3, [pc, #532]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d05b      	beq.n	8006a5e <HAL_RCC_OscConfig+0x11e>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d157      	bne.n	8006a5e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e216      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069ba:	d106      	bne.n	80069ca <HAL_RCC_OscConfig+0x8a>
 80069bc:	4b7c      	ldr	r3, [pc, #496]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a7b      	ldr	r2, [pc, #492]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 80069c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069c6:	6013      	str	r3, [r2, #0]
 80069c8:	e01d      	b.n	8006a06 <HAL_RCC_OscConfig+0xc6>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80069d2:	d10c      	bne.n	80069ee <HAL_RCC_OscConfig+0xae>
 80069d4:	4b76      	ldr	r3, [pc, #472]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a75      	ldr	r2, [pc, #468]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 80069da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069de:	6013      	str	r3, [r2, #0]
 80069e0:	4b73      	ldr	r3, [pc, #460]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a72      	ldr	r2, [pc, #456]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 80069e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069ea:	6013      	str	r3, [r2, #0]
 80069ec:	e00b      	b.n	8006a06 <HAL_RCC_OscConfig+0xc6>
 80069ee:	4b70      	ldr	r3, [pc, #448]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a6f      	ldr	r2, [pc, #444]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 80069f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069f8:	6013      	str	r3, [r2, #0]
 80069fa:	4b6d      	ldr	r3, [pc, #436]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a6c      	ldr	r2, [pc, #432]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006a00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a04:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d013      	beq.n	8006a36 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0e:	f7fd f93f 	bl	8003c90 <HAL_GetTick>
 8006a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a14:	e008      	b.n	8006a28 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a16:	f7fd f93b 	bl	8003c90 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	2b64      	cmp	r3, #100	; 0x64
 8006a22:	d901      	bls.n	8006a28 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e1db      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a28:	4b61      	ldr	r3, [pc, #388]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d0f0      	beq.n	8006a16 <HAL_RCC_OscConfig+0xd6>
 8006a34:	e014      	b.n	8006a60 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a36:	f7fd f92b 	bl	8003c90 <HAL_GetTick>
 8006a3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a3c:	e008      	b.n	8006a50 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a3e:	f7fd f927 	bl	8003c90 <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	2b64      	cmp	r3, #100	; 0x64
 8006a4a:	d901      	bls.n	8006a50 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8006a4c:	2303      	movs	r3, #3
 8006a4e:	e1c7      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a50:	4b57      	ldr	r3, [pc, #348]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d1f0      	bne.n	8006a3e <HAL_RCC_OscConfig+0xfe>
 8006a5c:	e000      	b.n	8006a60 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a5e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0302 	and.w	r3, r3, #2
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d06f      	beq.n	8006b4c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006a6c:	4b50      	ldr	r3, [pc, #320]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f003 030c 	and.w	r3, r3, #12
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d017      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a78:	4b4d      	ldr	r3, [pc, #308]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006a80:	2b08      	cmp	r3, #8
 8006a82:	d105      	bne.n	8006a90 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a84:	4b4a      	ldr	r3, [pc, #296]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00b      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a90:	4b47      	ldr	r3, [pc, #284]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a98:	2b0c      	cmp	r3, #12
 8006a9a:	d11c      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a9c:	4b44      	ldr	r3, [pc, #272]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d116      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006aa8:	4b41      	ldr	r3, [pc, #260]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0302 	and.w	r3, r3, #2
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d005      	beq.n	8006ac0 <HAL_RCC_OscConfig+0x180>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d001      	beq.n	8006ac0 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e18f      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ac0:	4b3b      	ldr	r3, [pc, #236]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	00db      	lsls	r3, r3, #3
 8006ace:	4938      	ldr	r1, [pc, #224]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ad4:	e03a      	b.n	8006b4c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d020      	beq.n	8006b20 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ade:	4b35      	ldr	r3, [pc, #212]	; (8006bb4 <HAL_RCC_OscConfig+0x274>)
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae4:	f7fd f8d4 	bl	8003c90 <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aea:	e008      	b.n	8006afe <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006aec:	f7fd f8d0 	bl	8003c90 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	2b02      	cmp	r3, #2
 8006af8:	d901      	bls.n	8006afe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e170      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006afe:	4b2c      	ldr	r3, [pc, #176]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d0f0      	beq.n	8006aec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b0a:	4b29      	ldr	r3, [pc, #164]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	00db      	lsls	r3, r3, #3
 8006b18:	4925      	ldr	r1, [pc, #148]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	600b      	str	r3, [r1, #0]
 8006b1e:	e015      	b.n	8006b4c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b20:	4b24      	ldr	r3, [pc, #144]	; (8006bb4 <HAL_RCC_OscConfig+0x274>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b26:	f7fd f8b3 	bl	8003c90 <HAL_GetTick>
 8006b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b2c:	e008      	b.n	8006b40 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b2e:	f7fd f8af 	bl	8003c90 <HAL_GetTick>
 8006b32:	4602      	mov	r2, r0
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	1ad3      	subs	r3, r2, r3
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d901      	bls.n	8006b40 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	e14f      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b40:	4b1b      	ldr	r3, [pc, #108]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0302 	and.w	r3, r3, #2
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d1f0      	bne.n	8006b2e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0308 	and.w	r3, r3, #8
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d037      	beq.n	8006bc8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	695b      	ldr	r3, [r3, #20]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d016      	beq.n	8006b8e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b60:	4b15      	ldr	r3, [pc, #84]	; (8006bb8 <HAL_RCC_OscConfig+0x278>)
 8006b62:	2201      	movs	r2, #1
 8006b64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b66:	f7fd f893 	bl	8003c90 <HAL_GetTick>
 8006b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b6c:	e008      	b.n	8006b80 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b6e:	f7fd f88f 	bl	8003c90 <HAL_GetTick>
 8006b72:	4602      	mov	r2, r0
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	1ad3      	subs	r3, r2, r3
 8006b78:	2b02      	cmp	r3, #2
 8006b7a:	d901      	bls.n	8006b80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	e12f      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b80:	4b0b      	ldr	r3, [pc, #44]	; (8006bb0 <HAL_RCC_OscConfig+0x270>)
 8006b82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b84:	f003 0302 	and.w	r3, r3, #2
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d0f0      	beq.n	8006b6e <HAL_RCC_OscConfig+0x22e>
 8006b8c:	e01c      	b.n	8006bc8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b8e:	4b0a      	ldr	r3, [pc, #40]	; (8006bb8 <HAL_RCC_OscConfig+0x278>)
 8006b90:	2200      	movs	r2, #0
 8006b92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b94:	f7fd f87c 	bl	8003c90 <HAL_GetTick>
 8006b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b9a:	e00f      	b.n	8006bbc <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b9c:	f7fd f878 	bl	8003c90 <HAL_GetTick>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d908      	bls.n	8006bbc <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e118      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
 8006bae:	bf00      	nop
 8006bb0:	40023800 	.word	0x40023800
 8006bb4:	42470000 	.word	0x42470000
 8006bb8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bbc:	4b8a      	ldr	r3, [pc, #552]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006bbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bc0:	f003 0302 	and.w	r3, r3, #2
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1e9      	bne.n	8006b9c <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 0304 	and.w	r3, r3, #4
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f000 8097 	beq.w	8006d04 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006bda:	4b83      	ldr	r3, [pc, #524]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d10f      	bne.n	8006c06 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006be6:	2300      	movs	r3, #0
 8006be8:	60fb      	str	r3, [r7, #12]
 8006bea:	4b7f      	ldr	r3, [pc, #508]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bee:	4a7e      	ldr	r2, [pc, #504]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8006bf6:	4b7c      	ldr	r3, [pc, #496]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bfe:	60fb      	str	r3, [r7, #12]
 8006c00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006c02:	2301      	movs	r3, #1
 8006c04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c06:	4b79      	ldr	r3, [pc, #484]	; (8006dec <HAL_RCC_OscConfig+0x4ac>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d118      	bne.n	8006c44 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c12:	4b76      	ldr	r3, [pc, #472]	; (8006dec <HAL_RCC_OscConfig+0x4ac>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a75      	ldr	r2, [pc, #468]	; (8006dec <HAL_RCC_OscConfig+0x4ac>)
 8006c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c1e:	f7fd f837 	bl	8003c90 <HAL_GetTick>
 8006c22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c24:	e008      	b.n	8006c38 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c26:	f7fd f833 	bl	8003c90 <HAL_GetTick>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d901      	bls.n	8006c38 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006c34:	2303      	movs	r3, #3
 8006c36:	e0d3      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c38:	4b6c      	ldr	r3, [pc, #432]	; (8006dec <HAL_RCC_OscConfig+0x4ac>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d0f0      	beq.n	8006c26 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d106      	bne.n	8006c5a <HAL_RCC_OscConfig+0x31a>
 8006c4c:	4b66      	ldr	r3, [pc, #408]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c50:	4a65      	ldr	r2, [pc, #404]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c52:	f043 0301 	orr.w	r3, r3, #1
 8006c56:	6713      	str	r3, [r2, #112]	; 0x70
 8006c58:	e01c      	b.n	8006c94 <HAL_RCC_OscConfig+0x354>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	2b05      	cmp	r3, #5
 8006c60:	d10c      	bne.n	8006c7c <HAL_RCC_OscConfig+0x33c>
 8006c62:	4b61      	ldr	r3, [pc, #388]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c66:	4a60      	ldr	r2, [pc, #384]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c68:	f043 0304 	orr.w	r3, r3, #4
 8006c6c:	6713      	str	r3, [r2, #112]	; 0x70
 8006c6e:	4b5e      	ldr	r3, [pc, #376]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c72:	4a5d      	ldr	r2, [pc, #372]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c74:	f043 0301 	orr.w	r3, r3, #1
 8006c78:	6713      	str	r3, [r2, #112]	; 0x70
 8006c7a:	e00b      	b.n	8006c94 <HAL_RCC_OscConfig+0x354>
 8006c7c:	4b5a      	ldr	r3, [pc, #360]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c80:	4a59      	ldr	r2, [pc, #356]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c82:	f023 0301 	bic.w	r3, r3, #1
 8006c86:	6713      	str	r3, [r2, #112]	; 0x70
 8006c88:	4b57      	ldr	r3, [pc, #348]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c8c:	4a56      	ldr	r2, [pc, #344]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006c8e:	f023 0304 	bic.w	r3, r3, #4
 8006c92:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d015      	beq.n	8006cc8 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c9c:	f7fc fff8 	bl	8003c90 <HAL_GetTick>
 8006ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ca2:	e00a      	b.n	8006cba <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ca4:	f7fc fff4 	bl	8003c90 <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e092      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cba:	4b4b      	ldr	r3, [pc, #300]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cbe:	f003 0302 	and.w	r3, r3, #2
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d0ee      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x364>
 8006cc6:	e014      	b.n	8006cf2 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cc8:	f7fc ffe2 	bl	8003c90 <HAL_GetTick>
 8006ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cce:	e00a      	b.n	8006ce6 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cd0:	f7fc ffde 	bl	8003c90 <HAL_GetTick>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	1ad3      	subs	r3, r2, r3
 8006cda:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d901      	bls.n	8006ce6 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e07c      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ce6:	4b40      	ldr	r3, [pc, #256]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cea:	f003 0302 	and.w	r3, r3, #2
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1ee      	bne.n	8006cd0 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006cf2:	7dfb      	ldrb	r3, [r7, #23]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d105      	bne.n	8006d04 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cf8:	4b3b      	ldr	r3, [pc, #236]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfc:	4a3a      	ldr	r2, [pc, #232]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006cfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d02:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	699b      	ldr	r3, [r3, #24]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d068      	beq.n	8006dde <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d0c:	4b36      	ldr	r3, [pc, #216]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f003 030c 	and.w	r3, r3, #12
 8006d14:	2b08      	cmp	r3, #8
 8006d16:	d060      	beq.n	8006dda <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	699b      	ldr	r3, [r3, #24]
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d145      	bne.n	8006dac <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d20:	4b33      	ldr	r3, [pc, #204]	; (8006df0 <HAL_RCC_OscConfig+0x4b0>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d26:	f7fc ffb3 	bl	8003c90 <HAL_GetTick>
 8006d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d2c:	e008      	b.n	8006d40 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d2e:	f7fc ffaf 	bl	8003c90 <HAL_GetTick>
 8006d32:	4602      	mov	r2, r0
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d901      	bls.n	8006d40 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e04f      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d40:	4b29      	ldr	r3, [pc, #164]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d1f0      	bne.n	8006d2e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	69da      	ldr	r2, [r3, #28]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a1b      	ldr	r3, [r3, #32]
 8006d54:	431a      	orrs	r2, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5a:	019b      	lsls	r3, r3, #6
 8006d5c:	431a      	orrs	r2, r3
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d62:	085b      	lsrs	r3, r3, #1
 8006d64:	3b01      	subs	r3, #1
 8006d66:	041b      	lsls	r3, r3, #16
 8006d68:	431a      	orrs	r2, r3
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d6e:	061b      	lsls	r3, r3, #24
 8006d70:	431a      	orrs	r2, r3
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d76:	071b      	lsls	r3, r3, #28
 8006d78:	491b      	ldr	r1, [pc, #108]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d7e:	4b1c      	ldr	r3, [pc, #112]	; (8006df0 <HAL_RCC_OscConfig+0x4b0>)
 8006d80:	2201      	movs	r2, #1
 8006d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d84:	f7fc ff84 	bl	8003c90 <HAL_GetTick>
 8006d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d8a:	e008      	b.n	8006d9e <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d8c:	f7fc ff80 	bl	8003c90 <HAL_GetTick>
 8006d90:	4602      	mov	r2, r0
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	2b02      	cmp	r3, #2
 8006d98:	d901      	bls.n	8006d9e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e020      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d9e:	4b12      	ldr	r3, [pc, #72]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d0f0      	beq.n	8006d8c <HAL_RCC_OscConfig+0x44c>
 8006daa:	e018      	b.n	8006dde <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dac:	4b10      	ldr	r3, [pc, #64]	; (8006df0 <HAL_RCC_OscConfig+0x4b0>)
 8006dae:	2200      	movs	r2, #0
 8006db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006db2:	f7fc ff6d 	bl	8003c90 <HAL_GetTick>
 8006db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006db8:	e008      	b.n	8006dcc <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006dba:	f7fc ff69 	bl	8003c90 <HAL_GetTick>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	1ad3      	subs	r3, r2, r3
 8006dc4:	2b02      	cmp	r3, #2
 8006dc6:	d901      	bls.n	8006dcc <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	e009      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dcc:	4b06      	ldr	r3, [pc, #24]	; (8006de8 <HAL_RCC_OscConfig+0x4a8>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1f0      	bne.n	8006dba <HAL_RCC_OscConfig+0x47a>
 8006dd8:	e001      	b.n	8006dde <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e000      	b.n	8006de0 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8006dde:	2300      	movs	r3, #0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3718      	adds	r7, #24
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	40023800 	.word	0x40023800
 8006dec:	40007000 	.word	0x40007000
 8006df0:	42470060 	.word	0x42470060

08006df4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d101      	bne.n	8006e06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e01d      	b.n	8006e42 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d106      	bne.n	8006e20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f7fc fb8e 	bl	800353c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2202      	movs	r2, #2
 8006e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	3304      	adds	r3, #4
 8006e30:	4619      	mov	r1, r3
 8006e32:	4610      	mov	r0, r2
 8006e34:	f000 fb1c 	bl	8007470 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3708      	adds	r7, #8
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e4a:	b480      	push	{r7}
 8006e4c:	b085      	sub	sp, #20
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68da      	ldr	r2, [r3, #12]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f042 0201 	orr.w	r2, r2, #1
 8006e60:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	f003 0307 	and.w	r3, r3, #7
 8006e6c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2b06      	cmp	r3, #6
 8006e72:	d007      	beq.n	8006e84 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f042 0201 	orr.w	r2, r2, #1
 8006e82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3714      	adds	r7, #20
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr

08006e92 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e92:	b580      	push	{r7, lr}
 8006e94:	b082      	sub	sp, #8
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d101      	bne.n	8006ea4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e01d      	b.n	8006ee0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d106      	bne.n	8006ebe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 f815 	bl	8006ee8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	4619      	mov	r1, r3
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	f000 facd 	bl	8007470 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3708      	adds	r7, #8
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006ef0:	bf00      	nop
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b082      	sub	sp, #8
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	691b      	ldr	r3, [r3, #16]
 8006f0a:	f003 0302 	and.w	r3, r3, #2
 8006f0e:	2b02      	cmp	r3, #2
 8006f10:	d122      	bne.n	8006f58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68db      	ldr	r3, [r3, #12]
 8006f18:	f003 0302 	and.w	r3, r3, #2
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d11b      	bne.n	8006f58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f06f 0202 	mvn.w	r2, #2
 8006f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	699b      	ldr	r3, [r3, #24]
 8006f36:	f003 0303 	and.w	r3, r3, #3
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d003      	beq.n	8006f46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 fa78 	bl	8007434 <HAL_TIM_IC_CaptureCallback>
 8006f44:	e005      	b.n	8006f52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 fa6a 	bl	8007420 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 fa7b 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	f003 0304 	and.w	r3, r3, #4
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	d122      	bne.n	8006fac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	f003 0304 	and.w	r3, r3, #4
 8006f70:	2b04      	cmp	r3, #4
 8006f72:	d11b      	bne.n	8006fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f06f 0204 	mvn.w	r2, #4
 8006f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2202      	movs	r2, #2
 8006f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	699b      	ldr	r3, [r3, #24]
 8006f8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 fa4e 	bl	8007434 <HAL_TIM_IC_CaptureCallback>
 8006f98:	e005      	b.n	8006fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 fa40 	bl	8007420 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 fa51 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	691b      	ldr	r3, [r3, #16]
 8006fb2:	f003 0308 	and.w	r3, r3, #8
 8006fb6:	2b08      	cmp	r3, #8
 8006fb8:	d122      	bne.n	8007000 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	f003 0308 	and.w	r3, r3, #8
 8006fc4:	2b08      	cmp	r3, #8
 8006fc6:	d11b      	bne.n	8007000 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f06f 0208 	mvn.w	r2, #8
 8006fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2204      	movs	r2, #4
 8006fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	69db      	ldr	r3, [r3, #28]
 8006fde:	f003 0303 	and.w	r3, r3, #3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d003      	beq.n	8006fee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 fa24 	bl	8007434 <HAL_TIM_IC_CaptureCallback>
 8006fec:	e005      	b.n	8006ffa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 fa16 	bl	8007420 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 fa27 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	f003 0310 	and.w	r3, r3, #16
 800700a:	2b10      	cmp	r3, #16
 800700c:	d122      	bne.n	8007054 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	f003 0310 	and.w	r3, r3, #16
 8007018:	2b10      	cmp	r3, #16
 800701a:	d11b      	bne.n	8007054 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f06f 0210 	mvn.w	r2, #16
 8007024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2208      	movs	r2, #8
 800702a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	69db      	ldr	r3, [r3, #28]
 8007032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007036:	2b00      	cmp	r3, #0
 8007038:	d003      	beq.n	8007042 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 f9fa 	bl	8007434 <HAL_TIM_IC_CaptureCallback>
 8007040:	e005      	b.n	800704e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f9ec 	bl	8007420 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 f9fd 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	691b      	ldr	r3, [r3, #16]
 800705a:	f003 0301 	and.w	r3, r3, #1
 800705e:	2b01      	cmp	r3, #1
 8007060:	d10e      	bne.n	8007080 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	f003 0301 	and.w	r3, r3, #1
 800706c:	2b01      	cmp	r3, #1
 800706e:	d107      	bne.n	8007080 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f06f 0201 	mvn.w	r2, #1
 8007078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f7fb ff12 	bl	8002ea4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800708a:	2b80      	cmp	r3, #128	; 0x80
 800708c:	d10e      	bne.n	80070ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007098:	2b80      	cmp	r3, #128	; 0x80
 800709a:	d107      	bne.n	80070ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80070a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 fdce 	bl	8007c48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070b6:	2b40      	cmp	r3, #64	; 0x40
 80070b8:	d10e      	bne.n	80070d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070c4:	2b40      	cmp	r3, #64	; 0x40
 80070c6:	d107      	bne.n	80070d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80070d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 f9c2 	bl	800745c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	f003 0320 	and.w	r3, r3, #32
 80070e2:	2b20      	cmp	r3, #32
 80070e4:	d10e      	bne.n	8007104 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	f003 0320 	and.w	r3, r3, #32
 80070f0:	2b20      	cmp	r3, #32
 80070f2:	d107      	bne.n	8007104 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f06f 0220 	mvn.w	r2, #32
 80070fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 fd98 	bl	8007c34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007104:	bf00      	nop
 8007106:	3708      	adds	r7, #8
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b084      	sub	sp, #16
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800711e:	2b01      	cmp	r3, #1
 8007120:	d101      	bne.n	8007126 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007122:	2302      	movs	r3, #2
 8007124:	e0b4      	b.n	8007290 <HAL_TIM_PWM_ConfigChannel+0x184>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2201      	movs	r2, #1
 800712a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2202      	movs	r2, #2
 8007132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2b0c      	cmp	r3, #12
 800713a:	f200 809f 	bhi.w	800727c <HAL_TIM_PWM_ConfigChannel+0x170>
 800713e:	a201      	add	r2, pc, #4	; (adr r2, 8007144 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007144:	08007179 	.word	0x08007179
 8007148:	0800727d 	.word	0x0800727d
 800714c:	0800727d 	.word	0x0800727d
 8007150:	0800727d 	.word	0x0800727d
 8007154:	080071b9 	.word	0x080071b9
 8007158:	0800727d 	.word	0x0800727d
 800715c:	0800727d 	.word	0x0800727d
 8007160:	0800727d 	.word	0x0800727d
 8007164:	080071fb 	.word	0x080071fb
 8007168:	0800727d 	.word	0x0800727d
 800716c:	0800727d 	.word	0x0800727d
 8007170:	0800727d 	.word	0x0800727d
 8007174:	0800723b 	.word	0x0800723b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	68b9      	ldr	r1, [r7, #8]
 800717e:	4618      	mov	r0, r3
 8007180:	f000 fa16 	bl	80075b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	699a      	ldr	r2, [r3, #24]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f042 0208 	orr.w	r2, r2, #8
 8007192:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	699a      	ldr	r2, [r3, #24]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f022 0204 	bic.w	r2, r2, #4
 80071a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	6999      	ldr	r1, [r3, #24]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	691a      	ldr	r2, [r3, #16]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	430a      	orrs	r2, r1
 80071b4:	619a      	str	r2, [r3, #24]
      break;
 80071b6:	e062      	b.n	800727e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68b9      	ldr	r1, [r7, #8]
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 fa66 	bl	8007690 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	699a      	ldr	r2, [r3, #24]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	699a      	ldr	r2, [r3, #24]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	6999      	ldr	r1, [r3, #24]
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	021a      	lsls	r2, r3, #8
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	430a      	orrs	r2, r1
 80071f6:	619a      	str	r2, [r3, #24]
      break;
 80071f8:	e041      	b.n	800727e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	68b9      	ldr	r1, [r7, #8]
 8007200:	4618      	mov	r0, r3
 8007202:	f000 fabb 	bl	800777c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	69da      	ldr	r2, [r3, #28]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f042 0208 	orr.w	r2, r2, #8
 8007214:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	69da      	ldr	r2, [r3, #28]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f022 0204 	bic.w	r2, r2, #4
 8007224:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	69d9      	ldr	r1, [r3, #28]
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	691a      	ldr	r2, [r3, #16]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	430a      	orrs	r2, r1
 8007236:	61da      	str	r2, [r3, #28]
      break;
 8007238:	e021      	b.n	800727e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68b9      	ldr	r1, [r7, #8]
 8007240:	4618      	mov	r0, r3
 8007242:	f000 fb0f 	bl	8007864 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	69da      	ldr	r2, [r3, #28]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007254:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	69da      	ldr	r2, [r3, #28]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007264:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	69d9      	ldr	r1, [r3, #28]
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	021a      	lsls	r2, r3, #8
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	430a      	orrs	r2, r1
 8007278:	61da      	str	r2, [r3, #28]
      break;
 800727a:	e000      	b.n	800727e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800727c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2201      	movs	r2, #1
 8007282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800728e:	2300      	movs	r3, #0
}
 8007290:	4618      	mov	r0, r3
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b084      	sub	sp, #16
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d101      	bne.n	80072b0 <HAL_TIM_ConfigClockSource+0x18>
 80072ac:	2302      	movs	r3, #2
 80072ae:	e0b3      	b.n	8007418 <HAL_TIM_ConfigClockSource+0x180>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2202      	movs	r2, #2
 80072bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80072ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072d6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072e8:	d03e      	beq.n	8007368 <HAL_TIM_ConfigClockSource+0xd0>
 80072ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072ee:	f200 8087 	bhi.w	8007400 <HAL_TIM_ConfigClockSource+0x168>
 80072f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072f6:	f000 8085 	beq.w	8007404 <HAL_TIM_ConfigClockSource+0x16c>
 80072fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072fe:	d87f      	bhi.n	8007400 <HAL_TIM_ConfigClockSource+0x168>
 8007300:	2b70      	cmp	r3, #112	; 0x70
 8007302:	d01a      	beq.n	800733a <HAL_TIM_ConfigClockSource+0xa2>
 8007304:	2b70      	cmp	r3, #112	; 0x70
 8007306:	d87b      	bhi.n	8007400 <HAL_TIM_ConfigClockSource+0x168>
 8007308:	2b60      	cmp	r3, #96	; 0x60
 800730a:	d050      	beq.n	80073ae <HAL_TIM_ConfigClockSource+0x116>
 800730c:	2b60      	cmp	r3, #96	; 0x60
 800730e:	d877      	bhi.n	8007400 <HAL_TIM_ConfigClockSource+0x168>
 8007310:	2b50      	cmp	r3, #80	; 0x50
 8007312:	d03c      	beq.n	800738e <HAL_TIM_ConfigClockSource+0xf6>
 8007314:	2b50      	cmp	r3, #80	; 0x50
 8007316:	d873      	bhi.n	8007400 <HAL_TIM_ConfigClockSource+0x168>
 8007318:	2b40      	cmp	r3, #64	; 0x40
 800731a:	d058      	beq.n	80073ce <HAL_TIM_ConfigClockSource+0x136>
 800731c:	2b40      	cmp	r3, #64	; 0x40
 800731e:	d86f      	bhi.n	8007400 <HAL_TIM_ConfigClockSource+0x168>
 8007320:	2b30      	cmp	r3, #48	; 0x30
 8007322:	d064      	beq.n	80073ee <HAL_TIM_ConfigClockSource+0x156>
 8007324:	2b30      	cmp	r3, #48	; 0x30
 8007326:	d86b      	bhi.n	8007400 <HAL_TIM_ConfigClockSource+0x168>
 8007328:	2b20      	cmp	r3, #32
 800732a:	d060      	beq.n	80073ee <HAL_TIM_ConfigClockSource+0x156>
 800732c:	2b20      	cmp	r3, #32
 800732e:	d867      	bhi.n	8007400 <HAL_TIM_ConfigClockSource+0x168>
 8007330:	2b00      	cmp	r3, #0
 8007332:	d05c      	beq.n	80073ee <HAL_TIM_ConfigClockSource+0x156>
 8007334:	2b10      	cmp	r3, #16
 8007336:	d05a      	beq.n	80073ee <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007338:	e062      	b.n	8007400 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6818      	ldr	r0, [r3, #0]
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	6899      	ldr	r1, [r3, #8]
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	f000 fb5b 	bl	8007a04 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800735c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68fa      	ldr	r2, [r7, #12]
 8007364:	609a      	str	r2, [r3, #8]
      break;
 8007366:	e04e      	b.n	8007406 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6818      	ldr	r0, [r3, #0]
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	6899      	ldr	r1, [r3, #8]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	685a      	ldr	r2, [r3, #4]
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	f000 fb44 	bl	8007a04 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	689a      	ldr	r2, [r3, #8]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800738a:	609a      	str	r2, [r3, #8]
      break;
 800738c:	e03b      	b.n	8007406 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6818      	ldr	r0, [r3, #0]
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	6859      	ldr	r1, [r3, #4]
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	461a      	mov	r2, r3
 800739c:	f000 fab8 	bl	8007910 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2150      	movs	r1, #80	; 0x50
 80073a6:	4618      	mov	r0, r3
 80073a8:	f000 fb11 	bl	80079ce <TIM_ITRx_SetConfig>
      break;
 80073ac:	e02b      	b.n	8007406 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6818      	ldr	r0, [r3, #0]
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	6859      	ldr	r1, [r3, #4]
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	461a      	mov	r2, r3
 80073bc:	f000 fad7 	bl	800796e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2160      	movs	r1, #96	; 0x60
 80073c6:	4618      	mov	r0, r3
 80073c8:	f000 fb01 	bl	80079ce <TIM_ITRx_SetConfig>
      break;
 80073cc:	e01b      	b.n	8007406 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6818      	ldr	r0, [r3, #0]
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	6859      	ldr	r1, [r3, #4]
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	461a      	mov	r2, r3
 80073dc:	f000 fa98 	bl	8007910 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2140      	movs	r1, #64	; 0x40
 80073e6:	4618      	mov	r0, r3
 80073e8:	f000 faf1 	bl	80079ce <TIM_ITRx_SetConfig>
      break;
 80073ec:	e00b      	b.n	8007406 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4619      	mov	r1, r3
 80073f8:	4610      	mov	r0, r2
 80073fa:	f000 fae8 	bl	80079ce <TIM_ITRx_SetConfig>
      break;
 80073fe:	e002      	b.n	8007406 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007400:	bf00      	nop
 8007402:	e000      	b.n	8007406 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007404:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2201      	movs	r2, #1
 800740a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007428:	bf00      	nop
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr

08007434 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800743c:	bf00      	nop
 800743e:	370c      	adds	r7, #12
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr

08007448 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007450:	bf00      	nop
 8007452:	370c      	adds	r7, #12
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007464:	bf00      	nop
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a40      	ldr	r2, [pc, #256]	; (8007584 <TIM_Base_SetConfig+0x114>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d013      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800748e:	d00f      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a3d      	ldr	r2, [pc, #244]	; (8007588 <TIM_Base_SetConfig+0x118>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d00b      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a3c      	ldr	r2, [pc, #240]	; (800758c <TIM_Base_SetConfig+0x11c>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d007      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a3b      	ldr	r2, [pc, #236]	; (8007590 <TIM_Base_SetConfig+0x120>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d003      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a3a      	ldr	r2, [pc, #232]	; (8007594 <TIM_Base_SetConfig+0x124>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d108      	bne.n	80074c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	4313      	orrs	r3, r2
 80074c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a2f      	ldr	r2, [pc, #188]	; (8007584 <TIM_Base_SetConfig+0x114>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d02b      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074d0:	d027      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a2c      	ldr	r2, [pc, #176]	; (8007588 <TIM_Base_SetConfig+0x118>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d023      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a2b      	ldr	r2, [pc, #172]	; (800758c <TIM_Base_SetConfig+0x11c>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d01f      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a2a      	ldr	r2, [pc, #168]	; (8007590 <TIM_Base_SetConfig+0x120>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d01b      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a29      	ldr	r2, [pc, #164]	; (8007594 <TIM_Base_SetConfig+0x124>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d017      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a28      	ldr	r2, [pc, #160]	; (8007598 <TIM_Base_SetConfig+0x128>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d013      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a27      	ldr	r2, [pc, #156]	; (800759c <TIM_Base_SetConfig+0x12c>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d00f      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a26      	ldr	r2, [pc, #152]	; (80075a0 <TIM_Base_SetConfig+0x130>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d00b      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a25      	ldr	r2, [pc, #148]	; (80075a4 <TIM_Base_SetConfig+0x134>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d007      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a24      	ldr	r2, [pc, #144]	; (80075a8 <TIM_Base_SetConfig+0x138>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d003      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a23      	ldr	r2, [pc, #140]	; (80075ac <TIM_Base_SetConfig+0x13c>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d108      	bne.n	8007534 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007528:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	4313      	orrs	r3, r2
 8007532:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	695b      	ldr	r3, [r3, #20]
 800753e:	4313      	orrs	r3, r2
 8007540:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	689a      	ldr	r2, [r3, #8]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	4a0a      	ldr	r2, [pc, #40]	; (8007584 <TIM_Base_SetConfig+0x114>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d003      	beq.n	8007568 <TIM_Base_SetConfig+0xf8>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	4a0c      	ldr	r2, [pc, #48]	; (8007594 <TIM_Base_SetConfig+0x124>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d103      	bne.n	8007570 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	691a      	ldr	r2, [r3, #16]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	615a      	str	r2, [r3, #20]
}
 8007576:	bf00      	nop
 8007578:	3714      	adds	r7, #20
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr
 8007582:	bf00      	nop
 8007584:	40010000 	.word	0x40010000
 8007588:	40000400 	.word	0x40000400
 800758c:	40000800 	.word	0x40000800
 8007590:	40000c00 	.word	0x40000c00
 8007594:	40010400 	.word	0x40010400
 8007598:	40014000 	.word	0x40014000
 800759c:	40014400 	.word	0x40014400
 80075a0:	40014800 	.word	0x40014800
 80075a4:	40001800 	.word	0x40001800
 80075a8:	40001c00 	.word	0x40001c00
 80075ac:	40002000 	.word	0x40002000

080075b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b087      	sub	sp, #28
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a1b      	ldr	r3, [r3, #32]
 80075be:	f023 0201 	bic.w	r2, r3, #1
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a1b      	ldr	r3, [r3, #32]
 80075ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f023 0303 	bic.w	r3, r3, #3
 80075e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	f023 0302 	bic.w	r3, r3, #2
 80075f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	697a      	ldr	r2, [r7, #20]
 8007600:	4313      	orrs	r3, r2
 8007602:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a20      	ldr	r2, [pc, #128]	; (8007688 <TIM_OC1_SetConfig+0xd8>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d003      	beq.n	8007614 <TIM_OC1_SetConfig+0x64>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a1f      	ldr	r2, [pc, #124]	; (800768c <TIM_OC1_SetConfig+0xdc>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d10c      	bne.n	800762e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	f023 0308 	bic.w	r3, r3, #8
 800761a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	697a      	ldr	r2, [r7, #20]
 8007622:	4313      	orrs	r3, r2
 8007624:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f023 0304 	bic.w	r3, r3, #4
 800762c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a15      	ldr	r2, [pc, #84]	; (8007688 <TIM_OC1_SetConfig+0xd8>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d003      	beq.n	800763e <TIM_OC1_SetConfig+0x8e>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a14      	ldr	r2, [pc, #80]	; (800768c <TIM_OC1_SetConfig+0xdc>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d111      	bne.n	8007662 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800764c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	695b      	ldr	r3, [r3, #20]
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	4313      	orrs	r3, r2
 8007656:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	699b      	ldr	r3, [r3, #24]
 800765c:	693a      	ldr	r2, [r7, #16]
 800765e:	4313      	orrs	r3, r2
 8007660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	685a      	ldr	r2, [r3, #4]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	697a      	ldr	r2, [r7, #20]
 800767a:	621a      	str	r2, [r3, #32]
}
 800767c:	bf00      	nop
 800767e:	371c      	adds	r7, #28
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr
 8007688:	40010000 	.word	0x40010000
 800768c:	40010400 	.word	0x40010400

08007690 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007690:	b480      	push	{r7}
 8007692:	b087      	sub	sp, #28
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a1b      	ldr	r3, [r3, #32]
 800769e:	f023 0210 	bic.w	r2, r3, #16
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6a1b      	ldr	r3, [r3, #32]
 80076aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	021b      	lsls	r3, r3, #8
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	4313      	orrs	r3, r2
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	f023 0320 	bic.w	r3, r3, #32
 80076da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	011b      	lsls	r3, r3, #4
 80076e2:	697a      	ldr	r2, [r7, #20]
 80076e4:	4313      	orrs	r3, r2
 80076e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a22      	ldr	r2, [pc, #136]	; (8007774 <TIM_OC2_SetConfig+0xe4>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d003      	beq.n	80076f8 <TIM_OC2_SetConfig+0x68>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	4a21      	ldr	r2, [pc, #132]	; (8007778 <TIM_OC2_SetConfig+0xe8>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d10d      	bne.n	8007714 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	011b      	lsls	r3, r3, #4
 8007706:	697a      	ldr	r2, [r7, #20]
 8007708:	4313      	orrs	r3, r2
 800770a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007712:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a17      	ldr	r2, [pc, #92]	; (8007774 <TIM_OC2_SetConfig+0xe4>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d003      	beq.n	8007724 <TIM_OC2_SetConfig+0x94>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a16      	ldr	r2, [pc, #88]	; (8007778 <TIM_OC2_SetConfig+0xe8>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d113      	bne.n	800774c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800772a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007732:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	695b      	ldr	r3, [r3, #20]
 8007738:	009b      	lsls	r3, r3, #2
 800773a:	693a      	ldr	r2, [r7, #16]
 800773c:	4313      	orrs	r3, r2
 800773e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	699b      	ldr	r3, [r3, #24]
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	693a      	ldr	r2, [r7, #16]
 8007748:	4313      	orrs	r3, r2
 800774a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	693a      	ldr	r2, [r7, #16]
 8007750:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	685a      	ldr	r2, [r3, #4]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	697a      	ldr	r2, [r7, #20]
 8007764:	621a      	str	r2, [r3, #32]
}
 8007766:	bf00      	nop
 8007768:	371c      	adds	r7, #28
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop
 8007774:	40010000 	.word	0x40010000
 8007778:	40010400 	.word	0x40010400

0800777c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800777c:	b480      	push	{r7}
 800777e:	b087      	sub	sp, #28
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a1b      	ldr	r3, [r3, #32]
 8007796:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	69db      	ldr	r3, [r3, #28]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f023 0303 	bic.w	r3, r3, #3
 80077b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	021b      	lsls	r3, r3, #8
 80077cc:	697a      	ldr	r2, [r7, #20]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4a21      	ldr	r2, [pc, #132]	; (800785c <TIM_OC3_SetConfig+0xe0>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d003      	beq.n	80077e2 <TIM_OC3_SetConfig+0x66>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a20      	ldr	r2, [pc, #128]	; (8007860 <TIM_OC3_SetConfig+0xe4>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d10d      	bne.n	80077fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	021b      	lsls	r3, r3, #8
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a16      	ldr	r2, [pc, #88]	; (800785c <TIM_OC3_SetConfig+0xe0>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d003      	beq.n	800780e <TIM_OC3_SetConfig+0x92>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a15      	ldr	r2, [pc, #84]	; (8007860 <TIM_OC3_SetConfig+0xe4>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d113      	bne.n	8007836 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800781c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	011b      	lsls	r3, r3, #4
 8007824:	693a      	ldr	r2, [r7, #16]
 8007826:	4313      	orrs	r3, r2
 8007828:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	011b      	lsls	r3, r3, #4
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	4313      	orrs	r3, r2
 8007834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	621a      	str	r2, [r3, #32]
}
 8007850:	bf00      	nop
 8007852:	371c      	adds	r7, #28
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr
 800785c:	40010000 	.word	0x40010000
 8007860:	40010400 	.word	0x40010400

08007864 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	69db      	ldr	r3, [r3, #28]
 800788a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800789a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	021b      	lsls	r3, r3, #8
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	031b      	lsls	r3, r3, #12
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a12      	ldr	r2, [pc, #72]	; (8007908 <TIM_OC4_SetConfig+0xa4>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d003      	beq.n	80078cc <TIM_OC4_SetConfig+0x68>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a11      	ldr	r2, [pc, #68]	; (800790c <TIM_OC4_SetConfig+0xa8>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d109      	bne.n	80078e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	019b      	lsls	r3, r3, #6
 80078da:	697a      	ldr	r2, [r7, #20]
 80078dc:	4313      	orrs	r3, r2
 80078de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	685a      	ldr	r2, [r3, #4]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	621a      	str	r2, [r3, #32]
}
 80078fa:	bf00      	nop
 80078fc:	371c      	adds	r7, #28
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	40010000 	.word	0x40010000
 800790c:	40010400 	.word	0x40010400

08007910 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007910:	b480      	push	{r7}
 8007912:	b087      	sub	sp, #28
 8007914:	af00      	add	r7, sp, #0
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	60b9      	str	r1, [r7, #8]
 800791a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6a1b      	ldr	r3, [r3, #32]
 8007920:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6a1b      	ldr	r3, [r3, #32]
 8007926:	f023 0201 	bic.w	r2, r3, #1
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800793a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	011b      	lsls	r3, r3, #4
 8007940:	693a      	ldr	r2, [r7, #16]
 8007942:	4313      	orrs	r3, r2
 8007944:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	f023 030a 	bic.w	r3, r3, #10
 800794c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	4313      	orrs	r3, r2
 8007954:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	621a      	str	r2, [r3, #32]
}
 8007962:	bf00      	nop
 8007964:	371c      	adds	r7, #28
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr

0800796e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800796e:	b480      	push	{r7}
 8007970:	b087      	sub	sp, #28
 8007972:	af00      	add	r7, sp, #0
 8007974:	60f8      	str	r0, [r7, #12]
 8007976:	60b9      	str	r1, [r7, #8]
 8007978:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	f023 0210 	bic.w	r2, r3, #16
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	699b      	ldr	r3, [r3, #24]
 800798a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	6a1b      	ldr	r3, [r3, #32]
 8007990:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007998:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	031b      	lsls	r3, r3, #12
 800799e:	697a      	ldr	r2, [r7, #20]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	011b      	lsls	r3, r3, #4
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	697a      	ldr	r2, [r7, #20]
 80079ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	693a      	ldr	r2, [r7, #16]
 80079c0:	621a      	str	r2, [r3, #32]
}
 80079c2:	bf00      	nop
 80079c4:	371c      	adds	r7, #28
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b085      	sub	sp, #20
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
 80079d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079e6:	683a      	ldr	r2, [r7, #0]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	f043 0307 	orr.w	r3, r3, #7
 80079f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	68fa      	ldr	r2, [r7, #12]
 80079f6:	609a      	str	r2, [r3, #8]
}
 80079f8:	bf00      	nop
 80079fa:	3714      	adds	r7, #20
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b087      	sub	sp, #28
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	60f8      	str	r0, [r7, #12]
 8007a0c:	60b9      	str	r1, [r7, #8]
 8007a0e:	607a      	str	r2, [r7, #4]
 8007a10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	021a      	lsls	r2, r3, #8
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	431a      	orrs	r2, r3
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	697a      	ldr	r2, [r7, #20]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	697a      	ldr	r2, [r7, #20]
 8007a36:	609a      	str	r2, [r3, #8]
}
 8007a38:	bf00      	nop
 8007a3a:	371c      	adds	r7, #28
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b084      	sub	sp, #16
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	2204      	movs	r2, #4
 8007a54:	6839      	ldr	r1, [r7, #0]
 8007a56:	4618      	mov	r0, r3
 8007a58:	f000 f900 	bl	8007c5c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007a6a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	f003 0307 	and.w	r3, r3, #7
 8007a76:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2b06      	cmp	r3, #6
 8007a7c:	d007      	beq.n	8007a8e <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f042 0201 	orr.w	r2, r2, #1
 8007a8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a8e:	2300      	movs	r3, #0
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3710      	adds	r7, #16
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d101      	bne.n	8007ab0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007aac:	2302      	movs	r3, #2
 8007aae:	e05a      	b.n	8007b66 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2202      	movs	r2, #2
 8007abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ad6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a21      	ldr	r2, [pc, #132]	; (8007b74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d022      	beq.n	8007b3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007afc:	d01d      	beq.n	8007b3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a1d      	ldr	r2, [pc, #116]	; (8007b78 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d018      	beq.n	8007b3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a1b      	ldr	r2, [pc, #108]	; (8007b7c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d013      	beq.n	8007b3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a1a      	ldr	r2, [pc, #104]	; (8007b80 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d00e      	beq.n	8007b3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a18      	ldr	r2, [pc, #96]	; (8007b84 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d009      	beq.n	8007b3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a17      	ldr	r2, [pc, #92]	; (8007b88 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d004      	beq.n	8007b3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a15      	ldr	r2, [pc, #84]	; (8007b8c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d10c      	bne.n	8007b54 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	68ba      	ldr	r2, [r7, #8]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68ba      	ldr	r2, [r7, #8]
 8007b52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3714      	adds	r7, #20
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr
 8007b72:	bf00      	nop
 8007b74:	40010000 	.word	0x40010000
 8007b78:	40000400 	.word	0x40000400
 8007b7c:	40000800 	.word	0x40000800
 8007b80:	40000c00 	.word	0x40000c00
 8007b84:	40010400 	.word	0x40010400
 8007b88:	40014000 	.word	0x40014000
 8007b8c:	40001800 	.word	0x40001800

08007b90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d101      	bne.n	8007bac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007ba8:	2302      	movs	r3, #2
 8007baa:	e03d      	b.n	8007c28 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	691b      	ldr	r3, [r3, #16]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	695b      	ldr	r3, [r3, #20]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	69db      	ldr	r3, [r3, #28]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c26:	2300      	movs	r3, #0
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3714      	adds	r7, #20
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c50:	bf00      	nop
 8007c52:	370c      	adds	r7, #12
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b087      	sub	sp, #28
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	f003 031f 	and.w	r3, r3, #31
 8007c6e:	2204      	movs	r2, #4
 8007c70:	fa02 f303 	lsl.w	r3, r2, r3
 8007c74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6a1a      	ldr	r2, [r3, #32]
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	43db      	mvns	r3, r3
 8007c7e:	401a      	ands	r2, r3
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6a1a      	ldr	r2, [r3, #32]
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	f003 031f 	and.w	r3, r3, #31
 8007c8e:	6879      	ldr	r1, [r7, #4]
 8007c90:	fa01 f303 	lsl.w	r3, r1, r3
 8007c94:	431a      	orrs	r2, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	621a      	str	r2, [r3, #32]
}
 8007c9a:	bf00      	nop
 8007c9c:	371c      	adds	r7, #28
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr

08007ca6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b082      	sub	sp, #8
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d101      	bne.n	8007cb8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e03f      	b.n	8007d38 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d106      	bne.n	8007cd2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f7fb fd59 	bl	8003784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2224      	movs	r2, #36	; 0x24
 8007cd6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	68da      	ldr	r2, [r3, #12]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ce8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 fc8c 	bl	8008608 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	691a      	ldr	r2, [r3, #16]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cfe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	695a      	ldr	r2, [r3, #20]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d0e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	68da      	ldr	r2, [r3, #12]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d1e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2220      	movs	r2, #32
 8007d2a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2220      	movs	r2, #32
 8007d32:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007d36:	2300      	movs	r3, #0
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3708      	adds	r7, #8
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d101      	bne.n	8007d52 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e047      	b.n	8007de2 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d106      	bne.n	8007d6c <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f7fb fd0c 	bl	8003784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2224      	movs	r2, #36	; 0x24
 8007d70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	68da      	ldr	r2, [r3, #12]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 fc3f 	bl	8008608 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	691a      	ldr	r2, [r3, #16]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	695a      	ldr	r2, [r3, #20]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8007da8:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	695a      	ldr	r2, [r3, #20]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f042 0208 	orr.w	r2, r2, #8
 8007db8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68da      	ldr	r2, [r3, #12]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007dc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2220      	movs	r2, #32
 8007dd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2220      	movs	r2, #32
 8007ddc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3708      	adds	r7, #8
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
	...

08007dec <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b086      	sub	sp, #24
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	4613      	mov	r3, r2
 8007df8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	2b20      	cmp	r3, #32
 8007e04:	d153      	bne.n	8007eae <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d002      	beq.n	8007e12 <HAL_UART_Transmit_DMA+0x26>
 8007e0c:	88fb      	ldrh	r3, [r7, #6]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d101      	bne.n	8007e16 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e04c      	b.n	8007eb0 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d101      	bne.n	8007e24 <HAL_UART_Transmit_DMA+0x38>
 8007e20:	2302      	movs	r3, #2
 8007e22:	e045      	b.n	8007eb0 <HAL_UART_Transmit_DMA+0xc4>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2201      	movs	r2, #1
 8007e28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8007e2c:	68ba      	ldr	r2, [r7, #8]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	88fa      	ldrh	r2, [r7, #6]
 8007e36:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	88fa      	ldrh	r2, [r7, #6]
 8007e3c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2221      	movs	r2, #33	; 0x21
 8007e48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e50:	4a19      	ldr	r2, [pc, #100]	; (8007eb8 <HAL_UART_Transmit_DMA+0xcc>)
 8007e52:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e58:	4a18      	ldr	r2, [pc, #96]	; (8007ebc <HAL_UART_Transmit_DMA+0xd0>)
 8007e5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e60:	4a17      	ldr	r2, [pc, #92]	; (8007ec0 <HAL_UART_Transmit_DMA+0xd4>)
 8007e62:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e68:	2200      	movs	r2, #0
 8007e6a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8007e6c:	f107 0308 	add.w	r3, r7, #8
 8007e70:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	6819      	ldr	r1, [r3, #0]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3304      	adds	r3, #4
 8007e80:	461a      	mov	r2, r3
 8007e82:	88fb      	ldrh	r3, [r7, #6]
 8007e84:	f7fc fe50 	bl	8004b28 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007e90:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	695a      	ldr	r2, [r3, #20]
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ea8:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	e000      	b.n	8007eb0 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8007eae:	2302      	movs	r3, #2
  }
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3718      	adds	r7, #24
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}
 8007eb8:	08008215 	.word	0x08008215
 8007ebc:	08008267 	.word	0x08008267
 8007ec0:	08008307 	.word	0x08008307

08007ec4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b086      	sub	sp, #24
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	60b9      	str	r1, [r7, #8]
 8007ece:	4613      	mov	r3, r2
 8007ed0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	2b20      	cmp	r3, #32
 8007edc:	d166      	bne.n	8007fac <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d002      	beq.n	8007eea <HAL_UART_Receive_DMA+0x26>
 8007ee4:	88fb      	ldrh	r3, [r7, #6]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d101      	bne.n	8007eee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	e05f      	b.n	8007fae <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d101      	bne.n	8007efc <HAL_UART_Receive_DMA+0x38>
 8007ef8:	2302      	movs	r3, #2
 8007efa:	e058      	b.n	8007fae <HAL_UART_Receive_DMA+0xea>
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007f04:	68ba      	ldr	r2, [r7, #8]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	88fa      	ldrh	r2, [r7, #6]
 8007f0e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2200      	movs	r2, #0
 8007f14:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2222      	movs	r2, #34	; 0x22
 8007f1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f22:	4a25      	ldr	r2, [pc, #148]	; (8007fb8 <HAL_UART_Receive_DMA+0xf4>)
 8007f24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f2a:	4a24      	ldr	r2, [pc, #144]	; (8007fbc <HAL_UART_Receive_DMA+0xf8>)
 8007f2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f32:	4a23      	ldr	r2, [pc, #140]	; (8007fc0 <HAL_UART_Receive_DMA+0xfc>)
 8007f34:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8007f3e:	f107 0308 	add.w	r3, r7, #8
 8007f42:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	3304      	adds	r3, #4
 8007f4e:	4619      	mov	r1, r3
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	88fb      	ldrh	r3, [r7, #6]
 8007f56:	f7fc fde7 	bl	8004b28 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	613b      	str	r3, [r7, #16]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	613b      	str	r3, [r7, #16]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	613b      	str	r3, [r7, #16]
 8007f6e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	68da      	ldr	r2, [r3, #12]
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f86:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	695a      	ldr	r2, [r3, #20]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f042 0201 	orr.w	r2, r2, #1
 8007f96:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	695a      	ldr	r2, [r3, #20]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007fa6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	e000      	b.n	8007fae <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007fac:	2302      	movs	r3, #2
  }
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3718      	adds	r7, #24
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	08008283 	.word	0x08008283
 8007fbc:	080082eb 	.word	0x080082eb
 8007fc0:	08008307 	.word	0x08008307

08007fc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b088      	sub	sp, #32
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	f003 030f 	and.w	r3, r3, #15
 8007ff2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10d      	bne.n	8008016 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	f003 0320 	and.w	r3, r3, #32
 8008000:	2b00      	cmp	r3, #0
 8008002:	d008      	beq.n	8008016 <HAL_UART_IRQHandler+0x52>
 8008004:	69bb      	ldr	r3, [r7, #24]
 8008006:	f003 0320 	and.w	r3, r3, #32
 800800a:	2b00      	cmp	r3, #0
 800800c:	d003      	beq.n	8008016 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 fa79 	bl	8008506 <UART_Receive_IT>
      return;
 8008014:	e0d0      	b.n	80081b8 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	2b00      	cmp	r3, #0
 800801a:	f000 80b0 	beq.w	800817e <HAL_UART_IRQHandler+0x1ba>
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	f003 0301 	and.w	r3, r3, #1
 8008024:	2b00      	cmp	r3, #0
 8008026:	d105      	bne.n	8008034 <HAL_UART_IRQHandler+0x70>
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800802e:	2b00      	cmp	r3, #0
 8008030:	f000 80a5 	beq.w	800817e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008034:	69fb      	ldr	r3, [r7, #28]
 8008036:	f003 0301 	and.w	r3, r3, #1
 800803a:	2b00      	cmp	r3, #0
 800803c:	d00a      	beq.n	8008054 <HAL_UART_IRQHandler+0x90>
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008044:	2b00      	cmp	r3, #0
 8008046:	d005      	beq.n	8008054 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800804c:	f043 0201 	orr.w	r2, r3, #1
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	f003 0304 	and.w	r3, r3, #4
 800805a:	2b00      	cmp	r3, #0
 800805c:	d00a      	beq.n	8008074 <HAL_UART_IRQHandler+0xb0>
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	2b00      	cmp	r3, #0
 8008066:	d005      	beq.n	8008074 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800806c:	f043 0202 	orr.w	r2, r3, #2
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	f003 0302 	and.w	r3, r3, #2
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00a      	beq.n	8008094 <HAL_UART_IRQHandler+0xd0>
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	f003 0301 	and.w	r3, r3, #1
 8008084:	2b00      	cmp	r3, #0
 8008086:	d005      	beq.n	8008094 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800808c:	f043 0204 	orr.w	r2, r3, #4
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	f003 0308 	and.w	r3, r3, #8
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00f      	beq.n	80080be <HAL_UART_IRQHandler+0xfa>
 800809e:	69bb      	ldr	r3, [r7, #24]
 80080a0:	f003 0320 	and.w	r3, r3, #32
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d104      	bne.n	80080b2 <HAL_UART_IRQHandler+0xee>
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d005      	beq.n	80080be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080b6:	f043 0208 	orr.w	r2, r3, #8
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d077      	beq.n	80081b6 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080c6:	69fb      	ldr	r3, [r7, #28]
 80080c8:	f003 0320 	and.w	r3, r3, #32
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d007      	beq.n	80080e0 <HAL_UART_IRQHandler+0x11c>
 80080d0:	69bb      	ldr	r3, [r7, #24]
 80080d2:	f003 0320 	and.w	r3, r3, #32
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d002      	beq.n	80080e0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 fa13 	bl	8008506 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	695b      	ldr	r3, [r3, #20]
 80080e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080ea:	2b40      	cmp	r3, #64	; 0x40
 80080ec:	bf0c      	ite	eq
 80080ee:	2301      	moveq	r3, #1
 80080f0:	2300      	movne	r3, #0
 80080f2:	b2db      	uxtb	r3, r3
 80080f4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080fa:	f003 0308 	and.w	r3, r3, #8
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d102      	bne.n	8008108 <HAL_UART_IRQHandler+0x144>
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d031      	beq.n	800816c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 f95c 	bl	80083c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	695b      	ldr	r3, [r3, #20]
 8008114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008118:	2b40      	cmp	r3, #64	; 0x40
 800811a:	d123      	bne.n	8008164 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	695a      	ldr	r2, [r3, #20]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800812a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008130:	2b00      	cmp	r3, #0
 8008132:	d013      	beq.n	800815c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008138:	4a21      	ldr	r2, [pc, #132]	; (80081c0 <HAL_UART_IRQHandler+0x1fc>)
 800813a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008140:	4618      	mov	r0, r3
 8008142:	f7fc fdb9 	bl	8004cb8 <HAL_DMA_Abort_IT>
 8008146:	4603      	mov	r3, r0
 8008148:	2b00      	cmp	r3, #0
 800814a:	d016      	beq.n	800817a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008152:	687a      	ldr	r2, [r7, #4]
 8008154:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008156:	4610      	mov	r0, r2
 8008158:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800815a:	e00e      	b.n	800817a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f000 f84f 	bl	8008200 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008162:	e00a      	b.n	800817a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 f84b 	bl	8008200 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800816a:	e006      	b.n	800817a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 f847 	bl	8008200 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008178:	e01d      	b.n	80081b6 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800817a:	bf00      	nop
    return;
 800817c:	e01b      	b.n	80081b6 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008184:	2b00      	cmp	r3, #0
 8008186:	d008      	beq.n	800819a <HAL_UART_IRQHandler+0x1d6>
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800818e:	2b00      	cmp	r3, #0
 8008190:	d003      	beq.n	800819a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f949 	bl	800842a <UART_Transmit_IT>
    return;
 8008198:	e00e      	b.n	80081b8 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d009      	beq.n	80081b8 <HAL_UART_IRQHandler+0x1f4>
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d004      	beq.n	80081b8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f991 	bl	80084d6 <UART_EndTransmit_IT>
    return;
 80081b4:	e000      	b.n	80081b8 <HAL_UART_IRQHandler+0x1f4>
    return;
 80081b6:	bf00      	nop
  }
}
 80081b8:	3720      	adds	r7, #32
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	08008403 	.word	0x08008403

080081c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80081cc:	bf00      	nop
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80081f4:	bf00      	nop
 80081f6:	370c      	adds	r7, #12
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008208:	bf00      	nop
 800820a:	370c      	adds	r7, #12
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr

08008214 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008220:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800822c:	2b00      	cmp	r3, #0
 800822e:	d113      	bne.n	8008258 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2200      	movs	r2, #0
 8008234:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	695a      	ldr	r2, [r3, #20]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008244:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	68da      	ldr	r2, [r3, #12]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008254:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008256:	e002      	b.n	800825e <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	f7ff ffb3 	bl	80081c4 <HAL_UART_TxCpltCallback>
}
 800825e:	bf00      	nop
 8008260:	3710      	adds	r7, #16
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b084      	sub	sp, #16
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008272:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f7ff ffaf 	bl	80081d8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800827a:	bf00      	nop
 800827c:	3710      	adds	r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008282:	b580      	push	{r7, lr}
 8008284:	b084      	sub	sp, #16
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800828e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800829a:	2b00      	cmp	r3, #0
 800829c:	d11e      	bne.n	80082dc <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2200      	movs	r2, #0
 80082a2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	68da      	ldr	r2, [r3, #12]
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80082b2:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	695a      	ldr	r2, [r3, #20]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f022 0201 	bic.w	r2, r2, #1
 80082c2:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	695a      	ldr	r2, [r3, #20]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082d2:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2220      	movs	r2, #32
 80082d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80082dc:	68f8      	ldr	r0, [r7, #12]
 80082de:	f7f9 fd41 	bl	8001d64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082e2:	bf00      	nop
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}

080082ea <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80082ea:	b580      	push	{r7, lr}
 80082ec:	b084      	sub	sp, #16
 80082ee:	af00      	add	r7, sp, #0
 80082f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082f6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80082f8:	68f8      	ldr	r0, [r7, #12]
 80082fa:	f7ff ff77 	bl	80081ec <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082fe:	bf00      	nop
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b084      	sub	sp, #16
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800830e:	2300      	movs	r3, #0
 8008310:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008316:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	695b      	ldr	r3, [r3, #20]
 800831e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008322:	2b80      	cmp	r3, #128	; 0x80
 8008324:	bf0c      	ite	eq
 8008326:	2301      	moveq	r3, #1
 8008328:	2300      	movne	r3, #0
 800832a:	b2db      	uxtb	r3, r3
 800832c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008334:	b2db      	uxtb	r3, r3
 8008336:	2b21      	cmp	r3, #33	; 0x21
 8008338:	d108      	bne.n	800834c <UART_DMAError+0x46>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d005      	beq.n	800834c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	2200      	movs	r2, #0
 8008344:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008346:	68b8      	ldr	r0, [r7, #8]
 8008348:	f000 f827 	bl	800839a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	695b      	ldr	r3, [r3, #20]
 8008352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008356:	2b40      	cmp	r3, #64	; 0x40
 8008358:	bf0c      	ite	eq
 800835a:	2301      	moveq	r3, #1
 800835c:	2300      	movne	r3, #0
 800835e:	b2db      	uxtb	r3, r3
 8008360:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008368:	b2db      	uxtb	r3, r3
 800836a:	2b22      	cmp	r3, #34	; 0x22
 800836c:	d108      	bne.n	8008380 <UART_DMAError+0x7a>
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d005      	beq.n	8008380 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	2200      	movs	r2, #0
 8008378:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800837a:	68b8      	ldr	r0, [r7, #8]
 800837c:	f000 f823 	bl	80083c6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008384:	f043 0210 	orr.w	r2, r3, #16
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800838c:	68b8      	ldr	r0, [r7, #8]
 800838e:	f7ff ff37 	bl	8008200 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008392:	bf00      	nop
 8008394:	3710      	adds	r7, #16
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}

0800839a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800839a:	b480      	push	{r7}
 800839c:	b083      	sub	sp, #12
 800839e:	af00      	add	r7, sp, #0
 80083a0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	68da      	ldr	r2, [r3, #12]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80083b0:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2220      	movs	r2, #32
 80083b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80083ba:	bf00      	nop
 80083bc:	370c      	adds	r7, #12
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr

080083c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b083      	sub	sp, #12
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	68da      	ldr	r2, [r3, #12]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80083dc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	695a      	ldr	r2, [r3, #20]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f022 0201 	bic.w	r2, r2, #1
 80083ec:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2220      	movs	r2, #32
 80083f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80083f6:	bf00      	nop
 80083f8:	370c      	adds	r7, #12
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr

08008402 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008402:	b580      	push	{r7, lr}
 8008404:	b084      	sub	sp, #16
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2200      	movs	r2, #0
 800841a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800841c:	68f8      	ldr	r0, [r7, #12]
 800841e:	f7ff feef 	bl	8008200 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008422:	bf00      	nop
 8008424:	3710      	adds	r7, #16
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}

0800842a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800842a:	b480      	push	{r7}
 800842c:	b085      	sub	sp, #20
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008438:	b2db      	uxtb	r3, r3
 800843a:	2b21      	cmp	r3, #33	; 0x21
 800843c:	d144      	bne.n	80084c8 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008446:	d11a      	bne.n	800847e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6a1b      	ldr	r3, [r3, #32]
 800844c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	881b      	ldrh	r3, [r3, #0]
 8008452:	461a      	mov	r2, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800845c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	691b      	ldr	r3, [r3, #16]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d105      	bne.n	8008472 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a1b      	ldr	r3, [r3, #32]
 800846a:	1c9a      	adds	r2, r3, #2
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	621a      	str	r2, [r3, #32]
 8008470:	e00e      	b.n	8008490 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6a1b      	ldr	r3, [r3, #32]
 8008476:	1c5a      	adds	r2, r3, #1
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	621a      	str	r2, [r3, #32]
 800847c:	e008      	b.n	8008490 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6a1b      	ldr	r3, [r3, #32]
 8008482:	1c59      	adds	r1, r3, #1
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	6211      	str	r1, [r2, #32]
 8008488:	781a      	ldrb	r2, [r3, #0]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008494:	b29b      	uxth	r3, r3
 8008496:	3b01      	subs	r3, #1
 8008498:	b29b      	uxth	r3, r3
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	4619      	mov	r1, r3
 800849e:	84d1      	strh	r1, [r2, #38]	; 0x26
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d10f      	bne.n	80084c4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	68da      	ldr	r2, [r3, #12]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68da      	ldr	r2, [r3, #12]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80084c4:	2300      	movs	r3, #0
 80084c6:	e000      	b.n	80084ca <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80084c8:	2302      	movs	r3, #2
  }
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3714      	adds	r7, #20
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr

080084d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084d6:	b580      	push	{r7, lr}
 80084d8:	b082      	sub	sp, #8
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	68da      	ldr	r2, [r3, #12]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2220      	movs	r2, #32
 80084f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f7ff fe64 	bl	80081c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3708      	adds	r7, #8
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}

08008506 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008506:	b580      	push	{r7, lr}
 8008508:	b084      	sub	sp, #16
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008514:	b2db      	uxtb	r3, r3
 8008516:	2b22      	cmp	r3, #34	; 0x22
 8008518:	d171      	bne.n	80085fe <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008522:	d123      	bne.n	800856c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008528:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10e      	bne.n	8008550 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	b29b      	uxth	r3, r3
 800853a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800853e:	b29a      	uxth	r2, r3
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008548:	1c9a      	adds	r2, r3, #2
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	629a      	str	r2, [r3, #40]	; 0x28
 800854e:	e029      	b.n	80085a4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	b29b      	uxth	r3, r3
 8008558:	b2db      	uxtb	r3, r3
 800855a:	b29a      	uxth	r2, r3
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008564:	1c5a      	adds	r2, r3, #1
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	629a      	str	r2, [r3, #40]	; 0x28
 800856a:	e01b      	b.n	80085a4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	691b      	ldr	r3, [r3, #16]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d10a      	bne.n	800858a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	6858      	ldr	r0, [r3, #4]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800857e:	1c59      	adds	r1, r3, #1
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	6291      	str	r1, [r2, #40]	; 0x28
 8008584:	b2c2      	uxtb	r2, r0
 8008586:	701a      	strb	r2, [r3, #0]
 8008588:	e00c      	b.n	80085a4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	b2da      	uxtb	r2, r3
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008596:	1c58      	adds	r0, r3, #1
 8008598:	6879      	ldr	r1, [r7, #4]
 800859a:	6288      	str	r0, [r1, #40]	; 0x28
 800859c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80085a0:	b2d2      	uxtb	r2, r2
 80085a2:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	3b01      	subs	r3, #1
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	4619      	mov	r1, r3
 80085b2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d120      	bne.n	80085fa <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	68da      	ldr	r2, [r3, #12]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f022 0220 	bic.w	r2, r2, #32
 80085c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	68da      	ldr	r2, [r3, #12]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80085d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	695a      	ldr	r2, [r3, #20]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f022 0201 	bic.w	r2, r2, #1
 80085e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2220      	movs	r2, #32
 80085ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f7f9 fbb7 	bl	8001d64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80085f6:	2300      	movs	r3, #0
 80085f8:	e002      	b.n	8008600 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80085fa:	2300      	movs	r3, #0
 80085fc:	e000      	b.n	8008600 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80085fe:	2302      	movs	r3, #2
  }
}
 8008600:	4618      	mov	r0, r3
 8008602:	3710      	adds	r7, #16
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800860c:	b0bd      	sub	sp, #244	; 0xf4
 800860e:	af00      	add	r7, sp, #0
 8008610:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008614:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008624:	68d9      	ldr	r1, [r3, #12]
 8008626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	ea40 0301 	orr.w	r3, r0, r1
 8008630:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008636:	689a      	ldr	r2, [r3, #8]
 8008638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800863c:	691b      	ldr	r3, [r3, #16]
 800863e:	431a      	orrs	r2, r3
 8008640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	431a      	orrs	r2, r3
 8008648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800864c:	69db      	ldr	r3, [r3, #28]
 800864e:	4313      	orrs	r3, r2
 8008650:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8008654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008660:	f021 010c 	bic.w	r1, r1, #12
 8008664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800866e:	430b      	orrs	r3, r1
 8008670:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008672:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	695b      	ldr	r3, [r3, #20]
 800867a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800867e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008682:	6999      	ldr	r1, [r3, #24]
 8008684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	ea40 0301 	orr.w	r3, r0, r1
 800868e:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008694:	69db      	ldr	r3, [r3, #28]
 8008696:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800869a:	f040 81a5 	bne.w	80089e8 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800869e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	4bcd      	ldr	r3, [pc, #820]	; (80089dc <UART_SetConfig+0x3d4>)
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d006      	beq.n	80086b8 <UART_SetConfig+0xb0>
 80086aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	4bcb      	ldr	r3, [pc, #812]	; (80089e0 <UART_SetConfig+0x3d8>)
 80086b2:	429a      	cmp	r2, r3
 80086b4:	f040 80cb 	bne.w	800884e <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80086b8:	f7fd ffa0 	bl	80065fc <HAL_RCC_GetPCLK2Freq>
 80086bc:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80086c0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80086c4:	461c      	mov	r4, r3
 80086c6:	f04f 0500 	mov.w	r5, #0
 80086ca:	4622      	mov	r2, r4
 80086cc:	462b      	mov	r3, r5
 80086ce:	1891      	adds	r1, r2, r2
 80086d0:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80086d4:	415b      	adcs	r3, r3
 80086d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80086da:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80086de:	1912      	adds	r2, r2, r4
 80086e0:	eb45 0303 	adc.w	r3, r5, r3
 80086e4:	f04f 0000 	mov.w	r0, #0
 80086e8:	f04f 0100 	mov.w	r1, #0
 80086ec:	00d9      	lsls	r1, r3, #3
 80086ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80086f2:	00d0      	lsls	r0, r2, #3
 80086f4:	4602      	mov	r2, r0
 80086f6:	460b      	mov	r3, r1
 80086f8:	1911      	adds	r1, r2, r4
 80086fa:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 80086fe:	416b      	adcs	r3, r5
 8008700:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	461a      	mov	r2, r3
 800870c:	f04f 0300 	mov.w	r3, #0
 8008710:	1891      	adds	r1, r2, r2
 8008712:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8008716:	415b      	adcs	r3, r3
 8008718:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800871c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8008720:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8008724:	f7f7 fd74 	bl	8000210 <__aeabi_uldivmod>
 8008728:	4602      	mov	r2, r0
 800872a:	460b      	mov	r3, r1
 800872c:	4bad      	ldr	r3, [pc, #692]	; (80089e4 <UART_SetConfig+0x3dc>)
 800872e:	fba3 2302 	umull	r2, r3, r3, r2
 8008732:	095b      	lsrs	r3, r3, #5
 8008734:	011e      	lsls	r6, r3, #4
 8008736:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800873a:	461c      	mov	r4, r3
 800873c:	f04f 0500 	mov.w	r5, #0
 8008740:	4622      	mov	r2, r4
 8008742:	462b      	mov	r3, r5
 8008744:	1891      	adds	r1, r2, r2
 8008746:	67b9      	str	r1, [r7, #120]	; 0x78
 8008748:	415b      	adcs	r3, r3
 800874a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800874c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8008750:	1912      	adds	r2, r2, r4
 8008752:	eb45 0303 	adc.w	r3, r5, r3
 8008756:	f04f 0000 	mov.w	r0, #0
 800875a:	f04f 0100 	mov.w	r1, #0
 800875e:	00d9      	lsls	r1, r3, #3
 8008760:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008764:	00d0      	lsls	r0, r2, #3
 8008766:	4602      	mov	r2, r0
 8008768:	460b      	mov	r3, r1
 800876a:	1911      	adds	r1, r2, r4
 800876c:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8008770:	416b      	adcs	r3, r5
 8008772:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	461a      	mov	r2, r3
 800877e:	f04f 0300 	mov.w	r3, #0
 8008782:	1891      	adds	r1, r2, r2
 8008784:	6739      	str	r1, [r7, #112]	; 0x70
 8008786:	415b      	adcs	r3, r3
 8008788:	677b      	str	r3, [r7, #116]	; 0x74
 800878a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800878e:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8008792:	f7f7 fd3d 	bl	8000210 <__aeabi_uldivmod>
 8008796:	4602      	mov	r2, r0
 8008798:	460b      	mov	r3, r1
 800879a:	4b92      	ldr	r3, [pc, #584]	; (80089e4 <UART_SetConfig+0x3dc>)
 800879c:	fba3 1302 	umull	r1, r3, r3, r2
 80087a0:	095b      	lsrs	r3, r3, #5
 80087a2:	2164      	movs	r1, #100	; 0x64
 80087a4:	fb01 f303 	mul.w	r3, r1, r3
 80087a8:	1ad3      	subs	r3, r2, r3
 80087aa:	00db      	lsls	r3, r3, #3
 80087ac:	3332      	adds	r3, #50	; 0x32
 80087ae:	4a8d      	ldr	r2, [pc, #564]	; (80089e4 <UART_SetConfig+0x3dc>)
 80087b0:	fba2 2303 	umull	r2, r3, r2, r3
 80087b4:	095b      	lsrs	r3, r3, #5
 80087b6:	005b      	lsls	r3, r3, #1
 80087b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80087bc:	441e      	add	r6, r3
 80087be:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80087c2:	4618      	mov	r0, r3
 80087c4:	f04f 0100 	mov.w	r1, #0
 80087c8:	4602      	mov	r2, r0
 80087ca:	460b      	mov	r3, r1
 80087cc:	1894      	adds	r4, r2, r2
 80087ce:	66bc      	str	r4, [r7, #104]	; 0x68
 80087d0:	415b      	adcs	r3, r3
 80087d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80087d4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80087d8:	1812      	adds	r2, r2, r0
 80087da:	eb41 0303 	adc.w	r3, r1, r3
 80087de:	f04f 0400 	mov.w	r4, #0
 80087e2:	f04f 0500 	mov.w	r5, #0
 80087e6:	00dd      	lsls	r5, r3, #3
 80087e8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80087ec:	00d4      	lsls	r4, r2, #3
 80087ee:	4622      	mov	r2, r4
 80087f0:	462b      	mov	r3, r5
 80087f2:	1814      	adds	r4, r2, r0
 80087f4:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 80087f8:	414b      	adcs	r3, r1
 80087fa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80087fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	461a      	mov	r2, r3
 8008806:	f04f 0300 	mov.w	r3, #0
 800880a:	1891      	adds	r1, r2, r2
 800880c:	6639      	str	r1, [r7, #96]	; 0x60
 800880e:	415b      	adcs	r3, r3
 8008810:	667b      	str	r3, [r7, #100]	; 0x64
 8008812:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8008816:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800881a:	f7f7 fcf9 	bl	8000210 <__aeabi_uldivmod>
 800881e:	4602      	mov	r2, r0
 8008820:	460b      	mov	r3, r1
 8008822:	4b70      	ldr	r3, [pc, #448]	; (80089e4 <UART_SetConfig+0x3dc>)
 8008824:	fba3 1302 	umull	r1, r3, r3, r2
 8008828:	095b      	lsrs	r3, r3, #5
 800882a:	2164      	movs	r1, #100	; 0x64
 800882c:	fb01 f303 	mul.w	r3, r1, r3
 8008830:	1ad3      	subs	r3, r2, r3
 8008832:	00db      	lsls	r3, r3, #3
 8008834:	3332      	adds	r3, #50	; 0x32
 8008836:	4a6b      	ldr	r2, [pc, #428]	; (80089e4 <UART_SetConfig+0x3dc>)
 8008838:	fba2 2303 	umull	r2, r3, r2, r3
 800883c:	095b      	lsrs	r3, r3, #5
 800883e:	f003 0207 	and.w	r2, r3, #7
 8008842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4432      	add	r2, r6
 800884a:	609a      	str	r2, [r3, #8]
 800884c:	e26d      	b.n	8008d2a <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800884e:	f7fd fec1 	bl	80065d4 <HAL_RCC_GetPCLK1Freq>
 8008852:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008856:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800885a:	461c      	mov	r4, r3
 800885c:	f04f 0500 	mov.w	r5, #0
 8008860:	4622      	mov	r2, r4
 8008862:	462b      	mov	r3, r5
 8008864:	1891      	adds	r1, r2, r2
 8008866:	65b9      	str	r1, [r7, #88]	; 0x58
 8008868:	415b      	adcs	r3, r3
 800886a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800886c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008870:	1912      	adds	r2, r2, r4
 8008872:	eb45 0303 	adc.w	r3, r5, r3
 8008876:	f04f 0000 	mov.w	r0, #0
 800887a:	f04f 0100 	mov.w	r1, #0
 800887e:	00d9      	lsls	r1, r3, #3
 8008880:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008884:	00d0      	lsls	r0, r2, #3
 8008886:	4602      	mov	r2, r0
 8008888:	460b      	mov	r3, r1
 800888a:	1911      	adds	r1, r2, r4
 800888c:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8008890:	416b      	adcs	r3, r5
 8008892:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	461a      	mov	r2, r3
 800889e:	f04f 0300 	mov.w	r3, #0
 80088a2:	1891      	adds	r1, r2, r2
 80088a4:	6539      	str	r1, [r7, #80]	; 0x50
 80088a6:	415b      	adcs	r3, r3
 80088a8:	657b      	str	r3, [r7, #84]	; 0x54
 80088aa:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80088ae:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80088b2:	f7f7 fcad 	bl	8000210 <__aeabi_uldivmod>
 80088b6:	4602      	mov	r2, r0
 80088b8:	460b      	mov	r3, r1
 80088ba:	4b4a      	ldr	r3, [pc, #296]	; (80089e4 <UART_SetConfig+0x3dc>)
 80088bc:	fba3 2302 	umull	r2, r3, r3, r2
 80088c0:	095b      	lsrs	r3, r3, #5
 80088c2:	011e      	lsls	r6, r3, #4
 80088c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80088c8:	461c      	mov	r4, r3
 80088ca:	f04f 0500 	mov.w	r5, #0
 80088ce:	4622      	mov	r2, r4
 80088d0:	462b      	mov	r3, r5
 80088d2:	1891      	adds	r1, r2, r2
 80088d4:	64b9      	str	r1, [r7, #72]	; 0x48
 80088d6:	415b      	adcs	r3, r3
 80088d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088da:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80088de:	1912      	adds	r2, r2, r4
 80088e0:	eb45 0303 	adc.w	r3, r5, r3
 80088e4:	f04f 0000 	mov.w	r0, #0
 80088e8:	f04f 0100 	mov.w	r1, #0
 80088ec:	00d9      	lsls	r1, r3, #3
 80088ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80088f2:	00d0      	lsls	r0, r2, #3
 80088f4:	4602      	mov	r2, r0
 80088f6:	460b      	mov	r3, r1
 80088f8:	1911      	adds	r1, r2, r4
 80088fa:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 80088fe:	416b      	adcs	r3, r5
 8008900:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8008904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	461a      	mov	r2, r3
 800890c:	f04f 0300 	mov.w	r3, #0
 8008910:	1891      	adds	r1, r2, r2
 8008912:	6439      	str	r1, [r7, #64]	; 0x40
 8008914:	415b      	adcs	r3, r3
 8008916:	647b      	str	r3, [r7, #68]	; 0x44
 8008918:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800891c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8008920:	f7f7 fc76 	bl	8000210 <__aeabi_uldivmod>
 8008924:	4602      	mov	r2, r0
 8008926:	460b      	mov	r3, r1
 8008928:	4b2e      	ldr	r3, [pc, #184]	; (80089e4 <UART_SetConfig+0x3dc>)
 800892a:	fba3 1302 	umull	r1, r3, r3, r2
 800892e:	095b      	lsrs	r3, r3, #5
 8008930:	2164      	movs	r1, #100	; 0x64
 8008932:	fb01 f303 	mul.w	r3, r1, r3
 8008936:	1ad3      	subs	r3, r2, r3
 8008938:	00db      	lsls	r3, r3, #3
 800893a:	3332      	adds	r3, #50	; 0x32
 800893c:	4a29      	ldr	r2, [pc, #164]	; (80089e4 <UART_SetConfig+0x3dc>)
 800893e:	fba2 2303 	umull	r2, r3, r2, r3
 8008942:	095b      	lsrs	r3, r3, #5
 8008944:	005b      	lsls	r3, r3, #1
 8008946:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800894a:	441e      	add	r6, r3
 800894c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008950:	4618      	mov	r0, r3
 8008952:	f04f 0100 	mov.w	r1, #0
 8008956:	4602      	mov	r2, r0
 8008958:	460b      	mov	r3, r1
 800895a:	1894      	adds	r4, r2, r2
 800895c:	63bc      	str	r4, [r7, #56]	; 0x38
 800895e:	415b      	adcs	r3, r3
 8008960:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008962:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008966:	1812      	adds	r2, r2, r0
 8008968:	eb41 0303 	adc.w	r3, r1, r3
 800896c:	f04f 0400 	mov.w	r4, #0
 8008970:	f04f 0500 	mov.w	r5, #0
 8008974:	00dd      	lsls	r5, r3, #3
 8008976:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800897a:	00d4      	lsls	r4, r2, #3
 800897c:	4622      	mov	r2, r4
 800897e:	462b      	mov	r3, r5
 8008980:	1814      	adds	r4, r2, r0
 8008982:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8008986:	414b      	adcs	r3, r1
 8008988:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800898c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	461a      	mov	r2, r3
 8008994:	f04f 0300 	mov.w	r3, #0
 8008998:	1891      	adds	r1, r2, r2
 800899a:	6339      	str	r1, [r7, #48]	; 0x30
 800899c:	415b      	adcs	r3, r3
 800899e:	637b      	str	r3, [r7, #52]	; 0x34
 80089a0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80089a4:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80089a8:	f7f7 fc32 	bl	8000210 <__aeabi_uldivmod>
 80089ac:	4602      	mov	r2, r0
 80089ae:	460b      	mov	r3, r1
 80089b0:	4b0c      	ldr	r3, [pc, #48]	; (80089e4 <UART_SetConfig+0x3dc>)
 80089b2:	fba3 1302 	umull	r1, r3, r3, r2
 80089b6:	095b      	lsrs	r3, r3, #5
 80089b8:	2164      	movs	r1, #100	; 0x64
 80089ba:	fb01 f303 	mul.w	r3, r1, r3
 80089be:	1ad3      	subs	r3, r2, r3
 80089c0:	00db      	lsls	r3, r3, #3
 80089c2:	3332      	adds	r3, #50	; 0x32
 80089c4:	4a07      	ldr	r2, [pc, #28]	; (80089e4 <UART_SetConfig+0x3dc>)
 80089c6:	fba2 2303 	umull	r2, r3, r2, r3
 80089ca:	095b      	lsrs	r3, r3, #5
 80089cc:	f003 0207 	and.w	r2, r3, #7
 80089d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4432      	add	r2, r6
 80089d8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80089da:	e1a6      	b.n	8008d2a <UART_SetConfig+0x722>
 80089dc:	40011000 	.word	0x40011000
 80089e0:	40011400 	.word	0x40011400
 80089e4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80089e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	4bd1      	ldr	r3, [pc, #836]	; (8008d34 <UART_SetConfig+0x72c>)
 80089f0:	429a      	cmp	r2, r3
 80089f2:	d006      	beq.n	8008a02 <UART_SetConfig+0x3fa>
 80089f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089f8:	681a      	ldr	r2, [r3, #0]
 80089fa:	4bcf      	ldr	r3, [pc, #828]	; (8008d38 <UART_SetConfig+0x730>)
 80089fc:	429a      	cmp	r2, r3
 80089fe:	f040 80ca 	bne.w	8008b96 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a02:	f7fd fdfb 	bl	80065fc <HAL_RCC_GetPCLK2Freq>
 8008a06:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008a0a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008a0e:	461c      	mov	r4, r3
 8008a10:	f04f 0500 	mov.w	r5, #0
 8008a14:	4622      	mov	r2, r4
 8008a16:	462b      	mov	r3, r5
 8008a18:	1891      	adds	r1, r2, r2
 8008a1a:	62b9      	str	r1, [r7, #40]	; 0x28
 8008a1c:	415b      	adcs	r3, r3
 8008a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008a24:	1912      	adds	r2, r2, r4
 8008a26:	eb45 0303 	adc.w	r3, r5, r3
 8008a2a:	f04f 0000 	mov.w	r0, #0
 8008a2e:	f04f 0100 	mov.w	r1, #0
 8008a32:	00d9      	lsls	r1, r3, #3
 8008a34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008a38:	00d0      	lsls	r0, r2, #3
 8008a3a:	4602      	mov	r2, r0
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	eb12 0a04 	adds.w	sl, r2, r4
 8008a42:	eb43 0b05 	adc.w	fp, r3, r5
 8008a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f04f 0100 	mov.w	r1, #0
 8008a52:	f04f 0200 	mov.w	r2, #0
 8008a56:	f04f 0300 	mov.w	r3, #0
 8008a5a:	008b      	lsls	r3, r1, #2
 8008a5c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a60:	0082      	lsls	r2, r0, #2
 8008a62:	4650      	mov	r0, sl
 8008a64:	4659      	mov	r1, fp
 8008a66:	f7f7 fbd3 	bl	8000210 <__aeabi_uldivmod>
 8008a6a:	4602      	mov	r2, r0
 8008a6c:	460b      	mov	r3, r1
 8008a6e:	4bb3      	ldr	r3, [pc, #716]	; (8008d3c <UART_SetConfig+0x734>)
 8008a70:	fba3 2302 	umull	r2, r3, r3, r2
 8008a74:	095b      	lsrs	r3, r3, #5
 8008a76:	011e      	lsls	r6, r3, #4
 8008a78:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f04f 0100 	mov.w	r1, #0
 8008a82:	4602      	mov	r2, r0
 8008a84:	460b      	mov	r3, r1
 8008a86:	1894      	adds	r4, r2, r2
 8008a88:	623c      	str	r4, [r7, #32]
 8008a8a:	415b      	adcs	r3, r3
 8008a8c:	627b      	str	r3, [r7, #36]	; 0x24
 8008a8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008a92:	1812      	adds	r2, r2, r0
 8008a94:	eb41 0303 	adc.w	r3, r1, r3
 8008a98:	f04f 0400 	mov.w	r4, #0
 8008a9c:	f04f 0500 	mov.w	r5, #0
 8008aa0:	00dd      	lsls	r5, r3, #3
 8008aa2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008aa6:	00d4      	lsls	r4, r2, #3
 8008aa8:	4622      	mov	r2, r4
 8008aaa:	462b      	mov	r3, r5
 8008aac:	1814      	adds	r4, r2, r0
 8008aae:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8008ab2:	414b      	adcs	r3, r1
 8008ab4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f04f 0100 	mov.w	r1, #0
 8008ac4:	f04f 0200 	mov.w	r2, #0
 8008ac8:	f04f 0300 	mov.w	r3, #0
 8008acc:	008b      	lsls	r3, r1, #2
 8008ace:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008ad2:	0082      	lsls	r2, r0, #2
 8008ad4:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8008ad8:	f7f7 fb9a 	bl	8000210 <__aeabi_uldivmod>
 8008adc:	4602      	mov	r2, r0
 8008ade:	460b      	mov	r3, r1
 8008ae0:	4b96      	ldr	r3, [pc, #600]	; (8008d3c <UART_SetConfig+0x734>)
 8008ae2:	fba3 1302 	umull	r1, r3, r3, r2
 8008ae6:	095b      	lsrs	r3, r3, #5
 8008ae8:	2164      	movs	r1, #100	; 0x64
 8008aea:	fb01 f303 	mul.w	r3, r1, r3
 8008aee:	1ad3      	subs	r3, r2, r3
 8008af0:	011b      	lsls	r3, r3, #4
 8008af2:	3332      	adds	r3, #50	; 0x32
 8008af4:	4a91      	ldr	r2, [pc, #580]	; (8008d3c <UART_SetConfig+0x734>)
 8008af6:	fba2 2303 	umull	r2, r3, r2, r3
 8008afa:	095b      	lsrs	r3, r3, #5
 8008afc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b00:	441e      	add	r6, r3
 8008b02:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008b06:	4618      	mov	r0, r3
 8008b08:	f04f 0100 	mov.w	r1, #0
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	460b      	mov	r3, r1
 8008b10:	1894      	adds	r4, r2, r2
 8008b12:	61bc      	str	r4, [r7, #24]
 8008b14:	415b      	adcs	r3, r3
 8008b16:	61fb      	str	r3, [r7, #28]
 8008b18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008b1c:	1812      	adds	r2, r2, r0
 8008b1e:	eb41 0303 	adc.w	r3, r1, r3
 8008b22:	f04f 0400 	mov.w	r4, #0
 8008b26:	f04f 0500 	mov.w	r5, #0
 8008b2a:	00dd      	lsls	r5, r3, #3
 8008b2c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008b30:	00d4      	lsls	r4, r2, #3
 8008b32:	4622      	mov	r2, r4
 8008b34:	462b      	mov	r3, r5
 8008b36:	1814      	adds	r4, r2, r0
 8008b38:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8008b3c:	414b      	adcs	r3, r1
 8008b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f04f 0100 	mov.w	r1, #0
 8008b4e:	f04f 0200 	mov.w	r2, #0
 8008b52:	f04f 0300 	mov.w	r3, #0
 8008b56:	008b      	lsls	r3, r1, #2
 8008b58:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008b5c:	0082      	lsls	r2, r0, #2
 8008b5e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8008b62:	f7f7 fb55 	bl	8000210 <__aeabi_uldivmod>
 8008b66:	4602      	mov	r2, r0
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4b74      	ldr	r3, [pc, #464]	; (8008d3c <UART_SetConfig+0x734>)
 8008b6c:	fba3 1302 	umull	r1, r3, r3, r2
 8008b70:	095b      	lsrs	r3, r3, #5
 8008b72:	2164      	movs	r1, #100	; 0x64
 8008b74:	fb01 f303 	mul.w	r3, r1, r3
 8008b78:	1ad3      	subs	r3, r2, r3
 8008b7a:	011b      	lsls	r3, r3, #4
 8008b7c:	3332      	adds	r3, #50	; 0x32
 8008b7e:	4a6f      	ldr	r2, [pc, #444]	; (8008d3c <UART_SetConfig+0x734>)
 8008b80:	fba2 2303 	umull	r2, r3, r2, r3
 8008b84:	095b      	lsrs	r3, r3, #5
 8008b86:	f003 020f 	and.w	r2, r3, #15
 8008b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4432      	add	r2, r6
 8008b92:	609a      	str	r2, [r3, #8]
 8008b94:	e0c9      	b.n	8008d2a <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b96:	f7fd fd1d 	bl	80065d4 <HAL_RCC_GetPCLK1Freq>
 8008b9a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b9e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008ba2:	461c      	mov	r4, r3
 8008ba4:	f04f 0500 	mov.w	r5, #0
 8008ba8:	4622      	mov	r2, r4
 8008baa:	462b      	mov	r3, r5
 8008bac:	1891      	adds	r1, r2, r2
 8008bae:	6139      	str	r1, [r7, #16]
 8008bb0:	415b      	adcs	r3, r3
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008bb8:	1912      	adds	r2, r2, r4
 8008bba:	eb45 0303 	adc.w	r3, r5, r3
 8008bbe:	f04f 0000 	mov.w	r0, #0
 8008bc2:	f04f 0100 	mov.w	r1, #0
 8008bc6:	00d9      	lsls	r1, r3, #3
 8008bc8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008bcc:	00d0      	lsls	r0, r2, #3
 8008bce:	4602      	mov	r2, r0
 8008bd0:	460b      	mov	r3, r1
 8008bd2:	eb12 0804 	adds.w	r8, r2, r4
 8008bd6:	eb43 0905 	adc.w	r9, r3, r5
 8008bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	4618      	mov	r0, r3
 8008be2:	f04f 0100 	mov.w	r1, #0
 8008be6:	f04f 0200 	mov.w	r2, #0
 8008bea:	f04f 0300 	mov.w	r3, #0
 8008bee:	008b      	lsls	r3, r1, #2
 8008bf0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008bf4:	0082      	lsls	r2, r0, #2
 8008bf6:	4640      	mov	r0, r8
 8008bf8:	4649      	mov	r1, r9
 8008bfa:	f7f7 fb09 	bl	8000210 <__aeabi_uldivmod>
 8008bfe:	4602      	mov	r2, r0
 8008c00:	460b      	mov	r3, r1
 8008c02:	4b4e      	ldr	r3, [pc, #312]	; (8008d3c <UART_SetConfig+0x734>)
 8008c04:	fba3 2302 	umull	r2, r3, r3, r2
 8008c08:	095b      	lsrs	r3, r3, #5
 8008c0a:	011e      	lsls	r6, r3, #4
 8008c0c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008c10:	4618      	mov	r0, r3
 8008c12:	f04f 0100 	mov.w	r1, #0
 8008c16:	4602      	mov	r2, r0
 8008c18:	460b      	mov	r3, r1
 8008c1a:	1894      	adds	r4, r2, r2
 8008c1c:	60bc      	str	r4, [r7, #8]
 8008c1e:	415b      	adcs	r3, r3
 8008c20:	60fb      	str	r3, [r7, #12]
 8008c22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008c26:	1812      	adds	r2, r2, r0
 8008c28:	eb41 0303 	adc.w	r3, r1, r3
 8008c2c:	f04f 0400 	mov.w	r4, #0
 8008c30:	f04f 0500 	mov.w	r5, #0
 8008c34:	00dd      	lsls	r5, r3, #3
 8008c36:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008c3a:	00d4      	lsls	r4, r2, #3
 8008c3c:	4622      	mov	r2, r4
 8008c3e:	462b      	mov	r3, r5
 8008c40:	1814      	adds	r4, r2, r0
 8008c42:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8008c46:	414b      	adcs	r3, r1
 8008c48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008c4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	4618      	mov	r0, r3
 8008c54:	f04f 0100 	mov.w	r1, #0
 8008c58:	f04f 0200 	mov.w	r2, #0
 8008c5c:	f04f 0300 	mov.w	r3, #0
 8008c60:	008b      	lsls	r3, r1, #2
 8008c62:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008c66:	0082      	lsls	r2, r0, #2
 8008c68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008c6c:	f7f7 fad0 	bl	8000210 <__aeabi_uldivmod>
 8008c70:	4602      	mov	r2, r0
 8008c72:	460b      	mov	r3, r1
 8008c74:	4b31      	ldr	r3, [pc, #196]	; (8008d3c <UART_SetConfig+0x734>)
 8008c76:	fba3 1302 	umull	r1, r3, r3, r2
 8008c7a:	095b      	lsrs	r3, r3, #5
 8008c7c:	2164      	movs	r1, #100	; 0x64
 8008c7e:	fb01 f303 	mul.w	r3, r1, r3
 8008c82:	1ad3      	subs	r3, r2, r3
 8008c84:	011b      	lsls	r3, r3, #4
 8008c86:	3332      	adds	r3, #50	; 0x32
 8008c88:	4a2c      	ldr	r2, [pc, #176]	; (8008d3c <UART_SetConfig+0x734>)
 8008c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8008c8e:	095b      	lsrs	r3, r3, #5
 8008c90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c94:	441e      	add	r6, r3
 8008c96:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f04f 0100 	mov.w	r1, #0
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	460b      	mov	r3, r1
 8008ca4:	1894      	adds	r4, r2, r2
 8008ca6:	603c      	str	r4, [r7, #0]
 8008ca8:	415b      	adcs	r3, r3
 8008caa:	607b      	str	r3, [r7, #4]
 8008cac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cb0:	1812      	adds	r2, r2, r0
 8008cb2:	eb41 0303 	adc.w	r3, r1, r3
 8008cb6:	f04f 0400 	mov.w	r4, #0
 8008cba:	f04f 0500 	mov.w	r5, #0
 8008cbe:	00dd      	lsls	r5, r3, #3
 8008cc0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008cc4:	00d4      	lsls	r4, r2, #3
 8008cc6:	4622      	mov	r2, r4
 8008cc8:	462b      	mov	r3, r5
 8008cca:	1814      	adds	r4, r2, r0
 8008ccc:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8008cd0:	414b      	adcs	r3, r1
 8008cd2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f04f 0100 	mov.w	r1, #0
 8008ce2:	f04f 0200 	mov.w	r2, #0
 8008ce6:	f04f 0300 	mov.w	r3, #0
 8008cea:	008b      	lsls	r3, r1, #2
 8008cec:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008cf0:	0082      	lsls	r2, r0, #2
 8008cf2:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8008cf6:	f7f7 fa8b 	bl	8000210 <__aeabi_uldivmod>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	4b0f      	ldr	r3, [pc, #60]	; (8008d3c <UART_SetConfig+0x734>)
 8008d00:	fba3 1302 	umull	r1, r3, r3, r2
 8008d04:	095b      	lsrs	r3, r3, #5
 8008d06:	2164      	movs	r1, #100	; 0x64
 8008d08:	fb01 f303 	mul.w	r3, r1, r3
 8008d0c:	1ad3      	subs	r3, r2, r3
 8008d0e:	011b      	lsls	r3, r3, #4
 8008d10:	3332      	adds	r3, #50	; 0x32
 8008d12:	4a0a      	ldr	r2, [pc, #40]	; (8008d3c <UART_SetConfig+0x734>)
 8008d14:	fba2 2303 	umull	r2, r3, r2, r3
 8008d18:	095b      	lsrs	r3, r3, #5
 8008d1a:	f003 020f 	and.w	r2, r3, #15
 8008d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4432      	add	r2, r6
 8008d26:	609a      	str	r2, [r3, #8]
}
 8008d28:	e7ff      	b.n	8008d2a <UART_SetConfig+0x722>
 8008d2a:	bf00      	nop
 8008d2c:	37f4      	adds	r7, #244	; 0xf4
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d34:	40011000 	.word	0x40011000
 8008d38:	40011400 	.word	0x40011400
 8008d3c:	51eb851f 	.word	0x51eb851f

08008d40 <__read_flags>:


/*
 * Reads the flag status register and returns the value of the 8-bits register
 */
uint8_t __read_flags() {
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b090      	sub	sp, #64	; 0x40
 8008d44:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 8008d46:	f107 0308 	add.w	r3, r7, #8
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f000 f988 	bl	8009060 <get_default_command>
	with_data(&cmd, 1);
 8008d50:	f107 0308 	add.w	r3, r7, #8
 8008d54:	2101      	movs	r1, #1
 8008d56:	4618      	mov	r0, r3
 8008d58:	f000 f9b8 	bl	80090cc <with_data>

	if(!qspi_run(&cmd, READ_FLAG_STATUS_REGISTER)) {
 8008d5c:	f107 0308 	add.w	r3, r7, #8
 8008d60:	2170      	movs	r1, #112	; 0x70
 8008d62:	4618      	mov	r0, r3
 8008d64:	f000 f9c4 	bl	80090f0 <qspi_run>

	}

	uint8_t flags;

	if(!qspi_receive(&flags)) {
 8008d68:	1dfb      	adds	r3, r7, #7
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f000 fa28 	bl	80091c0 <qspi_receive>

	}

	return flags;
 8008d70:	79fb      	ldrb	r3, [r7, #7]
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3740      	adds	r7, #64	; 0x40
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}

08008d7a <__write_enable_latch>:

/*
 * Enables the write latch.
 * This function must be called before each PROGRAM or ERASE operation.
 */
bool __write_enable_latch() {
 8008d7a:	b5b0      	push	{r4, r5, r7, lr}
 8008d7c:	b09c      	sub	sp, #112	; 0x70
 8008d7e:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 8008d80:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008d84:	4618      	mov	r0, r3
 8008d86:	f000 f96b 	bl	8009060 <get_default_command>

	if(qspi_run(&cmd, WRITE_ENABLE_LATCH)) {
 8008d8a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008d8e:	2106      	movs	r1, #6
 8008d90:	4618      	mov	r0, r3
 8008d92:	f000 f9ad 	bl	80090f0 <qspi_run>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d022      	beq.n	8008de2 <__write_enable_latch+0x68>
		cmd = get_default_command();
 8008d9c:	463b      	mov	r3, r7
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f000 f95e 	bl	8009060 <get_default_command>
 8008da4:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8008da8:	463d      	mov	r5, r7
 8008daa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008dac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008dae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008db0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008db2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008db4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008db6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008dba:	e884 0003 	stmia.w	r4, {r0, r1}

		with_data(&cmd, 1);
 8008dbe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008dc2:	2101      	movs	r1, #1
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f000 f981 	bl	80090cc <with_data>

		if(qspi_poll(&cmd, READ_STATUS_REGISTER, 1, true)) {
 8008dca:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8008dce:	2301      	movs	r3, #1
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	2105      	movs	r1, #5
 8008dd4:	f000 f9a8 	bl	8009128 <qspi_poll>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d001      	beq.n	8008de2 <__write_enable_latch+0x68>
			return true;
 8008dde:	2301      	movs	r3, #1
 8008de0:	e000      	b.n	8008de4 <__write_enable_latch+0x6a>
		}
	}

	return false;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3770      	adds	r7, #112	; 0x70
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bdb0      	pop	{r4, r5, r7, pc}

08008dec <__write_disable_latch>:

/*
 * Call this function to prevent data corruption when a hardware fault (e.g. protection fault) occurs.
 * Please refer to the documentation for details.
 */
bool __write_disable_latch() {
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b08e      	sub	sp, #56	; 0x38
 8008df0:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 8008df2:	463b      	mov	r3, r7
 8008df4:	4618      	mov	r0, r3
 8008df6:	f000 f933 	bl	8009060 <get_default_command>
	return qspi_run(&cmd, WRITE_ENABLE_LATCH);
 8008dfa:	463b      	mov	r3, r7
 8008dfc:	2106      	movs	r1, #6
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f000 f976 	bl	80090f0 <qspi_run>
 8008e04:	4603      	mov	r3, r0
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3738      	adds	r7, #56	; 0x38
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <flash_init>:

/*
 * Initialises the flash driver
 */
void flash_init() {
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b090      	sub	sp, #64	; 0x40
 8008e12:	af00      	add	r7, sp, #0
	uint8_t configuration = 0b00011011; // 1 Dummy cycle
 8008e14:	231b      	movs	r3, #27
 8008e16:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	Command cmd = get_default_command();
 8008e1a:	1d3b      	adds	r3, r7, #4
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f000 f91f 	bl	8009060 <get_default_command>
	with_data(&cmd, 1);
 8008e22:	1d3b      	adds	r3, r7, #4
 8008e24:	2101      	movs	r1, #1
 8008e26:	4618      	mov	r0, r3
 8008e28:	f000 f950 	bl	80090cc <with_data>

	__write_enable_latch();
 8008e2c:	f7ff ffa5 	bl	8008d7a <__write_enable_latch>

	if(!qspi_run(&cmd, 0x81)) { // Write volatile configuration register
 8008e30:	1d3b      	adds	r3, r7, #4
 8008e32:	2181      	movs	r1, #129	; 0x81
 8008e34:	4618      	mov	r0, r3
 8008e36:	f000 f95b 	bl	80090f0 <qspi_run>

	}

	if(!qspi_transmit(&configuration)) {
 8008e3a:	f107 033f 	add.w	r3, r7, #63	; 0x3f
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f000 f9a8 	bl	8009194 <qspi_transmit>

	}

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8008e44:	1d38      	adds	r0, r7, #4
 8008e46:	2301      	movs	r3, #1
 8008e48:	2207      	movs	r2, #7
 8008e4a:	2170      	movs	r1, #112	; 0x70
 8008e4c:	f000 f96c 	bl	8009128 <qspi_poll>

	}
}
 8008e50:	bf00      	nop
 8008e52:	3740      	adds	r7, #64	; 0x40
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <flash_read>:
 * Test providers:
 * 	 - read_ut.c
 *
 */

void flash_read(uint32_t address, uint8_t* buffer, uint32_t length) {
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b084      	sub	sp, #16
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	60f8      	str	r0, [r7, #12]
 8008e60:	60b9      	str	r1, [r7, #8]
 8008e62:	607a      	str	r2, [r7, #4]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8008e64:	bf00      	nop
 8008e66:	4b12      	ldr	r3, [pc, #72]	; (8008eb0 <flash_read+0x58>)
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	f003 0320 	and.w	r3, r3, #32
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1f9      	bne.n	8008e66 <flash_read+0xe>
	QUADSPI->CCR = (uint32_t) (FREAD_SINGLE) | (0b00000001 << 24) | (0b00000100 << 16) | (0b00100101 << 8);
 8008e72:	4b0f      	ldr	r3, [pc, #60]	; (8008eb0 <flash_read+0x58>)
 8008e74:	4a0f      	ldr	r2, [pc, #60]	; (8008eb4 <flash_read+0x5c>)
 8008e76:	615a      	str	r2, [r3, #20]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8008e78:	bf00      	nop
 8008e7a:	4b0d      	ldr	r3, [pc, #52]	; (8008eb0 <flash_read+0x58>)
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	f003 0320 	and.w	r3, r3, #32
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d1f9      	bne.n	8008e7a <flash_read+0x22>
	QUADSPI->AR = address;
 8008e86:	4a0a      	ldr	r2, [pc, #40]	; (8008eb0 <flash_read+0x58>)
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	6193      	str	r3, [r2, #24]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8008e8c:	bf00      	nop
 8008e8e:	4b08      	ldr	r3, [pc, #32]	; (8008eb0 <flash_read+0x58>)
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	f003 0320 	and.w	r3, r3, #32
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d1f9      	bne.n	8008e8e <flash_read+0x36>
	QUADSPI->DLR = length;
 8008e9a:	4a05      	ldr	r2, [pc, #20]	; (8008eb0 <flash_read+0x58>)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6113      	str	r3, [r2, #16]

	if(!qspi_receive(buffer)) {
 8008ea0:	68b8      	ldr	r0, [r7, #8]
 8008ea2:	f000 f98d 	bl	80091c0 <qspi_receive>

	}
}
 8008ea6:	bf00      	nop
 8008ea8:	3710      	adds	r7, #16
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop
 8008eb0:	a0001000 	.word	0xa0001000
 8008eb4:	0104250b 	.word	0x0104250b

08008eb8 <__flash_write_page>:
 * Test providers:
 * 	 - write_ut.c
 *
 */

void __flash_write_page(uint32_t address, uint8_t* buffer, uint32_t length) {
 8008eb8:	b5b0      	push	{r4, r5, r7, lr}
 8008eba:	b0a2      	sub	sp, #136	; 0x88
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6478      	str	r0, [r7, #68]	; 0x44
 8008ec0:	6439      	str	r1, [r7, #64]	; 0x40
 8008ec2:	63fa      	str	r2, [r7, #60]	; 0x3c
	__write_enable_latch();
 8008ec4:	f7ff ff59 	bl	8008d7a <__write_enable_latch>

	Command cmd = get_default_command();
 8008ec8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f000 f8c7 	bl	8009060 <get_default_command>

	with_address(&cmd, address);
 8008ed2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008ed6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f000 f8e1 	bl	80090a0 <with_address>
	with_data(&cmd, length);
 8008ede:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008ee2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f000 f8f1 	bl	80090cc <with_data>

	if(!qspi_run(&cmd, WRITE_SINGLE)) {
 8008eea:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008eee:	2102      	movs	r1, #2
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	f000 f8fd 	bl	80090f0 <qspi_run>

	}

	if(!qspi_transmit(buffer)) {
 8008ef6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008ef8:	f000 f94c 	bl	8009194 <qspi_transmit>

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */

	cmd = get_default_command();
 8008efc:	463b      	mov	r3, r7
 8008efe:	4618      	mov	r0, r3
 8008f00:	f000 f8ae 	bl	8009060 <get_default_command>
 8008f04:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8008f08:	463d      	mov	r5, r7
 8008f0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008f0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008f0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008f10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008f12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008f14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008f16:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008f1a:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 8008f1e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008f22:	2101      	movs	r1, #1
 8008f24:	4618      	mov	r0, r3
 8008f26:	f000 f8d1 	bl	80090cc <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8008f2a:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8008f2e:	2301      	movs	r3, #1
 8008f30:	2207      	movs	r2, #7
 8008f32:	2170      	movs	r1, #112	; 0x70
 8008f34:	f000 f8f8 	bl	8009128 <qspi_poll>

	}

	uint8_t flags = __read_flags();
 8008f38:	f7ff ff02 	bl	8008d40 <__read_flags>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	// Checks if the protection fault flag is set
	if(flags & (1 << 4)) {
 8008f42:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8008f46:	f003 0310 	and.w	r3, r3, #16
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d001      	beq.n	8008f52 <__flash_write_page+0x9a>
		__write_disable_latch(); // Manually reset the latch
 8008f4e:	f7ff ff4d 	bl	8008dec <__write_disable_latch>


	}
}
 8008f52:	bf00      	nop
 8008f54:	3788      	adds	r7, #136	; 0x88
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bdb0      	pop	{r4, r5, r7, pc}

08008f5a <flash_write>:

void flash_write(uint32_t address, uint8_t* buffer, uint32_t length) {
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b086      	sub	sp, #24
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	60f8      	str	r0, [r7, #12]
 8008f62:	60b9      	str	r1, [r7, #8]
 8008f64:	607a      	str	r2, [r7, #4]
	uint32_t internal_address = address % PAGE_SIZE;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	617b      	str	r3, [r7, #20]

	while(internal_address + length > PAGE_SIZE) {
 8008f6c:	e016      	b.n	8008f9c <flash_write+0x42>
		uint32_t write_length = PAGE_SIZE - internal_address;
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8008f74:	613b      	str	r3, [r7, #16]

		__flash_write_page(address, buffer, write_length);
 8008f76:	693a      	ldr	r2, [r7, #16]
 8008f78:	68b9      	ldr	r1, [r7, #8]
 8008f7a:	68f8      	ldr	r0, [r7, #12]
 8008f7c:	f7ff ff9c 	bl	8008eb8 <__flash_write_page>
		buffer += write_length;
 8008f80:	68ba      	ldr	r2, [r7, #8]
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	4413      	add	r3, r2
 8008f86:	60bb      	str	r3, [r7, #8]
		address += write_length;
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	4413      	add	r3, r2
 8008f8e:	60fb      	str	r3, [r7, #12]
		length -= write_length;
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	1ad3      	subs	r3, r2, r3
 8008f96:	607b      	str	r3, [r7, #4]

		internal_address = 0;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	617b      	str	r3, [r7, #20]
	while(internal_address + length > PAGE_SIZE) {
 8008f9c:	697a      	ldr	r2, [r7, #20]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	4413      	add	r3, r2
 8008fa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008fa6:	d8e2      	bhi.n	8008f6e <flash_write+0x14>
	}

	__flash_write_page(address, buffer, length);
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	68b9      	ldr	r1, [r7, #8]
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f7ff ff83 	bl	8008eb8 <__flash_write_page>
}
 8008fb2:	bf00      	nop
 8008fb4:	3718      	adds	r7, #24
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}

08008fba <__flash_erase>:


   }
}

void __flash_erase(uint32_t instruction, uint32_t address) {
 8008fba:	b5b0      	push	{r4, r5, r7, lr}
 8008fbc:	b0a0      	sub	sp, #128	; 0x80
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	63f8      	str	r0, [r7, #60]	; 0x3c
 8008fc2:	63b9      	str	r1, [r7, #56]	; 0x38

	__write_enable_latch();
 8008fc4:	f7ff fed9 	bl	8008d7a <__write_enable_latch>


	Command cmd = get_default_command();
 8008fc8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f000 f847 	bl	8009060 <get_default_command>
	with_address(&cmd, address);
 8008fd2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008fd6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f000 f861 	bl	80090a0 <with_address>


	if(!qspi_run(&cmd, instruction)) {
 8008fde:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008fe2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	f000 f883 	bl	80090f0 <qspi_run>
	}

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */
	cmd = get_default_command();
 8008fea:	463b      	mov	r3, r7
 8008fec:	4618      	mov	r0, r3
 8008fee:	f000 f837 	bl	8009060 <get_default_command>
 8008ff2:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8008ff6:	463d      	mov	r5, r7
 8008ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009000:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009002:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009004:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009008:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 800900c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8009010:	2101      	movs	r1, #1
 8009012:	4618      	mov	r0, r3
 8009014:	f000 f85a 	bl	80090cc <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8009018:	f107 0044 	add.w	r0, r7, #68	; 0x44
 800901c:	2301      	movs	r3, #1
 800901e:	2207      	movs	r2, #7
 8009020:	2170      	movs	r1, #112	; 0x70
 8009022:	f000 f881 	bl	8009128 <qspi_poll>
	}

	/*
	 * Checks if the protection fault flag is set
	 */
	uint8_t flags = __read_flags();
 8009026:	f7ff fe8b 	bl	8008d40 <__read_flags>
 800902a:	4603      	mov	r3, r0
 800902c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

	if(flags & (1 << 5)) {
 8009030:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8009034:	f003 0320 	and.w	r3, r3, #32
 8009038:	2b00      	cmp	r3, #0
 800903a:	d001      	beq.n	8009040 <__flash_erase+0x86>
		__write_disable_latch(); // Manually reset the latch
 800903c:	f7ff fed6 	bl	8008dec <__write_disable_latch>


	}
}
 8009040:	bf00      	nop
 8009042:	3780      	adds	r7, #128	; 0x80
 8009044:	46bd      	mov	sp, r7
 8009046:	bdb0      	pop	{r4, r5, r7, pc}

08009048 <flash_erase_subsector>:

/*
 * Erases the whole sub-sector represented by the provided address.
 * The address may be any of those within the sub-sector.
 */
void flash_erase_subsector(uint32_t address) {
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
	__flash_erase(ERASE_SUBSECTOR, address);
 8009050:	6879      	ldr	r1, [r7, #4]
 8009052:	2020      	movs	r0, #32
 8009054:	f7ff ffb1 	bl	8008fba <__flash_erase>
}
 8009058:	bf00      	nop
 800905a:	3708      	adds	r7, #8
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <get_default_command>:
#include "io_driver.h"




Command get_default_command() {
 8009060:	b5b0      	push	{r4, r5, r7, lr}
 8009062:	b090      	sub	sp, #64	; 0x40
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
	Command command = {
 8009068:	f107 0308 	add.w	r3, r7, #8
 800906c:	2238      	movs	r2, #56	; 0x38
 800906e:	2100      	movs	r1, #0
 8009070:	4618      	mov	r0, r3
 8009072:	f002 f92b 	bl	800b2cc <memset>
 8009076:	f44f 7380 	mov.w	r3, #256	; 0x100
 800907a:	623b      	str	r3, [r7, #32]
			.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY,
			.SIOOMode = QSPI_SIOO_INST_EVERY_CMD
		}
	};

	return command;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	461d      	mov	r5, r3
 8009080:	f107 0408 	add.w	r4, r7, #8
 8009084:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009086:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009088:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800908a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800908c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800908e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009090:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009094:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	3740      	adds	r7, #64	; 0x40
 800909c:	46bd      	mov	sp, r7
 800909e:	bdb0      	pop	{r4, r5, r7, pc}

080090a0 <with_address>:

/*
 * The two following functions enable the programmer to build a QSPI command very easily.
 */
void with_address(Command* cmd, uint32_t address) {
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.AddressMode = QSPI_ADDRESS_1_LINE;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80090b0:	61da      	str	r2, [r3, #28]
	cmd->qspi_command.AddressSize = QSPI_ADDRESS_24_BITS;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80090b8:	60da      	str	r2, [r3, #12]
	cmd->qspi_command.Address = address;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	683a      	ldr	r2, [r7, #0]
 80090be:	605a      	str	r2, [r3, #4]
}
 80090c0:	bf00      	nop
 80090c2:	370c      	adds	r7, #12
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr

080090cc <with_data>:

void with_data(Command* cmd, uint32_t length) {
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.DataMode = QSPI_DATA_1_LINE;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80090dc:	625a      	str	r2, [r3, #36]	; 0x24
	cmd->qspi_command.NbData = length;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	683a      	ldr	r2, [r7, #0]
 80090e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <qspi_run>:


/*
 * Higher-level abstraction layer for the QSPI interface.
 */
bool qspi_run(Command* cmd, uint32_t instruction) {
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
 80090f8:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.Instruction = instruction;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	683a      	ldr	r2, [r7, #0]
 80090fe:	601a      	str	r2, [r3, #0]
	return HAL_QSPI_Command(&hqspi, &(cmd->qspi_command), IO_TIMEOUT) == HAL_OK;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009106:	4619      	mov	r1, r3
 8009108:	4806      	ldr	r0, [pc, #24]	; (8009124 <qspi_run+0x34>)
 800910a:	f7fc fc4b 	bl	80059a4 <HAL_QSPI_Command>
 800910e:	4603      	mov	r3, r0
 8009110:	2b00      	cmp	r3, #0
 8009112:	bf0c      	ite	eq
 8009114:	2301      	moveq	r3, #1
 8009116:	2300      	movne	r3, #0
 8009118:	b2db      	uxtb	r3, r3
}
 800911a:	4618      	mov	r0, r3
 800911c:	3708      	adds	r7, #8
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}
 8009122:	bf00      	nop
 8009124:	200099f4 	.word	0x200099f4

08009128 <qspi_poll>:

bool qspi_poll(Command* cmd, uint32_t instruction, uint8_t bit, bool value) {
 8009128:	b580      	push	{r7, lr}
 800912a:	b08a      	sub	sp, #40	; 0x28
 800912c:	af00      	add	r7, sp, #0
 800912e:	60f8      	str	r0, [r7, #12]
 8009130:	60b9      	str	r1, [r7, #8]
 8009132:	4611      	mov	r1, r2
 8009134:	461a      	mov	r2, r3
 8009136:	460b      	mov	r3, r1
 8009138:	71fb      	strb	r3, [r7, #7]
 800913a:	4613      	mov	r3, r2
 800913c:	71bb      	strb	r3, [r7, #6]
	QSPI_AutoPollingTypeDef poller;

	poller.MatchMode = QSPI_MATCH_MODE_AND;
 800913e:	2300      	movs	r3, #0
 8009140:	623b      	str	r3, [r7, #32]
	poller.StatusBytesSize = 1;
 8009142:	2301      	movs	r3, #1
 8009144:	61fb      	str	r3, [r7, #28]
	poller.Interval = 0x10;
 8009146:	2310      	movs	r3, #16
 8009148:	61bb      	str	r3, [r7, #24]
	poller.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 800914a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800914e:	627b      	str	r3, [r7, #36]	; 0x24
	poller.Match = value << bit;
 8009150:	79ba      	ldrb	r2, [r7, #6]
 8009152:	79fb      	ldrb	r3, [r7, #7]
 8009154:	fa02 f303 	lsl.w	r3, r2, r3
 8009158:	613b      	str	r3, [r7, #16]
	poller.Mask = 1 << bit;
 800915a:	79fb      	ldrb	r3, [r7, #7]
 800915c:	2201      	movs	r2, #1
 800915e:	fa02 f303 	lsl.w	r3, r2, r3
 8009162:	617b      	str	r3, [r7, #20]

	cmd->qspi_command.Instruction = instruction;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	68ba      	ldr	r2, [r7, #8]
 8009168:	601a      	str	r2, [r3, #0]

	return HAL_QSPI_AutoPolling(&hqspi, &(cmd->qspi_command), &poller, IO_TIMEOUT) == HAL_OK;
 800916a:	68f9      	ldr	r1, [r7, #12]
 800916c:	f107 0210 	add.w	r2, r7, #16
 8009170:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009174:	4806      	ldr	r0, [pc, #24]	; (8009190 <qspi_poll+0x68>)
 8009176:	f7fc fdac 	bl	8005cd2 <HAL_QSPI_AutoPolling>
 800917a:	4603      	mov	r3, r0
 800917c:	2b00      	cmp	r3, #0
 800917e:	bf0c      	ite	eq
 8009180:	2301      	moveq	r3, #1
 8009182:	2300      	movne	r3, #0
 8009184:	b2db      	uxtb	r3, r3
}
 8009186:	4618      	mov	r0, r3
 8009188:	3728      	adds	r7, #40	; 0x28
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
 800918e:	bf00      	nop
 8009190:	200099f4 	.word	0x200099f4

08009194 <qspi_transmit>:

bool qspi_transmit(uint8_t* buffer) {
 8009194:	b580      	push	{r7, lr}
 8009196:	b082      	sub	sp, #8
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Transmit(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 800919c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80091a0:	6879      	ldr	r1, [r7, #4]
 80091a2:	4806      	ldr	r0, [pc, #24]	; (80091bc <qspi_transmit+0x28>)
 80091a4:	f7fc fc5c 	bl	8005a60 <HAL_QSPI_Transmit>
 80091a8:	4603      	mov	r3, r0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	bf0c      	ite	eq
 80091ae:	2301      	moveq	r3, #1
 80091b0:	2300      	movne	r3, #0
 80091b2:	b2db      	uxtb	r3, r3
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	3708      	adds	r7, #8
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	200099f4 	.word	0x200099f4

080091c0 <qspi_receive>:

bool qspi_receive(uint8_t* buffer) {
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b082      	sub	sp, #8
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Receive(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 80091c8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80091cc:	6879      	ldr	r1, [r7, #4]
 80091ce:	4806      	ldr	r0, [pc, #24]	; (80091e8 <qspi_receive+0x28>)
 80091d0:	f7fc fcdd 	bl	8005b8e <HAL_QSPI_Receive>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	bf0c      	ite	eq
 80091da:	2301      	moveq	r3, #1
 80091dc:	2300      	movne	r3, #0
 80091de:	b2db      	uxtb	r3, r3
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3708      	adds	r7, #8
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	200099f4 	.word	0x200099f4

080091ec <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b085      	sub	sp, #20
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	4603      	mov	r3, r0
 80091f4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80091f6:	2300      	movs	r3, #0
 80091f8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80091fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80091fe:	2b84      	cmp	r3, #132	; 0x84
 8009200:	d005      	beq.n	800920e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009202:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	4413      	add	r3, r2
 800920a:	3303      	adds	r3, #3
 800920c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800920e:	68fb      	ldr	r3, [r7, #12]
}
 8009210:	4618      	mov	r0, r3
 8009212:	3714      	adds	r7, #20
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009220:	f000 ffb6 	bl	800a190 <vTaskStartScheduler>
  
  return osOK;
 8009224:	2300      	movs	r3, #0
}
 8009226:	4618      	mov	r0, r3
 8009228:	bd80      	pop	{r7, pc}

0800922a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800922a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800922c:	b089      	sub	sp, #36	; 0x24
 800922e:	af04      	add	r7, sp, #16
 8009230:	6078      	str	r0, [r7, #4]
 8009232:	6039      	str	r1, [r7, #0]
      return NULL;
    } 
  }
#elif( configSUPPORT_STATIC_ALLOCATION == 1 )

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	685c      	ldr	r4, [r3, #4]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681d      	ldr	r5, [r3, #0]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	691e      	ldr	r6, [r3, #16]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009246:	4618      	mov	r0, r3
 8009248:	f7ff ffd0 	bl	80091ec <makeFreeRtosPriority>
 800924c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	695b      	ldr	r3, [r3, #20]
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009256:	9202      	str	r2, [sp, #8]
 8009258:	9301      	str	r3, [sp, #4]
 800925a:	9100      	str	r1, [sp, #0]
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	4632      	mov	r2, r6
 8009260:	4629      	mov	r1, r5
 8009262:	4620      	mov	r0, r4
 8009264:	f000 fd98 	bl	8009d98 <xTaskCreateStatic>
 8009268:	60f8      	str	r0, [r7, #12]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800926a:	68fb      	ldr	r3, [r7, #12]
}
 800926c:	4618      	mov	r0, r3
 800926e:	3714      	adds	r7, #20
 8009270:	46bd      	mov	sp, r7
 8009272:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009274 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d001      	beq.n	800928a <osDelay+0x16>
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	e000      	b.n	800928c <osDelay+0x18>
 800928a:	2301      	movs	r3, #1
 800928c:	4618      	mov	r0, r3
 800928e:	f000 ff4b 	bl	800a128 <vTaskDelay>
  
  return osOK;
 8009292:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009294:	4618      	mov	r0, r3
 8009296:	3710      	adds	r7, #16
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f103 0208 	add.w	r2, r3, #8
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f04f 32ff 	mov.w	r2, #4294967295
 80092b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f103 0208 	add.w	r2, r3, #8
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f103 0208 	add.w	r2, r3, #8
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2200      	movs	r2, #0
 80092ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2200      	movs	r2, #0
 80092e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80092ea:	bf00      	nop
 80092ec:	370c      	adds	r7, #12
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr

080092f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80092f6:	b480      	push	{r7}
 80092f8:	b085      	sub	sp, #20
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	6078      	str	r0, [r7, #4]
 80092fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	68fa      	ldr	r2, [r7, #12]
 800930a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	689a      	ldr	r2, [r3, #8]
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	683a      	ldr	r2, [r7, #0]
 800931a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	683a      	ldr	r2, [r7, #0]
 8009320:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	1c5a      	adds	r2, r3, #1
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	601a      	str	r2, [r3, #0]
}
 8009332:	bf00      	nop
 8009334:	3714      	adds	r7, #20
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr

0800933e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800933e:	b480      	push	{r7}
 8009340:	b085      	sub	sp, #20
 8009342:	af00      	add	r7, sp, #0
 8009344:	6078      	str	r0, [r7, #4]
 8009346:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009354:	d103      	bne.n	800935e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	691b      	ldr	r3, [r3, #16]
 800935a:	60fb      	str	r3, [r7, #12]
 800935c:	e00c      	b.n	8009378 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	3308      	adds	r3, #8
 8009362:	60fb      	str	r3, [r7, #12]
 8009364:	e002      	b.n	800936c <vListInsert+0x2e>
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	60fb      	str	r3, [r7, #12]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	68ba      	ldr	r2, [r7, #8]
 8009374:	429a      	cmp	r2, r3
 8009376:	d2f6      	bcs.n	8009366 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	685a      	ldr	r2, [r3, #4]
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	683a      	ldr	r2, [r7, #0]
 8009386:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	68fa      	ldr	r2, [r7, #12]
 800938c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	683a      	ldr	r2, [r7, #0]
 8009392:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	687a      	ldr	r2, [r7, #4]
 8009398:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	1c5a      	adds	r2, r3, #1
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	601a      	str	r2, [r3, #0]
}
 80093a4:	bf00      	nop
 80093a6:	3714      	adds	r7, #20
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr

080093b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80093b0:	b480      	push	{r7}
 80093b2:	b085      	sub	sp, #20
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	691b      	ldr	r3, [r3, #16]
 80093bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	6892      	ldr	r2, [r2, #8]
 80093c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	687a      	ldr	r2, [r7, #4]
 80093ce:	6852      	ldr	r2, [r2, #4]
 80093d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d103      	bne.n	80093e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	689a      	ldr	r2, [r3, #8]
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	1e5a      	subs	r2, r3, #1
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
}
 80093f8:	4618      	mov	r0, r3
 80093fa:	3714      	adds	r7, #20
 80093fc:	46bd      	mov	sp, r7
 80093fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009402:	4770      	bx	lr

08009404 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d10a      	bne.n	800942e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800941c:	f383 8811 	msr	BASEPRI, r3
 8009420:	f3bf 8f6f 	isb	sy
 8009424:	f3bf 8f4f 	dsb	sy
 8009428:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800942a:	bf00      	nop
 800942c:	e7fe      	b.n	800942c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800942e:	f001 fdf9 	bl	800b024 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800943a:	68f9      	ldr	r1, [r7, #12]
 800943c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800943e:	fb01 f303 	mul.w	r3, r1, r3
 8009442:	441a      	add	r2, r3
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2200      	movs	r2, #0
 800944c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681a      	ldr	r2, [r3, #0]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800945e:	3b01      	subs	r3, #1
 8009460:	68f9      	ldr	r1, [r7, #12]
 8009462:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009464:	fb01 f303 	mul.w	r3, r1, r3
 8009468:	441a      	add	r2, r3
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	22ff      	movs	r2, #255	; 0xff
 8009472:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	22ff      	movs	r2, #255	; 0xff
 800947a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d114      	bne.n	80094ae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	691b      	ldr	r3, [r3, #16]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d01a      	beq.n	80094c2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	3310      	adds	r3, #16
 8009490:	4618      	mov	r0, r3
 8009492:	f001 f8cf 	bl	800a634 <xTaskRemoveFromEventList>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d012      	beq.n	80094c2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800949c:	4b0c      	ldr	r3, [pc, #48]	; (80094d0 <xQueueGenericReset+0xcc>)
 800949e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094a2:	601a      	str	r2, [r3, #0]
 80094a4:	f3bf 8f4f 	dsb	sy
 80094a8:	f3bf 8f6f 	isb	sy
 80094ac:	e009      	b.n	80094c2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	3310      	adds	r3, #16
 80094b2:	4618      	mov	r0, r3
 80094b4:	f7ff fef2 	bl	800929c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	3324      	adds	r3, #36	; 0x24
 80094bc:	4618      	mov	r0, r3
 80094be:	f7ff feed 	bl	800929c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80094c2:	f001 fddf 	bl	800b084 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80094c6:	2301      	movs	r3, #1
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	e000ed04 	.word	0xe000ed04

080094d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b08e      	sub	sp, #56	; 0x38
 80094d8:	af02      	add	r7, sp, #8
 80094da:	60f8      	str	r0, [r7, #12]
 80094dc:	60b9      	str	r1, [r7, #8]
 80094de:	607a      	str	r2, [r7, #4]
 80094e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10a      	bne.n	80094fe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80094e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ec:	f383 8811 	msr	BASEPRI, r3
 80094f0:	f3bf 8f6f 	isb	sy
 80094f4:	f3bf 8f4f 	dsb	sy
 80094f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80094fa:	bf00      	nop
 80094fc:	e7fe      	b.n	80094fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d10a      	bne.n	800951a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009508:	f383 8811 	msr	BASEPRI, r3
 800950c:	f3bf 8f6f 	isb	sy
 8009510:	f3bf 8f4f 	dsb	sy
 8009514:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009516:	bf00      	nop
 8009518:	e7fe      	b.n	8009518 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d002      	beq.n	8009526 <xQueueGenericCreateStatic+0x52>
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d001      	beq.n	800952a <xQueueGenericCreateStatic+0x56>
 8009526:	2301      	movs	r3, #1
 8009528:	e000      	b.n	800952c <xQueueGenericCreateStatic+0x58>
 800952a:	2300      	movs	r3, #0
 800952c:	2b00      	cmp	r3, #0
 800952e:	d10a      	bne.n	8009546 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009534:	f383 8811 	msr	BASEPRI, r3
 8009538:	f3bf 8f6f 	isb	sy
 800953c:	f3bf 8f4f 	dsb	sy
 8009540:	623b      	str	r3, [r7, #32]
}
 8009542:	bf00      	nop
 8009544:	e7fe      	b.n	8009544 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d102      	bne.n	8009552 <xQueueGenericCreateStatic+0x7e>
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d101      	bne.n	8009556 <xQueueGenericCreateStatic+0x82>
 8009552:	2301      	movs	r3, #1
 8009554:	e000      	b.n	8009558 <xQueueGenericCreateStatic+0x84>
 8009556:	2300      	movs	r3, #0
 8009558:	2b00      	cmp	r3, #0
 800955a:	d10a      	bne.n	8009572 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800955c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009560:	f383 8811 	msr	BASEPRI, r3
 8009564:	f3bf 8f6f 	isb	sy
 8009568:	f3bf 8f4f 	dsb	sy
 800956c:	61fb      	str	r3, [r7, #28]
}
 800956e:	bf00      	nop
 8009570:	e7fe      	b.n	8009570 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009572:	2348      	movs	r3, #72	; 0x48
 8009574:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	2b48      	cmp	r3, #72	; 0x48
 800957a:	d00a      	beq.n	8009592 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800957c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009580:	f383 8811 	msr	BASEPRI, r3
 8009584:	f3bf 8f6f 	isb	sy
 8009588:	f3bf 8f4f 	dsb	sy
 800958c:	61bb      	str	r3, [r7, #24]
}
 800958e:	bf00      	nop
 8009590:	e7fe      	b.n	8009590 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009592:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800959a:	2b00      	cmp	r3, #0
 800959c:	d009      	beq.n	80095b2 <xQueueGenericCreateStatic+0xde>
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800959e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80095a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095a4:	9300      	str	r3, [sp, #0]
 80095a6:	4613      	mov	r3, r2
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	68b9      	ldr	r1, [r7, #8]
 80095ac:	68f8      	ldr	r0, [r7, #12]
 80095ae:	f000 f805 	bl	80095bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80095b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80095b4:	4618      	mov	r0, r3
 80095b6:	3730      	adds	r7, #48	; 0x30
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	60f8      	str	r0, [r7, #12]
 80095c4:	60b9      	str	r1, [r7, #8]
 80095c6:	607a      	str	r2, [r7, #4]
 80095c8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d103      	bne.n	80095d8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	69ba      	ldr	r2, [r7, #24]
 80095d4:	601a      	str	r2, [r3, #0]
 80095d6:	e002      	b.n	80095de <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80095d8:	69bb      	ldr	r3, [r7, #24]
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	68fa      	ldr	r2, [r7, #12]
 80095e2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80095e4:	69bb      	ldr	r3, [r7, #24]
 80095e6:	68ba      	ldr	r2, [r7, #8]
 80095e8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80095ea:	2101      	movs	r1, #1
 80095ec:	69b8      	ldr	r0, [r7, #24]
 80095ee:	f7ff ff09 	bl	8009404 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80095f2:	bf00      	nop
 80095f4:	3710      	adds	r7, #16
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}

080095fa <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80095fa:	b580      	push	{r7, lr}
 80095fc:	b082      	sub	sp, #8
 80095fe:	af00      	add	r7, sp, #0
 8009600:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d00e      	beq.n	8009626 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2200      	movs	r2, #0
 8009618:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800961a:	2300      	movs	r3, #0
 800961c:	2200      	movs	r2, #0
 800961e:	2100      	movs	r1, #0
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 f81f 	bl	8009664 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009626:	bf00      	nop
 8009628:	3708      	adds	r7, #8
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800962e:	b580      	push	{r7, lr}
 8009630:	b088      	sub	sp, #32
 8009632:	af02      	add	r7, sp, #8
 8009634:	4603      	mov	r3, r0
 8009636:	6039      	str	r1, [r7, #0]
 8009638:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800963a:	2301      	movs	r3, #1
 800963c:	617b      	str	r3, [r7, #20]
 800963e:	2300      	movs	r3, #0
 8009640:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009642:	79fb      	ldrb	r3, [r7, #7]
 8009644:	9300      	str	r3, [sp, #0]
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	2200      	movs	r2, #0
 800964a:	6939      	ldr	r1, [r7, #16]
 800964c:	6978      	ldr	r0, [r7, #20]
 800964e:	f7ff ff41 	bl	80094d4 <xQueueGenericCreateStatic>
 8009652:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009654:	68f8      	ldr	r0, [r7, #12]
 8009656:	f7ff ffd0 	bl	80095fa <prvInitialiseMutex>

		return xNewQueue;
 800965a:	68fb      	ldr	r3, [r7, #12]
	}
 800965c:	4618      	mov	r0, r3
 800965e:	3718      	adds	r7, #24
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b08e      	sub	sp, #56	; 0x38
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	607a      	str	r2, [r7, #4]
 8009670:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009672:	2300      	movs	r3, #0
 8009674:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800967a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800967c:	2b00      	cmp	r3, #0
 800967e:	d10a      	bne.n	8009696 <xQueueGenericSend+0x32>
	__asm volatile
 8009680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009684:	f383 8811 	msr	BASEPRI, r3
 8009688:	f3bf 8f6f 	isb	sy
 800968c:	f3bf 8f4f 	dsb	sy
 8009690:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009692:	bf00      	nop
 8009694:	e7fe      	b.n	8009694 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d103      	bne.n	80096a4 <xQueueGenericSend+0x40>
 800969c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800969e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d101      	bne.n	80096a8 <xQueueGenericSend+0x44>
 80096a4:	2301      	movs	r3, #1
 80096a6:	e000      	b.n	80096aa <xQueueGenericSend+0x46>
 80096a8:	2300      	movs	r3, #0
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d10a      	bne.n	80096c4 <xQueueGenericSend+0x60>
	__asm volatile
 80096ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096b2:	f383 8811 	msr	BASEPRI, r3
 80096b6:	f3bf 8f6f 	isb	sy
 80096ba:	f3bf 8f4f 	dsb	sy
 80096be:	627b      	str	r3, [r7, #36]	; 0x24
}
 80096c0:	bf00      	nop
 80096c2:	e7fe      	b.n	80096c2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	2b02      	cmp	r3, #2
 80096c8:	d103      	bne.n	80096d2 <xQueueGenericSend+0x6e>
 80096ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d101      	bne.n	80096d6 <xQueueGenericSend+0x72>
 80096d2:	2301      	movs	r3, #1
 80096d4:	e000      	b.n	80096d8 <xQueueGenericSend+0x74>
 80096d6:	2300      	movs	r3, #0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d10a      	bne.n	80096f2 <xQueueGenericSend+0x8e>
	__asm volatile
 80096dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e0:	f383 8811 	msr	BASEPRI, r3
 80096e4:	f3bf 8f6f 	isb	sy
 80096e8:	f3bf 8f4f 	dsb	sy
 80096ec:	623b      	str	r3, [r7, #32]
}
 80096ee:	bf00      	nop
 80096f0:	e7fe      	b.n	80096f0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80096f2:	f001 f935 	bl	800a960 <xTaskGetSchedulerState>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d102      	bne.n	8009702 <xQueueGenericSend+0x9e>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d101      	bne.n	8009706 <xQueueGenericSend+0xa2>
 8009702:	2301      	movs	r3, #1
 8009704:	e000      	b.n	8009708 <xQueueGenericSend+0xa4>
 8009706:	2300      	movs	r3, #0
 8009708:	2b00      	cmp	r3, #0
 800970a:	d10a      	bne.n	8009722 <xQueueGenericSend+0xbe>
	__asm volatile
 800970c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009710:	f383 8811 	msr	BASEPRI, r3
 8009714:	f3bf 8f6f 	isb	sy
 8009718:	f3bf 8f4f 	dsb	sy
 800971c:	61fb      	str	r3, [r7, #28]
}
 800971e:	bf00      	nop
 8009720:	e7fe      	b.n	8009720 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009722:	f001 fc7f 	bl	800b024 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009728:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800972a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800972c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800972e:	429a      	cmp	r2, r3
 8009730:	d302      	bcc.n	8009738 <xQueueGenericSend+0xd4>
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	2b02      	cmp	r3, #2
 8009736:	d129      	bne.n	800978c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009738:	683a      	ldr	r2, [r7, #0]
 800973a:	68b9      	ldr	r1, [r7, #8]
 800973c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800973e:	f000 fa41 	bl	8009bc4 <prvCopyDataToQueue>
 8009742:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009748:	2b00      	cmp	r3, #0
 800974a:	d010      	beq.n	800976e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800974c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800974e:	3324      	adds	r3, #36	; 0x24
 8009750:	4618      	mov	r0, r3
 8009752:	f000 ff6f 	bl	800a634 <xTaskRemoveFromEventList>
 8009756:	4603      	mov	r3, r0
 8009758:	2b00      	cmp	r3, #0
 800975a:	d013      	beq.n	8009784 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800975c:	4b3f      	ldr	r3, [pc, #252]	; (800985c <xQueueGenericSend+0x1f8>)
 800975e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009762:	601a      	str	r2, [r3, #0]
 8009764:	f3bf 8f4f 	dsb	sy
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	e00a      	b.n	8009784 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800976e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009770:	2b00      	cmp	r3, #0
 8009772:	d007      	beq.n	8009784 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009774:	4b39      	ldr	r3, [pc, #228]	; (800985c <xQueueGenericSend+0x1f8>)
 8009776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800977a:	601a      	str	r2, [r3, #0]
 800977c:	f3bf 8f4f 	dsb	sy
 8009780:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009784:	f001 fc7e 	bl	800b084 <vPortExitCritical>
				return pdPASS;
 8009788:	2301      	movs	r3, #1
 800978a:	e063      	b.n	8009854 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d103      	bne.n	800979a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009792:	f001 fc77 	bl	800b084 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009796:	2300      	movs	r3, #0
 8009798:	e05c      	b.n	8009854 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800979a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800979c:	2b00      	cmp	r3, #0
 800979e:	d106      	bne.n	80097ae <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80097a0:	f107 0314 	add.w	r3, r7, #20
 80097a4:	4618      	mov	r0, r3
 80097a6:	f000 ffa7 	bl	800a6f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80097aa:	2301      	movs	r3, #1
 80097ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80097ae:	f001 fc69 	bl	800b084 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80097b2:	f000 fd4d 	bl	800a250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80097b6:	f001 fc35 	bl	800b024 <vPortEnterCritical>
 80097ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80097c0:	b25b      	sxtb	r3, r3
 80097c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c6:	d103      	bne.n	80097d0 <xQueueGenericSend+0x16c>
 80097c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ca:	2200      	movs	r2, #0
 80097cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80097d6:	b25b      	sxtb	r3, r3
 80097d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097dc:	d103      	bne.n	80097e6 <xQueueGenericSend+0x182>
 80097de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097e6:	f001 fc4d 	bl	800b084 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097ea:	1d3a      	adds	r2, r7, #4
 80097ec:	f107 0314 	add.w	r3, r7, #20
 80097f0:	4611      	mov	r1, r2
 80097f2:	4618      	mov	r0, r3
 80097f4:	f000 ff96 	bl	800a724 <xTaskCheckForTimeOut>
 80097f8:	4603      	mov	r3, r0
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d124      	bne.n	8009848 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80097fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009800:	f000 fab2 	bl	8009d68 <prvIsQueueFull>
 8009804:	4603      	mov	r3, r0
 8009806:	2b00      	cmp	r3, #0
 8009808:	d018      	beq.n	800983c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800980a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800980c:	3310      	adds	r3, #16
 800980e:	687a      	ldr	r2, [r7, #4]
 8009810:	4611      	mov	r1, r2
 8009812:	4618      	mov	r0, r3
 8009814:	f000 feea 	bl	800a5ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009818:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800981a:	f000 fa3d 	bl	8009c98 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800981e:	f000 fd25 	bl	800a26c <xTaskResumeAll>
 8009822:	4603      	mov	r3, r0
 8009824:	2b00      	cmp	r3, #0
 8009826:	f47f af7c 	bne.w	8009722 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800982a:	4b0c      	ldr	r3, [pc, #48]	; (800985c <xQueueGenericSend+0x1f8>)
 800982c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009830:	601a      	str	r2, [r3, #0]
 8009832:	f3bf 8f4f 	dsb	sy
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	e772      	b.n	8009722 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800983c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800983e:	f000 fa2b 	bl	8009c98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009842:	f000 fd13 	bl	800a26c <xTaskResumeAll>
 8009846:	e76c      	b.n	8009722 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009848:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800984a:	f000 fa25 	bl	8009c98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800984e:	f000 fd0d 	bl	800a26c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009852:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009854:	4618      	mov	r0, r3
 8009856:	3738      	adds	r7, #56	; 0x38
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}
 800985c:	e000ed04 	.word	0xe000ed04

08009860 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b08e      	sub	sp, #56	; 0x38
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800986e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009870:	2b00      	cmp	r3, #0
 8009872:	d10a      	bne.n	800988a <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009878:	f383 8811 	msr	BASEPRI, r3
 800987c:	f3bf 8f6f 	isb	sy
 8009880:	f3bf 8f4f 	dsb	sy
 8009884:	623b      	str	r3, [r7, #32]
}
 8009886:	bf00      	nop
 8009888:	e7fe      	b.n	8009888 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800988a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800988c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800988e:	2b00      	cmp	r3, #0
 8009890:	d00a      	beq.n	80098a8 <xQueueGiveFromISR+0x48>
	__asm volatile
 8009892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009896:	f383 8811 	msr	BASEPRI, r3
 800989a:	f3bf 8f6f 	isb	sy
 800989e:	f3bf 8f4f 	dsb	sy
 80098a2:	61fb      	str	r3, [r7, #28]
}
 80098a4:	bf00      	nop
 80098a6:	e7fe      	b.n	80098a6 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80098a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d103      	bne.n	80098b8 <xQueueGiveFromISR+0x58>
 80098b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d101      	bne.n	80098bc <xQueueGiveFromISR+0x5c>
 80098b8:	2301      	movs	r3, #1
 80098ba:	e000      	b.n	80098be <xQueueGiveFromISR+0x5e>
 80098bc:	2300      	movs	r3, #0
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d10a      	bne.n	80098d8 <xQueueGiveFromISR+0x78>
	__asm volatile
 80098c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098c6:	f383 8811 	msr	BASEPRI, r3
 80098ca:	f3bf 8f6f 	isb	sy
 80098ce:	f3bf 8f4f 	dsb	sy
 80098d2:	61bb      	str	r3, [r7, #24]
}
 80098d4:	bf00      	nop
 80098d6:	e7fe      	b.n	80098d6 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80098d8:	f001 fc86 	bl	800b1e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80098dc:	f3ef 8211 	mrs	r2, BASEPRI
 80098e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e4:	f383 8811 	msr	BASEPRI, r3
 80098e8:	f3bf 8f6f 	isb	sy
 80098ec:	f3bf 8f4f 	dsb	sy
 80098f0:	617a      	str	r2, [r7, #20]
 80098f2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80098f4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80098f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80098f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098fc:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80098fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009902:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009904:	429a      	cmp	r2, r3
 8009906:	d22b      	bcs.n	8009960 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800990a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800990e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009914:	1c5a      	adds	r2, r3, #1
 8009916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009918:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800991a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800991e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009922:	d112      	bne.n	800994a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009928:	2b00      	cmp	r3, #0
 800992a:	d016      	beq.n	800995a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800992c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800992e:	3324      	adds	r3, #36	; 0x24
 8009930:	4618      	mov	r0, r3
 8009932:	f000 fe7f 	bl	800a634 <xTaskRemoveFromEventList>
 8009936:	4603      	mov	r3, r0
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00e      	beq.n	800995a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d00b      	beq.n	800995a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	2201      	movs	r2, #1
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	e007      	b.n	800995a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800994a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800994e:	3301      	adds	r3, #1
 8009950:	b2db      	uxtb	r3, r3
 8009952:	b25a      	sxtb	r2, r3
 8009954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009956:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800995a:	2301      	movs	r3, #1
 800995c:	637b      	str	r3, [r7, #52]	; 0x34
 800995e:	e001      	b.n	8009964 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009960:	2300      	movs	r3, #0
 8009962:	637b      	str	r3, [r7, #52]	; 0x34
 8009964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009966:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800996e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009972:	4618      	mov	r0, r3
 8009974:	3738      	adds	r7, #56	; 0x38
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}
	...

0800997c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b08e      	sub	sp, #56	; 0x38
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
 8009984:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009986:	2300      	movs	r3, #0
 8009988:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800998e:	2300      	movs	r3, #0
 8009990:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009994:	2b00      	cmp	r3, #0
 8009996:	d10a      	bne.n	80099ae <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800999c:	f383 8811 	msr	BASEPRI, r3
 80099a0:	f3bf 8f6f 	isb	sy
 80099a4:	f3bf 8f4f 	dsb	sy
 80099a8:	623b      	str	r3, [r7, #32]
}
 80099aa:	bf00      	nop
 80099ac:	e7fe      	b.n	80099ac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80099ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d00a      	beq.n	80099cc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80099b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ba:	f383 8811 	msr	BASEPRI, r3
 80099be:	f3bf 8f6f 	isb	sy
 80099c2:	f3bf 8f4f 	dsb	sy
 80099c6:	61fb      	str	r3, [r7, #28]
}
 80099c8:	bf00      	nop
 80099ca:	e7fe      	b.n	80099ca <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80099cc:	f000 ffc8 	bl	800a960 <xTaskGetSchedulerState>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d102      	bne.n	80099dc <xQueueSemaphoreTake+0x60>
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d101      	bne.n	80099e0 <xQueueSemaphoreTake+0x64>
 80099dc:	2301      	movs	r3, #1
 80099de:	e000      	b.n	80099e2 <xQueueSemaphoreTake+0x66>
 80099e0:	2300      	movs	r3, #0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d10a      	bne.n	80099fc <xQueueSemaphoreTake+0x80>
	__asm volatile
 80099e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ea:	f383 8811 	msr	BASEPRI, r3
 80099ee:	f3bf 8f6f 	isb	sy
 80099f2:	f3bf 8f4f 	dsb	sy
 80099f6:	61bb      	str	r3, [r7, #24]
}
 80099f8:	bf00      	nop
 80099fa:	e7fe      	b.n	80099fa <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80099fc:	f001 fb12 	bl	800b024 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a04:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d024      	beq.n	8009a56 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a0e:	1e5a      	subs	r2, r3, #1
 8009a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a12:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d104      	bne.n	8009a26 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009a1c:	f001 f95e 	bl	800acdc <pvTaskIncrementMutexHeldCount>
 8009a20:	4602      	mov	r2, r0
 8009a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a24:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a28:	691b      	ldr	r3, [r3, #16]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d00f      	beq.n	8009a4e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a30:	3310      	adds	r3, #16
 8009a32:	4618      	mov	r0, r3
 8009a34:	f000 fdfe 	bl	800a634 <xTaskRemoveFromEventList>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d007      	beq.n	8009a4e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009a3e:	4b54      	ldr	r3, [pc, #336]	; (8009b90 <xQueueSemaphoreTake+0x214>)
 8009a40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a44:	601a      	str	r2, [r3, #0]
 8009a46:	f3bf 8f4f 	dsb	sy
 8009a4a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009a4e:	f001 fb19 	bl	800b084 <vPortExitCritical>
				return pdPASS;
 8009a52:	2301      	movs	r3, #1
 8009a54:	e097      	b.n	8009b86 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d111      	bne.n	8009a80 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d00a      	beq.n	8009a78 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8009a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a66:	f383 8811 	msr	BASEPRI, r3
 8009a6a:	f3bf 8f6f 	isb	sy
 8009a6e:	f3bf 8f4f 	dsb	sy
 8009a72:	617b      	str	r3, [r7, #20]
}
 8009a74:	bf00      	nop
 8009a76:	e7fe      	b.n	8009a76 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009a78:	f001 fb04 	bl	800b084 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	e082      	b.n	8009b86 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d106      	bne.n	8009a94 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009a86:	f107 030c 	add.w	r3, r7, #12
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f000 fe34 	bl	800a6f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009a90:	2301      	movs	r3, #1
 8009a92:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009a94:	f001 faf6 	bl	800b084 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009a98:	f000 fbda 	bl	800a250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009a9c:	f001 fac2 	bl	800b024 <vPortEnterCritical>
 8009aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009aa2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009aa6:	b25b      	sxtb	r3, r3
 8009aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aac:	d103      	bne.n	8009ab6 <xQueueSemaphoreTake+0x13a>
 8009aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ab8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009abc:	b25b      	sxtb	r3, r3
 8009abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ac2:	d103      	bne.n	8009acc <xQueueSemaphoreTake+0x150>
 8009ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009acc:	f001 fada 	bl	800b084 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ad0:	463a      	mov	r2, r7
 8009ad2:	f107 030c 	add.w	r3, r7, #12
 8009ad6:	4611      	mov	r1, r2
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f000 fe23 	bl	800a724 <xTaskCheckForTimeOut>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d132      	bne.n	8009b4a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ae4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009ae6:	f000 f929 	bl	8009d3c <prvIsQueueEmpty>
 8009aea:	4603      	mov	r3, r0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d026      	beq.n	8009b3e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d109      	bne.n	8009b0c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8009af8:	f001 fa94 	bl	800b024 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	4618      	mov	r0, r3
 8009b02:	f000 ff4b 	bl	800a99c <xTaskPriorityInherit>
 8009b06:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009b08:	f001 fabc 	bl	800b084 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b0e:	3324      	adds	r3, #36	; 0x24
 8009b10:	683a      	ldr	r2, [r7, #0]
 8009b12:	4611      	mov	r1, r2
 8009b14:	4618      	mov	r0, r3
 8009b16:	f000 fd69 	bl	800a5ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009b1c:	f000 f8bc 	bl	8009c98 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b20:	f000 fba4 	bl	800a26c <xTaskResumeAll>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	f47f af68 	bne.w	80099fc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8009b2c:	4b18      	ldr	r3, [pc, #96]	; (8009b90 <xQueueSemaphoreTake+0x214>)
 8009b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b32:	601a      	str	r2, [r3, #0]
 8009b34:	f3bf 8f4f 	dsb	sy
 8009b38:	f3bf 8f6f 	isb	sy
 8009b3c:	e75e      	b.n	80099fc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009b3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009b40:	f000 f8aa 	bl	8009c98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b44:	f000 fb92 	bl	800a26c <xTaskResumeAll>
 8009b48:	e758      	b.n	80099fc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009b4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009b4c:	f000 f8a4 	bl	8009c98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b50:	f000 fb8c 	bl	800a26c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009b56:	f000 f8f1 	bl	8009d3c <prvIsQueueEmpty>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	f43f af4d 	beq.w	80099fc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d00d      	beq.n	8009b84 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009b68:	f001 fa5c 	bl	800b024 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009b6c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009b6e:	f000 f811 	bl	8009b94 <prvGetDisinheritPriorityAfterTimeout>
 8009b72:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b76:	689b      	ldr	r3, [r3, #8]
 8009b78:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f001 f814 	bl	800aba8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009b80:	f001 fa80 	bl	800b084 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b84:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	3738      	adds	r7, #56	; 0x38
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	bd80      	pop	{r7, pc}
 8009b8e:	bf00      	nop
 8009b90:	e000ed04 	.word	0xe000ed04

08009b94 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009b94:	b480      	push	{r7}
 8009b96:	b085      	sub	sp, #20
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d006      	beq.n	8009bb2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f1c3 0307 	rsb	r3, r3, #7
 8009bae:	60fb      	str	r3, [r7, #12]
 8009bb0:	e001      	b.n	8009bb6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
	}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3714      	adds	r7, #20
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr

08009bc4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b086      	sub	sp, #24
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	60f8      	str	r0, [r7, #12]
 8009bcc:	60b9      	str	r1, [r7, #8]
 8009bce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bd8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d10d      	bne.n	8009bfe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d14d      	bne.n	8009c86 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f000 ff54 	bl	800aa9c <xTaskPriorityDisinherit>
 8009bf4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	609a      	str	r2, [r3, #8]
 8009bfc:	e043      	b.n	8009c86 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d119      	bne.n	8009c38 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	6858      	ldr	r0, [r3, #4]
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	68b9      	ldr	r1, [r7, #8]
 8009c10:	f001 fb4e 	bl	800b2b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	685a      	ldr	r2, [r3, #4]
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c1c:	441a      	add	r2, r3
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	685a      	ldr	r2, [r3, #4]
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	689b      	ldr	r3, [r3, #8]
 8009c2a:	429a      	cmp	r2, r3
 8009c2c:	d32b      	bcc.n	8009c86 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681a      	ldr	r2, [r3, #0]
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	605a      	str	r2, [r3, #4]
 8009c36:	e026      	b.n	8009c86 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	68d8      	ldr	r0, [r3, #12]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c40:	461a      	mov	r2, r3
 8009c42:	68b9      	ldr	r1, [r7, #8]
 8009c44:	f001 fb34 	bl	800b2b0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	68da      	ldr	r2, [r3, #12]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c50:	425b      	negs	r3, r3
 8009c52:	441a      	add	r2, r3
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	68da      	ldr	r2, [r3, #12]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d207      	bcs.n	8009c74 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	689a      	ldr	r2, [r3, #8]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c6c:	425b      	negs	r3, r3
 8009c6e:	441a      	add	r2, r3
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2b02      	cmp	r3, #2
 8009c78:	d105      	bne.n	8009c86 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d002      	beq.n	8009c86 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	3b01      	subs	r3, #1
 8009c84:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	1c5a      	adds	r2, r3, #1
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009c8e:	697b      	ldr	r3, [r7, #20]
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3718      	adds	r7, #24
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009ca0:	f001 f9c0 	bl	800b024 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009caa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cac:	e011      	b.n	8009cd2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d012      	beq.n	8009cdc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	3324      	adds	r3, #36	; 0x24
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f000 fcba 	bl	800a634 <xTaskRemoveFromEventList>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d001      	beq.n	8009cca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009cc6:	f000 fd8f 	bl	800a7e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009cca:	7bfb      	ldrb	r3, [r7, #15]
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	b2db      	uxtb	r3, r3
 8009cd0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	dce9      	bgt.n	8009cae <prvUnlockQueue+0x16>
 8009cda:	e000      	b.n	8009cde <prvUnlockQueue+0x46>
					break;
 8009cdc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	22ff      	movs	r2, #255	; 0xff
 8009ce2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009ce6:	f001 f9cd 	bl	800b084 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009cea:	f001 f99b 	bl	800b024 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009cf4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009cf6:	e011      	b.n	8009d1c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	691b      	ldr	r3, [r3, #16]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d012      	beq.n	8009d26 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	3310      	adds	r3, #16
 8009d04:	4618      	mov	r0, r3
 8009d06:	f000 fc95 	bl	800a634 <xTaskRemoveFromEventList>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d001      	beq.n	8009d14 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009d10:	f000 fd6a 	bl	800a7e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009d14:	7bbb      	ldrb	r3, [r7, #14]
 8009d16:	3b01      	subs	r3, #1
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	dce9      	bgt.n	8009cf8 <prvUnlockQueue+0x60>
 8009d24:	e000      	b.n	8009d28 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009d26:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	22ff      	movs	r2, #255	; 0xff
 8009d2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009d30:	f001 f9a8 	bl	800b084 <vPortExitCritical>
}
 8009d34:	bf00      	nop
 8009d36:	3710      	adds	r7, #16
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d44:	f001 f96e 	bl	800b024 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d102      	bne.n	8009d56 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009d50:	2301      	movs	r3, #1
 8009d52:	60fb      	str	r3, [r7, #12]
 8009d54:	e001      	b.n	8009d5a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009d56:	2300      	movs	r3, #0
 8009d58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d5a:	f001 f993 	bl	800b084 <vPortExitCritical>

	return xReturn;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b084      	sub	sp, #16
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d70:	f001 f958 	bl	800b024 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	d102      	bne.n	8009d86 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009d80:	2301      	movs	r3, #1
 8009d82:	60fb      	str	r3, [r7, #12]
 8009d84:	e001      	b.n	8009d8a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009d86:	2300      	movs	r3, #0
 8009d88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d8a:	f001 f97b 	bl	800b084 <vPortExitCritical>

	return xReturn;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3710      	adds	r7, #16
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b08e      	sub	sp, #56	; 0x38
 8009d9c:	af04      	add	r7, sp, #16
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	607a      	str	r2, [r7, #4]
 8009da4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d10a      	bne.n	8009dc2 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db0:	f383 8811 	msr	BASEPRI, r3
 8009db4:	f3bf 8f6f 	isb	sy
 8009db8:	f3bf 8f4f 	dsb	sy
 8009dbc:	623b      	str	r3, [r7, #32]
}
 8009dbe:	bf00      	nop
 8009dc0:	e7fe      	b.n	8009dc0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d10a      	bne.n	8009dde <xTaskCreateStatic+0x46>
	__asm volatile
 8009dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dcc:	f383 8811 	msr	BASEPRI, r3
 8009dd0:	f3bf 8f6f 	isb	sy
 8009dd4:	f3bf 8f4f 	dsb	sy
 8009dd8:	61fb      	str	r3, [r7, #28]
}
 8009dda:	bf00      	nop
 8009ddc:	e7fe      	b.n	8009ddc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009dde:	2354      	movs	r3, #84	; 0x54
 8009de0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	2b54      	cmp	r3, #84	; 0x54
 8009de6:	d00a      	beq.n	8009dfe <xTaskCreateStatic+0x66>
	__asm volatile
 8009de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dec:	f383 8811 	msr	BASEPRI, r3
 8009df0:	f3bf 8f6f 	isb	sy
 8009df4:	f3bf 8f4f 	dsb	sy
 8009df8:	61bb      	str	r3, [r7, #24]
}
 8009dfa:	bf00      	nop
 8009dfc:	e7fe      	b.n	8009dfc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009dfe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d01a      	beq.n	8009e3c <xTaskCreateStatic+0xa4>
 8009e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d017      	beq.n	8009e3c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e0e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e14:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009e16:	2300      	movs	r3, #0
 8009e18:	9303      	str	r3, [sp, #12]
 8009e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1c:	9302      	str	r3, [sp, #8]
 8009e1e:	f107 0314 	add.w	r3, r7, #20
 8009e22:	9301      	str	r3, [sp, #4]
 8009e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e26:	9300      	str	r3, [sp, #0]
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	687a      	ldr	r2, [r7, #4]
 8009e2c:	68b9      	ldr	r1, [r7, #8]
 8009e2e:	68f8      	ldr	r0, [r7, #12]
 8009e30:	f000 f80b 	bl	8009e4a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009e34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009e36:	f000 f88f 	bl	8009f58 <prvAddNewTaskToReadyList>
 8009e3a:	e001      	b.n	8009e40 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009e40:	697b      	ldr	r3, [r7, #20]
	}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3728      	adds	r7, #40	; 0x28
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}

08009e4a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009e4a:	b580      	push	{r7, lr}
 8009e4c:	b088      	sub	sp, #32
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	60f8      	str	r0, [r7, #12]
 8009e52:	60b9      	str	r1, [r7, #8]
 8009e54:	607a      	str	r2, [r7, #4]
 8009e56:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009e62:	3b01      	subs	r3, #1
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	4413      	add	r3, r2
 8009e68:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009e6a:	69bb      	ldr	r3, [r7, #24]
 8009e6c:	f023 0307 	bic.w	r3, r3, #7
 8009e70:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	f003 0307 	and.w	r3, r3, #7
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00a      	beq.n	8009e92 <prvInitialiseNewTask+0x48>
	__asm volatile
 8009e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e80:	f383 8811 	msr	BASEPRI, r3
 8009e84:	f3bf 8f6f 	isb	sy
 8009e88:	f3bf 8f4f 	dsb	sy
 8009e8c:	617b      	str	r3, [r7, #20]
}
 8009e8e:	bf00      	nop
 8009e90:	e7fe      	b.n	8009e90 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d01f      	beq.n	8009ed8 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e98:	2300      	movs	r3, #0
 8009e9a:	61fb      	str	r3, [r7, #28]
 8009e9c:	e012      	b.n	8009ec4 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009e9e:	68ba      	ldr	r2, [r7, #8]
 8009ea0:	69fb      	ldr	r3, [r7, #28]
 8009ea2:	4413      	add	r3, r2
 8009ea4:	7819      	ldrb	r1, [r3, #0]
 8009ea6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ea8:	69fb      	ldr	r3, [r7, #28]
 8009eaa:	4413      	add	r3, r2
 8009eac:	3334      	adds	r3, #52	; 0x34
 8009eae:	460a      	mov	r2, r1
 8009eb0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009eb2:	68ba      	ldr	r2, [r7, #8]
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	4413      	add	r3, r2
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d006      	beq.n	8009ecc <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009ebe:	69fb      	ldr	r3, [r7, #28]
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	61fb      	str	r3, [r7, #28]
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	2b0f      	cmp	r3, #15
 8009ec8:	d9e9      	bls.n	8009e9e <prvInitialiseNewTask+0x54>
 8009eca:	e000      	b.n	8009ece <prvInitialiseNewTask+0x84>
			{
				break;
 8009ecc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009ed6:	e003      	b.n	8009ee0 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eda:	2200      	movs	r2, #0
 8009edc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ee2:	2b06      	cmp	r3, #6
 8009ee4:	d901      	bls.n	8009eea <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009ee6:	2306      	movs	r3, #6
 8009ee8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009eee:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ef4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef8:	2200      	movs	r2, #0
 8009efa:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009efe:	3304      	adds	r3, #4
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7ff f9eb 	bl	80092dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f08:	3318      	adds	r3, #24
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f7ff f9e6 	bl	80092dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f14:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f18:	f1c3 0207 	rsb	r2, r3, #7
 8009f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f1e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f24:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f28:	2200      	movs	r2, #0
 8009f2a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009f34:	683a      	ldr	r2, [r7, #0]
 8009f36:	68f9      	ldr	r1, [r7, #12]
 8009f38:	69b8      	ldr	r0, [r7, #24]
 8009f3a:	f000 ff49 	bl	800add0 <pxPortInitialiseStack>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f42:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d002      	beq.n	8009f50 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f4e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f50:	bf00      	nop
 8009f52:	3720      	adds	r7, #32
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b082      	sub	sp, #8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009f60:	f001 f860 	bl	800b024 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009f64:	4b2a      	ldr	r3, [pc, #168]	; (800a010 <prvAddNewTaskToReadyList+0xb8>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	3301      	adds	r3, #1
 8009f6a:	4a29      	ldr	r2, [pc, #164]	; (800a010 <prvAddNewTaskToReadyList+0xb8>)
 8009f6c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009f6e:	4b29      	ldr	r3, [pc, #164]	; (800a014 <prvAddNewTaskToReadyList+0xbc>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d109      	bne.n	8009f8a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009f76:	4a27      	ldr	r2, [pc, #156]	; (800a014 <prvAddNewTaskToReadyList+0xbc>)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009f7c:	4b24      	ldr	r3, [pc, #144]	; (800a010 <prvAddNewTaskToReadyList+0xb8>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	2b01      	cmp	r3, #1
 8009f82:	d110      	bne.n	8009fa6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009f84:	f000 fc54 	bl	800a830 <prvInitialiseTaskLists>
 8009f88:	e00d      	b.n	8009fa6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009f8a:	4b23      	ldr	r3, [pc, #140]	; (800a018 <prvAddNewTaskToReadyList+0xc0>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d109      	bne.n	8009fa6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009f92:	4b20      	ldr	r3, [pc, #128]	; (800a014 <prvAddNewTaskToReadyList+0xbc>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d802      	bhi.n	8009fa6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009fa0:	4a1c      	ldr	r2, [pc, #112]	; (800a014 <prvAddNewTaskToReadyList+0xbc>)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009fa6:	4b1d      	ldr	r3, [pc, #116]	; (800a01c <prvAddNewTaskToReadyList+0xc4>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	3301      	adds	r3, #1
 8009fac:	4a1b      	ldr	r2, [pc, #108]	; (800a01c <prvAddNewTaskToReadyList+0xc4>)
 8009fae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	409a      	lsls	r2, r3
 8009fb8:	4b19      	ldr	r3, [pc, #100]	; (800a020 <prvAddNewTaskToReadyList+0xc8>)
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	4a18      	ldr	r2, [pc, #96]	; (800a020 <prvAddNewTaskToReadyList+0xc8>)
 8009fc0:	6013      	str	r3, [r2, #0]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fc6:	4613      	mov	r3, r2
 8009fc8:	009b      	lsls	r3, r3, #2
 8009fca:	4413      	add	r3, r2
 8009fcc:	009b      	lsls	r3, r3, #2
 8009fce:	4a15      	ldr	r2, [pc, #84]	; (800a024 <prvAddNewTaskToReadyList+0xcc>)
 8009fd0:	441a      	add	r2, r3
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	3304      	adds	r3, #4
 8009fd6:	4619      	mov	r1, r3
 8009fd8:	4610      	mov	r0, r2
 8009fda:	f7ff f98c 	bl	80092f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009fde:	f001 f851 	bl	800b084 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009fe2:	4b0d      	ldr	r3, [pc, #52]	; (800a018 <prvAddNewTaskToReadyList+0xc0>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d00e      	beq.n	800a008 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009fea:	4b0a      	ldr	r3, [pc, #40]	; (800a014 <prvAddNewTaskToReadyList+0xbc>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d207      	bcs.n	800a008 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009ff8:	4b0b      	ldr	r3, [pc, #44]	; (800a028 <prvAddNewTaskToReadyList+0xd0>)
 8009ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ffe:	601a      	str	r2, [r3, #0]
 800a000:	f3bf 8f4f 	dsb	sy
 800a004:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a008:	bf00      	nop
 800a00a:	3708      	adds	r7, #8
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}
 800a010:	200092f0 	.word	0x200092f0
 800a014:	200091f0 	.word	0x200091f0
 800a018:	200092fc 	.word	0x200092fc
 800a01c:	2000930c 	.word	0x2000930c
 800a020:	200092f8 	.word	0x200092f8
 800a024:	200091f4 	.word	0x200091f4
 800a028:	e000ed04 	.word	0xe000ed04

0800a02c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b08a      	sub	sp, #40	; 0x28
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
 800a034:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a036:	2300      	movs	r3, #0
 800a038:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d10a      	bne.n	800a056 <vTaskDelayUntil+0x2a>
	__asm volatile
 800a040:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a044:	f383 8811 	msr	BASEPRI, r3
 800a048:	f3bf 8f6f 	isb	sy
 800a04c:	f3bf 8f4f 	dsb	sy
 800a050:	617b      	str	r3, [r7, #20]
}
 800a052:	bf00      	nop
 800a054:	e7fe      	b.n	800a054 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d10a      	bne.n	800a072 <vTaskDelayUntil+0x46>
	__asm volatile
 800a05c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a060:	f383 8811 	msr	BASEPRI, r3
 800a064:	f3bf 8f6f 	isb	sy
 800a068:	f3bf 8f4f 	dsb	sy
 800a06c:	613b      	str	r3, [r7, #16]
}
 800a06e:	bf00      	nop
 800a070:	e7fe      	b.n	800a070 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a072:	4b2a      	ldr	r3, [pc, #168]	; (800a11c <vTaskDelayUntil+0xf0>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d00a      	beq.n	800a090 <vTaskDelayUntil+0x64>
	__asm volatile
 800a07a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a07e:	f383 8811 	msr	BASEPRI, r3
 800a082:	f3bf 8f6f 	isb	sy
 800a086:	f3bf 8f4f 	dsb	sy
 800a08a:	60fb      	str	r3, [r7, #12]
}
 800a08c:	bf00      	nop
 800a08e:	e7fe      	b.n	800a08e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a090:	f000 f8de 	bl	800a250 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a094:	4b22      	ldr	r3, [pc, #136]	; (800a120 <vTaskDelayUntil+0xf4>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	683a      	ldr	r2, [r7, #0]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	6a3a      	ldr	r2, [r7, #32]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d20b      	bcs.n	800a0c6 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	69fa      	ldr	r2, [r7, #28]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d211      	bcs.n	800a0dc <vTaskDelayUntil+0xb0>
 800a0b8:	69fa      	ldr	r2, [r7, #28]
 800a0ba:	6a3b      	ldr	r3, [r7, #32]
 800a0bc:	429a      	cmp	r2, r3
 800a0be:	d90d      	bls.n	800a0dc <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	627b      	str	r3, [r7, #36]	; 0x24
 800a0c4:	e00a      	b.n	800a0dc <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	69fa      	ldr	r2, [r7, #28]
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d303      	bcc.n	800a0d8 <vTaskDelayUntil+0xac>
 800a0d0:	69fa      	ldr	r2, [r7, #28]
 800a0d2:	6a3b      	ldr	r3, [r7, #32]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d901      	bls.n	800a0dc <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	69fa      	ldr	r2, [r7, #28]
 800a0e0:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a0e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d006      	beq.n	800a0f6 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a0e8:	69fa      	ldr	r2, [r7, #28]
 800a0ea:	6a3b      	ldr	r3, [r7, #32]
 800a0ec:	1ad3      	subs	r3, r2, r3
 800a0ee:	2100      	movs	r1, #0
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f000 fe07 	bl	800ad04 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a0f6:	f000 f8b9 	bl	800a26c <xTaskResumeAll>
 800a0fa:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a0fc:	69bb      	ldr	r3, [r7, #24]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d107      	bne.n	800a112 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a102:	4b08      	ldr	r3, [pc, #32]	; (800a124 <vTaskDelayUntil+0xf8>)
 800a104:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a108:	601a      	str	r2, [r3, #0]
 800a10a:	f3bf 8f4f 	dsb	sy
 800a10e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a112:	bf00      	nop
 800a114:	3728      	adds	r7, #40	; 0x28
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}
 800a11a:	bf00      	nop
 800a11c:	20009318 	.word	0x20009318
 800a120:	200092f4 	.word	0x200092f4
 800a124:	e000ed04 	.word	0xe000ed04

0800a128 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b084      	sub	sp, #16
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a130:	2300      	movs	r3, #0
 800a132:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d017      	beq.n	800a16a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a13a:	4b13      	ldr	r3, [pc, #76]	; (800a188 <vTaskDelay+0x60>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d00a      	beq.n	800a158 <vTaskDelay+0x30>
	__asm volatile
 800a142:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a146:	f383 8811 	msr	BASEPRI, r3
 800a14a:	f3bf 8f6f 	isb	sy
 800a14e:	f3bf 8f4f 	dsb	sy
 800a152:	60bb      	str	r3, [r7, #8]
}
 800a154:	bf00      	nop
 800a156:	e7fe      	b.n	800a156 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a158:	f000 f87a 	bl	800a250 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a15c:	2100      	movs	r1, #0
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 fdd0 	bl	800ad04 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a164:	f000 f882 	bl	800a26c <xTaskResumeAll>
 800a168:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d107      	bne.n	800a180 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a170:	4b06      	ldr	r3, [pc, #24]	; (800a18c <vTaskDelay+0x64>)
 800a172:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a176:	601a      	str	r2, [r3, #0]
 800a178:	f3bf 8f4f 	dsb	sy
 800a17c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a180:	bf00      	nop
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}
 800a188:	20009318 	.word	0x20009318
 800a18c:	e000ed04 	.word	0xe000ed04

0800a190 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b08a      	sub	sp, #40	; 0x28
 800a194:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a196:	2300      	movs	r3, #0
 800a198:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a19a:	2300      	movs	r3, #0
 800a19c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a19e:	463a      	mov	r2, r7
 800a1a0:	1d39      	adds	r1, r7, #4
 800a1a2:	f107 0308 	add.w	r3, r7, #8
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f7f8 fd3a 	bl	8002c20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	68ba      	ldr	r2, [r7, #8]
 800a1b2:	9202      	str	r2, [sp, #8]
 800a1b4:	9301      	str	r3, [sp, #4]
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	9300      	str	r3, [sp, #0]
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	460a      	mov	r2, r1
 800a1be:	491e      	ldr	r1, [pc, #120]	; (800a238 <vTaskStartScheduler+0xa8>)
 800a1c0:	481e      	ldr	r0, [pc, #120]	; (800a23c <vTaskStartScheduler+0xac>)
 800a1c2:	f7ff fde9 	bl	8009d98 <xTaskCreateStatic>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	4a1d      	ldr	r2, [pc, #116]	; (800a240 <vTaskStartScheduler+0xb0>)
 800a1ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a1cc:	4b1c      	ldr	r3, [pc, #112]	; (800a240 <vTaskStartScheduler+0xb0>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d002      	beq.n	800a1da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	617b      	str	r3, [r7, #20]
 800a1d8:	e001      	b.n	800a1de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d116      	bne.n	800a212 <vTaskStartScheduler+0x82>
	__asm volatile
 800a1e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1e8:	f383 8811 	msr	BASEPRI, r3
 800a1ec:	f3bf 8f6f 	isb	sy
 800a1f0:	f3bf 8f4f 	dsb	sy
 800a1f4:	613b      	str	r3, [r7, #16]
}
 800a1f6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a1f8:	4b12      	ldr	r3, [pc, #72]	; (800a244 <vTaskStartScheduler+0xb4>)
 800a1fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a1fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a200:	4b11      	ldr	r3, [pc, #68]	; (800a248 <vTaskStartScheduler+0xb8>)
 800a202:	2201      	movs	r2, #1
 800a204:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a206:	4b11      	ldr	r3, [pc, #68]	; (800a24c <vTaskStartScheduler+0xbc>)
 800a208:	2200      	movs	r2, #0
 800a20a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a20c:	f000 fe68 	bl	800aee0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a210:	e00e      	b.n	800a230 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a218:	d10a      	bne.n	800a230 <vTaskStartScheduler+0xa0>
	__asm volatile
 800a21a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a21e:	f383 8811 	msr	BASEPRI, r3
 800a222:	f3bf 8f6f 	isb	sy
 800a226:	f3bf 8f4f 	dsb	sy
 800a22a:	60fb      	str	r3, [r7, #12]
}
 800a22c:	bf00      	nop
 800a22e:	e7fe      	b.n	800a22e <vTaskStartScheduler+0x9e>
}
 800a230:	bf00      	nop
 800a232:	3718      	adds	r7, #24
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}
 800a238:	0800b540 	.word	0x0800b540
 800a23c:	0800a801 	.word	0x0800a801
 800a240:	20009314 	.word	0x20009314
 800a244:	20009310 	.word	0x20009310
 800a248:	200092fc 	.word	0x200092fc
 800a24c:	200092f4 	.word	0x200092f4

0800a250 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a250:	b480      	push	{r7}
 800a252:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a254:	4b04      	ldr	r3, [pc, #16]	; (800a268 <vTaskSuspendAll+0x18>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	3301      	adds	r3, #1
 800a25a:	4a03      	ldr	r2, [pc, #12]	; (800a268 <vTaskSuspendAll+0x18>)
 800a25c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800a25e:	bf00      	nop
 800a260:	46bd      	mov	sp, r7
 800a262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a266:	4770      	bx	lr
 800a268:	20009318 	.word	0x20009318

0800a26c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a272:	2300      	movs	r3, #0
 800a274:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a276:	2300      	movs	r3, #0
 800a278:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a27a:	4b41      	ldr	r3, [pc, #260]	; (800a380 <xTaskResumeAll+0x114>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d10a      	bne.n	800a298 <xTaskResumeAll+0x2c>
	__asm volatile
 800a282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a286:	f383 8811 	msr	BASEPRI, r3
 800a28a:	f3bf 8f6f 	isb	sy
 800a28e:	f3bf 8f4f 	dsb	sy
 800a292:	603b      	str	r3, [r7, #0]
}
 800a294:	bf00      	nop
 800a296:	e7fe      	b.n	800a296 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a298:	f000 fec4 	bl	800b024 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a29c:	4b38      	ldr	r3, [pc, #224]	; (800a380 <xTaskResumeAll+0x114>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	3b01      	subs	r3, #1
 800a2a2:	4a37      	ldr	r2, [pc, #220]	; (800a380 <xTaskResumeAll+0x114>)
 800a2a4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2a6:	4b36      	ldr	r3, [pc, #216]	; (800a380 <xTaskResumeAll+0x114>)
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d161      	bne.n	800a372 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a2ae:	4b35      	ldr	r3, [pc, #212]	; (800a384 <xTaskResumeAll+0x118>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d05d      	beq.n	800a372 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a2b6:	e02e      	b.n	800a316 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2b8:	4b33      	ldr	r3, [pc, #204]	; (800a388 <xTaskResumeAll+0x11c>)
 800a2ba:	68db      	ldr	r3, [r3, #12]
 800a2bc:	68db      	ldr	r3, [r3, #12]
 800a2be:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	3318      	adds	r3, #24
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f7ff f873 	bl	80093b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	3304      	adds	r3, #4
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7ff f86e 	bl	80093b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2d8:	2201      	movs	r2, #1
 800a2da:	409a      	lsls	r2, r3
 800a2dc:	4b2b      	ldr	r3, [pc, #172]	; (800a38c <xTaskResumeAll+0x120>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	4a2a      	ldr	r2, [pc, #168]	; (800a38c <xTaskResumeAll+0x120>)
 800a2e4:	6013      	str	r3, [r2, #0]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2ea:	4613      	mov	r3, r2
 800a2ec:	009b      	lsls	r3, r3, #2
 800a2ee:	4413      	add	r3, r2
 800a2f0:	009b      	lsls	r3, r3, #2
 800a2f2:	4a27      	ldr	r2, [pc, #156]	; (800a390 <xTaskResumeAll+0x124>)
 800a2f4:	441a      	add	r2, r3
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	3304      	adds	r3, #4
 800a2fa:	4619      	mov	r1, r3
 800a2fc:	4610      	mov	r0, r2
 800a2fe:	f7fe fffa 	bl	80092f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a306:	4b23      	ldr	r3, [pc, #140]	; (800a394 <xTaskResumeAll+0x128>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d302      	bcc.n	800a316 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a310:	4b21      	ldr	r3, [pc, #132]	; (800a398 <xTaskResumeAll+0x12c>)
 800a312:	2201      	movs	r2, #1
 800a314:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a316:	4b1c      	ldr	r3, [pc, #112]	; (800a388 <xTaskResumeAll+0x11c>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d1cc      	bne.n	800a2b8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d001      	beq.n	800a328 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a324:	f000 fafc 	bl	800a920 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a328:	4b1c      	ldr	r3, [pc, #112]	; (800a39c <xTaskResumeAll+0x130>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d010      	beq.n	800a356 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a334:	f000 f846 	bl	800a3c4 <xTaskIncrementTick>
 800a338:	4603      	mov	r3, r0
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d002      	beq.n	800a344 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800a33e:	4b16      	ldr	r3, [pc, #88]	; (800a398 <xTaskResumeAll+0x12c>)
 800a340:	2201      	movs	r2, #1
 800a342:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	3b01      	subs	r3, #1
 800a348:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d1f1      	bne.n	800a334 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800a350:	4b12      	ldr	r3, [pc, #72]	; (800a39c <xTaskResumeAll+0x130>)
 800a352:	2200      	movs	r2, #0
 800a354:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a356:	4b10      	ldr	r3, [pc, #64]	; (800a398 <xTaskResumeAll+0x12c>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d009      	beq.n	800a372 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a35e:	2301      	movs	r3, #1
 800a360:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a362:	4b0f      	ldr	r3, [pc, #60]	; (800a3a0 <xTaskResumeAll+0x134>)
 800a364:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a368:	601a      	str	r2, [r3, #0]
 800a36a:	f3bf 8f4f 	dsb	sy
 800a36e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a372:	f000 fe87 	bl	800b084 <vPortExitCritical>

	return xAlreadyYielded;
 800a376:	68bb      	ldr	r3, [r7, #8]
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3710      	adds	r7, #16
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}
 800a380:	20009318 	.word	0x20009318
 800a384:	200092f0 	.word	0x200092f0
 800a388:	200092b0 	.word	0x200092b0
 800a38c:	200092f8 	.word	0x200092f8
 800a390:	200091f4 	.word	0x200091f4
 800a394:	200091f0 	.word	0x200091f0
 800a398:	20009304 	.word	0x20009304
 800a39c:	20009300 	.word	0x20009300
 800a3a0:	e000ed04 	.word	0xe000ed04

0800a3a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a3aa:	4b05      	ldr	r3, [pc, #20]	; (800a3c0 <xTaskGetTickCount+0x1c>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a3b0:	687b      	ldr	r3, [r7, #4]
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	370c      	adds	r7, #12
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr
 800a3be:	bf00      	nop
 800a3c0:	200092f4 	.word	0x200092f4

0800a3c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b086      	sub	sp, #24
 800a3c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3ce:	4b4e      	ldr	r3, [pc, #312]	; (800a508 <xTaskIncrementTick+0x144>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	f040 8088 	bne.w	800a4e8 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a3d8:	4b4c      	ldr	r3, [pc, #304]	; (800a50c <xTaskIncrementTick+0x148>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	3301      	adds	r3, #1
 800a3de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a3e0:	4a4a      	ldr	r2, [pc, #296]	; (800a50c <xTaskIncrementTick+0x148>)
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d120      	bne.n	800a42e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a3ec:	4b48      	ldr	r3, [pc, #288]	; (800a510 <xTaskIncrementTick+0x14c>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d00a      	beq.n	800a40c <xTaskIncrementTick+0x48>
	__asm volatile
 800a3f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3fa:	f383 8811 	msr	BASEPRI, r3
 800a3fe:	f3bf 8f6f 	isb	sy
 800a402:	f3bf 8f4f 	dsb	sy
 800a406:	603b      	str	r3, [r7, #0]
}
 800a408:	bf00      	nop
 800a40a:	e7fe      	b.n	800a40a <xTaskIncrementTick+0x46>
 800a40c:	4b40      	ldr	r3, [pc, #256]	; (800a510 <xTaskIncrementTick+0x14c>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	60fb      	str	r3, [r7, #12]
 800a412:	4b40      	ldr	r3, [pc, #256]	; (800a514 <xTaskIncrementTick+0x150>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a3e      	ldr	r2, [pc, #248]	; (800a510 <xTaskIncrementTick+0x14c>)
 800a418:	6013      	str	r3, [r2, #0]
 800a41a:	4a3e      	ldr	r2, [pc, #248]	; (800a514 <xTaskIncrementTick+0x150>)
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	6013      	str	r3, [r2, #0]
 800a420:	4b3d      	ldr	r3, [pc, #244]	; (800a518 <xTaskIncrementTick+0x154>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	3301      	adds	r3, #1
 800a426:	4a3c      	ldr	r2, [pc, #240]	; (800a518 <xTaskIncrementTick+0x154>)
 800a428:	6013      	str	r3, [r2, #0]
 800a42a:	f000 fa79 	bl	800a920 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a42e:	4b3b      	ldr	r3, [pc, #236]	; (800a51c <xTaskIncrementTick+0x158>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	693a      	ldr	r2, [r7, #16]
 800a434:	429a      	cmp	r2, r3
 800a436:	d348      	bcc.n	800a4ca <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a438:	4b35      	ldr	r3, [pc, #212]	; (800a510 <xTaskIncrementTick+0x14c>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d104      	bne.n	800a44c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a442:	4b36      	ldr	r3, [pc, #216]	; (800a51c <xTaskIncrementTick+0x158>)
 800a444:	f04f 32ff 	mov.w	r2, #4294967295
 800a448:	601a      	str	r2, [r3, #0]
					break;
 800a44a:	e03e      	b.n	800a4ca <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a44c:	4b30      	ldr	r3, [pc, #192]	; (800a510 <xTaskIncrementTick+0x14c>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	68db      	ldr	r3, [r3, #12]
 800a452:	68db      	ldr	r3, [r3, #12]
 800a454:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a45c:	693a      	ldr	r2, [r7, #16]
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	429a      	cmp	r2, r3
 800a462:	d203      	bcs.n	800a46c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a464:	4a2d      	ldr	r2, [pc, #180]	; (800a51c <xTaskIncrementTick+0x158>)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a46a:	e02e      	b.n	800a4ca <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	3304      	adds	r3, #4
 800a470:	4618      	mov	r0, r3
 800a472:	f7fe ff9d 	bl	80093b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d004      	beq.n	800a488 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	3318      	adds	r3, #24
 800a482:	4618      	mov	r0, r3
 800a484:	f7fe ff94 	bl	80093b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a48c:	2201      	movs	r2, #1
 800a48e:	409a      	lsls	r2, r3
 800a490:	4b23      	ldr	r3, [pc, #140]	; (800a520 <xTaskIncrementTick+0x15c>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	4313      	orrs	r3, r2
 800a496:	4a22      	ldr	r2, [pc, #136]	; (800a520 <xTaskIncrementTick+0x15c>)
 800a498:	6013      	str	r3, [r2, #0]
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a49e:	4613      	mov	r3, r2
 800a4a0:	009b      	lsls	r3, r3, #2
 800a4a2:	4413      	add	r3, r2
 800a4a4:	009b      	lsls	r3, r3, #2
 800a4a6:	4a1f      	ldr	r2, [pc, #124]	; (800a524 <xTaskIncrementTick+0x160>)
 800a4a8:	441a      	add	r2, r3
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	3304      	adds	r3, #4
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	4610      	mov	r0, r2
 800a4b2:	f7fe ff20 	bl	80092f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ba:	4b1b      	ldr	r3, [pc, #108]	; (800a528 <xTaskIncrementTick+0x164>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d3b9      	bcc.n	800a438 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a4c8:	e7b6      	b.n	800a438 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a4ca:	4b17      	ldr	r3, [pc, #92]	; (800a528 <xTaskIncrementTick+0x164>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4d0:	4914      	ldr	r1, [pc, #80]	; (800a524 <xTaskIncrementTick+0x160>)
 800a4d2:	4613      	mov	r3, r2
 800a4d4:	009b      	lsls	r3, r3, #2
 800a4d6:	4413      	add	r3, r2
 800a4d8:	009b      	lsls	r3, r3, #2
 800a4da:	440b      	add	r3, r1
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	2b01      	cmp	r3, #1
 800a4e0:	d907      	bls.n	800a4f2 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	617b      	str	r3, [r7, #20]
 800a4e6:	e004      	b.n	800a4f2 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a4e8:	4b10      	ldr	r3, [pc, #64]	; (800a52c <xTaskIncrementTick+0x168>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	4a0f      	ldr	r2, [pc, #60]	; (800a52c <xTaskIncrementTick+0x168>)
 800a4f0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a4f2:	4b0f      	ldr	r3, [pc, #60]	; (800a530 <xTaskIncrementTick+0x16c>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d001      	beq.n	800a4fe <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a4fe:	697b      	ldr	r3, [r7, #20]
}
 800a500:	4618      	mov	r0, r3
 800a502:	3718      	adds	r7, #24
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}
 800a508:	20009318 	.word	0x20009318
 800a50c:	200092f4 	.word	0x200092f4
 800a510:	200092a8 	.word	0x200092a8
 800a514:	200092ac 	.word	0x200092ac
 800a518:	20009308 	.word	0x20009308
 800a51c:	20009310 	.word	0x20009310
 800a520:	200092f8 	.word	0x200092f8
 800a524:	200091f4 	.word	0x200091f4
 800a528:	200091f0 	.word	0x200091f0
 800a52c:	20009300 	.word	0x20009300
 800a530:	20009304 	.word	0x20009304

0800a534 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a534:	b480      	push	{r7}
 800a536:	b087      	sub	sp, #28
 800a538:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a53a:	4b27      	ldr	r3, [pc, #156]	; (800a5d8 <vTaskSwitchContext+0xa4>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d003      	beq.n	800a54a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a542:	4b26      	ldr	r3, [pc, #152]	; (800a5dc <vTaskSwitchContext+0xa8>)
 800a544:	2201      	movs	r2, #1
 800a546:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a548:	e03f      	b.n	800a5ca <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800a54a:	4b24      	ldr	r3, [pc, #144]	; (800a5dc <vTaskSwitchContext+0xa8>)
 800a54c:	2200      	movs	r2, #0
 800a54e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a550:	4b23      	ldr	r3, [pc, #140]	; (800a5e0 <vTaskSwitchContext+0xac>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	fab3 f383 	clz	r3, r3
 800a55c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a55e:	7afb      	ldrb	r3, [r7, #11]
 800a560:	f1c3 031f 	rsb	r3, r3, #31
 800a564:	617b      	str	r3, [r7, #20]
 800a566:	491f      	ldr	r1, [pc, #124]	; (800a5e4 <vTaskSwitchContext+0xb0>)
 800a568:	697a      	ldr	r2, [r7, #20]
 800a56a:	4613      	mov	r3, r2
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	4413      	add	r3, r2
 800a570:	009b      	lsls	r3, r3, #2
 800a572:	440b      	add	r3, r1
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d10a      	bne.n	800a590 <vTaskSwitchContext+0x5c>
	__asm volatile
 800a57a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a57e:	f383 8811 	msr	BASEPRI, r3
 800a582:	f3bf 8f6f 	isb	sy
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	607b      	str	r3, [r7, #4]
}
 800a58c:	bf00      	nop
 800a58e:	e7fe      	b.n	800a58e <vTaskSwitchContext+0x5a>
 800a590:	697a      	ldr	r2, [r7, #20]
 800a592:	4613      	mov	r3, r2
 800a594:	009b      	lsls	r3, r3, #2
 800a596:	4413      	add	r3, r2
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	4a12      	ldr	r2, [pc, #72]	; (800a5e4 <vTaskSwitchContext+0xb0>)
 800a59c:	4413      	add	r3, r2
 800a59e:	613b      	str	r3, [r7, #16]
 800a5a0:	693b      	ldr	r3, [r7, #16]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	685a      	ldr	r2, [r3, #4]
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	605a      	str	r2, [r3, #4]
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	685a      	ldr	r2, [r3, #4]
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	3308      	adds	r3, #8
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d104      	bne.n	800a5c0 <vTaskSwitchContext+0x8c>
 800a5b6:	693b      	ldr	r3, [r7, #16]
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	685a      	ldr	r2, [r3, #4]
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	605a      	str	r2, [r3, #4]
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	685b      	ldr	r3, [r3, #4]
 800a5c4:	68db      	ldr	r3, [r3, #12]
 800a5c6:	4a08      	ldr	r2, [pc, #32]	; (800a5e8 <vTaskSwitchContext+0xb4>)
 800a5c8:	6013      	str	r3, [r2, #0]
}
 800a5ca:	bf00      	nop
 800a5cc:	371c      	adds	r7, #28
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop
 800a5d8:	20009318 	.word	0x20009318
 800a5dc:	20009304 	.word	0x20009304
 800a5e0:	200092f8 	.word	0x200092f8
 800a5e4:	200091f4 	.word	0x200091f4
 800a5e8:	200091f0 	.word	0x200091f0

0800a5ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b084      	sub	sp, #16
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d10a      	bne.n	800a612 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a600:	f383 8811 	msr	BASEPRI, r3
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	60fb      	str	r3, [r7, #12]
}
 800a60e:	bf00      	nop
 800a610:	e7fe      	b.n	800a610 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a612:	4b07      	ldr	r3, [pc, #28]	; (800a630 <vTaskPlaceOnEventList+0x44>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	3318      	adds	r3, #24
 800a618:	4619      	mov	r1, r3
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f7fe fe8f 	bl	800933e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a620:	2101      	movs	r1, #1
 800a622:	6838      	ldr	r0, [r7, #0]
 800a624:	f000 fb6e 	bl	800ad04 <prvAddCurrentTaskToDelayedList>
}
 800a628:	bf00      	nop
 800a62a:	3710      	adds	r7, #16
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}
 800a630:	200091f0 	.word	0x200091f0

0800a634 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b086      	sub	sp, #24
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	68db      	ldr	r3, [r3, #12]
 800a640:	68db      	ldr	r3, [r3, #12]
 800a642:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d10a      	bne.n	800a660 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a64e:	f383 8811 	msr	BASEPRI, r3
 800a652:	f3bf 8f6f 	isb	sy
 800a656:	f3bf 8f4f 	dsb	sy
 800a65a:	60fb      	str	r3, [r7, #12]
}
 800a65c:	bf00      	nop
 800a65e:	e7fe      	b.n	800a65e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	3318      	adds	r3, #24
 800a664:	4618      	mov	r0, r3
 800a666:	f7fe fea3 	bl	80093b0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a66a:	4b1d      	ldr	r3, [pc, #116]	; (800a6e0 <xTaskRemoveFromEventList+0xac>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d11c      	bne.n	800a6ac <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	3304      	adds	r3, #4
 800a676:	4618      	mov	r0, r3
 800a678:	f7fe fe9a 	bl	80093b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a680:	2201      	movs	r2, #1
 800a682:	409a      	lsls	r2, r3
 800a684:	4b17      	ldr	r3, [pc, #92]	; (800a6e4 <xTaskRemoveFromEventList+0xb0>)
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4313      	orrs	r3, r2
 800a68a:	4a16      	ldr	r2, [pc, #88]	; (800a6e4 <xTaskRemoveFromEventList+0xb0>)
 800a68c:	6013      	str	r3, [r2, #0]
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a692:	4613      	mov	r3, r2
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	4413      	add	r3, r2
 800a698:	009b      	lsls	r3, r3, #2
 800a69a:	4a13      	ldr	r2, [pc, #76]	; (800a6e8 <xTaskRemoveFromEventList+0xb4>)
 800a69c:	441a      	add	r2, r3
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	3304      	adds	r3, #4
 800a6a2:	4619      	mov	r1, r3
 800a6a4:	4610      	mov	r0, r2
 800a6a6:	f7fe fe26 	bl	80092f6 <vListInsertEnd>
 800a6aa:	e005      	b.n	800a6b8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a6ac:	693b      	ldr	r3, [r7, #16]
 800a6ae:	3318      	adds	r3, #24
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	480e      	ldr	r0, [pc, #56]	; (800a6ec <xTaskRemoveFromEventList+0xb8>)
 800a6b4:	f7fe fe1f 	bl	80092f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6bc:	4b0c      	ldr	r3, [pc, #48]	; (800a6f0 <xTaskRemoveFromEventList+0xbc>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d905      	bls.n	800a6d2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a6ca:	4b0a      	ldr	r3, [pc, #40]	; (800a6f4 <xTaskRemoveFromEventList+0xc0>)
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	601a      	str	r2, [r3, #0]
 800a6d0:	e001      	b.n	800a6d6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a6d6:	697b      	ldr	r3, [r7, #20]
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3718      	adds	r7, #24
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	20009318 	.word	0x20009318
 800a6e4:	200092f8 	.word	0x200092f8
 800a6e8:	200091f4 	.word	0x200091f4
 800a6ec:	200092b0 	.word	0x200092b0
 800a6f0:	200091f0 	.word	0x200091f0
 800a6f4:	20009304 	.word	0x20009304

0800a6f8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a700:	4b06      	ldr	r3, [pc, #24]	; (800a71c <vTaskInternalSetTimeOutState+0x24>)
 800a702:	681a      	ldr	r2, [r3, #0]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a708:	4b05      	ldr	r3, [pc, #20]	; (800a720 <vTaskInternalSetTimeOutState+0x28>)
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	605a      	str	r2, [r3, #4]
}
 800a710:	bf00      	nop
 800a712:	370c      	adds	r7, #12
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr
 800a71c:	20009308 	.word	0x20009308
 800a720:	200092f4 	.word	0x200092f4

0800a724 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b088      	sub	sp, #32
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d10a      	bne.n	800a74a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a734:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a738:	f383 8811 	msr	BASEPRI, r3
 800a73c:	f3bf 8f6f 	isb	sy
 800a740:	f3bf 8f4f 	dsb	sy
 800a744:	613b      	str	r3, [r7, #16]
}
 800a746:	bf00      	nop
 800a748:	e7fe      	b.n	800a748 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d10a      	bne.n	800a766 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a754:	f383 8811 	msr	BASEPRI, r3
 800a758:	f3bf 8f6f 	isb	sy
 800a75c:	f3bf 8f4f 	dsb	sy
 800a760:	60fb      	str	r3, [r7, #12]
}
 800a762:	bf00      	nop
 800a764:	e7fe      	b.n	800a764 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a766:	f000 fc5d 	bl	800b024 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a76a:	4b1d      	ldr	r3, [pc, #116]	; (800a7e0 <xTaskCheckForTimeOut+0xbc>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	685b      	ldr	r3, [r3, #4]
 800a774:	69ba      	ldr	r2, [r7, #24]
 800a776:	1ad3      	subs	r3, r2, r3
 800a778:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a782:	d102      	bne.n	800a78a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a784:	2300      	movs	r3, #0
 800a786:	61fb      	str	r3, [r7, #28]
 800a788:	e023      	b.n	800a7d2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681a      	ldr	r2, [r3, #0]
 800a78e:	4b15      	ldr	r3, [pc, #84]	; (800a7e4 <xTaskCheckForTimeOut+0xc0>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	429a      	cmp	r2, r3
 800a794:	d007      	beq.n	800a7a6 <xTaskCheckForTimeOut+0x82>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	685b      	ldr	r3, [r3, #4]
 800a79a:	69ba      	ldr	r2, [r7, #24]
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d302      	bcc.n	800a7a6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	61fb      	str	r3, [r7, #28]
 800a7a4:	e015      	b.n	800a7d2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	697a      	ldr	r2, [r7, #20]
 800a7ac:	429a      	cmp	r2, r3
 800a7ae:	d20b      	bcs.n	800a7c8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	681a      	ldr	r2, [r3, #0]
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	1ad2      	subs	r2, r2, r3
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f7ff ff9b 	bl	800a6f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	61fb      	str	r3, [r7, #28]
 800a7c6:	e004      	b.n	800a7d2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a7d2:	f000 fc57 	bl	800b084 <vPortExitCritical>

	return xReturn;
 800a7d6:	69fb      	ldr	r3, [r7, #28]
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3720      	adds	r7, #32
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}
 800a7e0:	200092f4 	.word	0x200092f4
 800a7e4:	20009308 	.word	0x20009308

0800a7e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a7ec:	4b03      	ldr	r3, [pc, #12]	; (800a7fc <vTaskMissedYield+0x14>)
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	601a      	str	r2, [r3, #0]
}
 800a7f2:	bf00      	nop
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr
 800a7fc:	20009304 	.word	0x20009304

0800a800 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b082      	sub	sp, #8
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a808:	f000 f852 	bl	800a8b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a80c:	4b06      	ldr	r3, [pc, #24]	; (800a828 <prvIdleTask+0x28>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	2b01      	cmp	r3, #1
 800a812:	d9f9      	bls.n	800a808 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a814:	4b05      	ldr	r3, [pc, #20]	; (800a82c <prvIdleTask+0x2c>)
 800a816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a81a:	601a      	str	r2, [r3, #0]
 800a81c:	f3bf 8f4f 	dsb	sy
 800a820:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a824:	e7f0      	b.n	800a808 <prvIdleTask+0x8>
 800a826:	bf00      	nop
 800a828:	200091f4 	.word	0x200091f4
 800a82c:	e000ed04 	.word	0xe000ed04

0800a830 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b082      	sub	sp, #8
 800a834:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a836:	2300      	movs	r3, #0
 800a838:	607b      	str	r3, [r7, #4]
 800a83a:	e00c      	b.n	800a856 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	4613      	mov	r3, r2
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	4413      	add	r3, r2
 800a844:	009b      	lsls	r3, r3, #2
 800a846:	4a12      	ldr	r2, [pc, #72]	; (800a890 <prvInitialiseTaskLists+0x60>)
 800a848:	4413      	add	r3, r2
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7fe fd26 	bl	800929c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	3301      	adds	r3, #1
 800a854:	607b      	str	r3, [r7, #4]
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2b06      	cmp	r3, #6
 800a85a:	d9ef      	bls.n	800a83c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a85c:	480d      	ldr	r0, [pc, #52]	; (800a894 <prvInitialiseTaskLists+0x64>)
 800a85e:	f7fe fd1d 	bl	800929c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a862:	480d      	ldr	r0, [pc, #52]	; (800a898 <prvInitialiseTaskLists+0x68>)
 800a864:	f7fe fd1a 	bl	800929c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a868:	480c      	ldr	r0, [pc, #48]	; (800a89c <prvInitialiseTaskLists+0x6c>)
 800a86a:	f7fe fd17 	bl	800929c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a86e:	480c      	ldr	r0, [pc, #48]	; (800a8a0 <prvInitialiseTaskLists+0x70>)
 800a870:	f7fe fd14 	bl	800929c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a874:	480b      	ldr	r0, [pc, #44]	; (800a8a4 <prvInitialiseTaskLists+0x74>)
 800a876:	f7fe fd11 	bl	800929c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a87a:	4b0b      	ldr	r3, [pc, #44]	; (800a8a8 <prvInitialiseTaskLists+0x78>)
 800a87c:	4a05      	ldr	r2, [pc, #20]	; (800a894 <prvInitialiseTaskLists+0x64>)
 800a87e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a880:	4b0a      	ldr	r3, [pc, #40]	; (800a8ac <prvInitialiseTaskLists+0x7c>)
 800a882:	4a05      	ldr	r2, [pc, #20]	; (800a898 <prvInitialiseTaskLists+0x68>)
 800a884:	601a      	str	r2, [r3, #0]
}
 800a886:	bf00      	nop
 800a888:	3708      	adds	r7, #8
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}
 800a88e:	bf00      	nop
 800a890:	200091f4 	.word	0x200091f4
 800a894:	20009280 	.word	0x20009280
 800a898:	20009294 	.word	0x20009294
 800a89c:	200092b0 	.word	0x200092b0
 800a8a0:	200092c4 	.word	0x200092c4
 800a8a4:	200092dc 	.word	0x200092dc
 800a8a8:	200092a8 	.word	0x200092a8
 800a8ac:	200092ac 	.word	0x200092ac

0800a8b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b082      	sub	sp, #8
 800a8b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a8b6:	e019      	b.n	800a8ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a8b8:	f000 fbb4 	bl	800b024 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8bc:	4b10      	ldr	r3, [pc, #64]	; (800a900 <prvCheckTasksWaitingTermination+0x50>)
 800a8be:	68db      	ldr	r3, [r3, #12]
 800a8c0:	68db      	ldr	r3, [r3, #12]
 800a8c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	3304      	adds	r3, #4
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f7fe fd71 	bl	80093b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a8ce:	4b0d      	ldr	r3, [pc, #52]	; (800a904 <prvCheckTasksWaitingTermination+0x54>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	3b01      	subs	r3, #1
 800a8d4:	4a0b      	ldr	r2, [pc, #44]	; (800a904 <prvCheckTasksWaitingTermination+0x54>)
 800a8d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a8d8:	4b0b      	ldr	r3, [pc, #44]	; (800a908 <prvCheckTasksWaitingTermination+0x58>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	3b01      	subs	r3, #1
 800a8de:	4a0a      	ldr	r2, [pc, #40]	; (800a908 <prvCheckTasksWaitingTermination+0x58>)
 800a8e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a8e2:	f000 fbcf 	bl	800b084 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f000 f810 	bl	800a90c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a8ec:	4b06      	ldr	r3, [pc, #24]	; (800a908 <prvCheckTasksWaitingTermination+0x58>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d1e1      	bne.n	800a8b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a8f4:	bf00      	nop
 800a8f6:	bf00      	nop
 800a8f8:	3708      	adds	r7, #8
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop
 800a900:	200092c4 	.word	0x200092c4
 800a904:	200092f0 	.word	0x200092f0
 800a908:	200092d8 	.word	0x200092d8

0800a90c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a914:	bf00      	nop
 800a916:	370c      	adds	r7, #12
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr

0800a920 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a920:	b480      	push	{r7}
 800a922:	b083      	sub	sp, #12
 800a924:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a926:	4b0c      	ldr	r3, [pc, #48]	; (800a958 <prvResetNextTaskUnblockTime+0x38>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d104      	bne.n	800a93a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a930:	4b0a      	ldr	r3, [pc, #40]	; (800a95c <prvResetNextTaskUnblockTime+0x3c>)
 800a932:	f04f 32ff 	mov.w	r2, #4294967295
 800a936:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a938:	e008      	b.n	800a94c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a93a:	4b07      	ldr	r3, [pc, #28]	; (800a958 <prvResetNextTaskUnblockTime+0x38>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	68db      	ldr	r3, [r3, #12]
 800a940:	68db      	ldr	r3, [r3, #12]
 800a942:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	4a04      	ldr	r2, [pc, #16]	; (800a95c <prvResetNextTaskUnblockTime+0x3c>)
 800a94a:	6013      	str	r3, [r2, #0]
}
 800a94c:	bf00      	nop
 800a94e:	370c      	adds	r7, #12
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr
 800a958:	200092a8 	.word	0x200092a8
 800a95c:	20009310 	.word	0x20009310

0800a960 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a960:	b480      	push	{r7}
 800a962:	b083      	sub	sp, #12
 800a964:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a966:	4b0b      	ldr	r3, [pc, #44]	; (800a994 <xTaskGetSchedulerState+0x34>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d102      	bne.n	800a974 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a96e:	2301      	movs	r3, #1
 800a970:	607b      	str	r3, [r7, #4]
 800a972:	e008      	b.n	800a986 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a974:	4b08      	ldr	r3, [pc, #32]	; (800a998 <xTaskGetSchedulerState+0x38>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d102      	bne.n	800a982 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a97c:	2302      	movs	r3, #2
 800a97e:	607b      	str	r3, [r7, #4]
 800a980:	e001      	b.n	800a986 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a982:	2300      	movs	r3, #0
 800a984:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a986:	687b      	ldr	r3, [r7, #4]
	}
 800a988:	4618      	mov	r0, r3
 800a98a:	370c      	adds	r7, #12
 800a98c:	46bd      	mov	sp, r7
 800a98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a992:	4770      	bx	lr
 800a994:	200092fc 	.word	0x200092fc
 800a998:	20009318 	.word	0x20009318

0800a99c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d069      	beq.n	800aa86 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9b6:	4b36      	ldr	r3, [pc, #216]	; (800aa90 <xTaskPriorityInherit+0xf4>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9bc:	429a      	cmp	r2, r3
 800a9be:	d259      	bcs.n	800aa74 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	699b      	ldr	r3, [r3, #24]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	db06      	blt.n	800a9d6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9c8:	4b31      	ldr	r3, [pc, #196]	; (800aa90 <xTaskPriorityInherit+0xf4>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9ce:	f1c3 0207 	rsb	r2, r3, #7
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	6959      	ldr	r1, [r3, #20]
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9de:	4613      	mov	r3, r2
 800a9e0:	009b      	lsls	r3, r3, #2
 800a9e2:	4413      	add	r3, r2
 800a9e4:	009b      	lsls	r3, r3, #2
 800a9e6:	4a2b      	ldr	r2, [pc, #172]	; (800aa94 <xTaskPriorityInherit+0xf8>)
 800a9e8:	4413      	add	r3, r2
 800a9ea:	4299      	cmp	r1, r3
 800a9ec:	d13a      	bne.n	800aa64 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	3304      	adds	r3, #4
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f7fe fcdc 	bl	80093b0 <uxListRemove>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d115      	bne.n	800aa2a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa02:	4924      	ldr	r1, [pc, #144]	; (800aa94 <xTaskPriorityInherit+0xf8>)
 800aa04:	4613      	mov	r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	4413      	add	r3, r2
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	440b      	add	r3, r1
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d10a      	bne.n	800aa2a <xTaskPriorityInherit+0x8e>
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa18:	2201      	movs	r2, #1
 800aa1a:	fa02 f303 	lsl.w	r3, r2, r3
 800aa1e:	43da      	mvns	r2, r3
 800aa20:	4b1d      	ldr	r3, [pc, #116]	; (800aa98 <xTaskPriorityInherit+0xfc>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	4013      	ands	r3, r2
 800aa26:	4a1c      	ldr	r2, [pc, #112]	; (800aa98 <xTaskPriorityInherit+0xfc>)
 800aa28:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aa2a:	4b19      	ldr	r3, [pc, #100]	; (800aa90 <xTaskPriorityInherit+0xf4>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa38:	2201      	movs	r2, #1
 800aa3a:	409a      	lsls	r2, r3
 800aa3c:	4b16      	ldr	r3, [pc, #88]	; (800aa98 <xTaskPriorityInherit+0xfc>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	4313      	orrs	r3, r2
 800aa42:	4a15      	ldr	r2, [pc, #84]	; (800aa98 <xTaskPriorityInherit+0xfc>)
 800aa44:	6013      	str	r3, [r2, #0]
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa4a:	4613      	mov	r3, r2
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	4413      	add	r3, r2
 800aa50:	009b      	lsls	r3, r3, #2
 800aa52:	4a10      	ldr	r2, [pc, #64]	; (800aa94 <xTaskPriorityInherit+0xf8>)
 800aa54:	441a      	add	r2, r3
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	3304      	adds	r3, #4
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	4610      	mov	r0, r2
 800aa5e:	f7fe fc4a 	bl	80092f6 <vListInsertEnd>
 800aa62:	e004      	b.n	800aa6e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aa64:	4b0a      	ldr	r3, [pc, #40]	; (800aa90 <xTaskPriorityInherit+0xf4>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	60fb      	str	r3, [r7, #12]
 800aa72:	e008      	b.n	800aa86 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aa78:	4b05      	ldr	r3, [pc, #20]	; (800aa90 <xTaskPriorityInherit+0xf4>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d201      	bcs.n	800aa86 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800aa82:	2301      	movs	r3, #1
 800aa84:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aa86:	68fb      	ldr	r3, [r7, #12]
	}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	3710      	adds	r7, #16
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}
 800aa90:	200091f0 	.word	0x200091f0
 800aa94:	200091f4 	.word	0x200091f4
 800aa98:	200092f8 	.word	0x200092f8

0800aa9c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b086      	sub	sp, #24
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d06e      	beq.n	800ab90 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800aab2:	4b3a      	ldr	r3, [pc, #232]	; (800ab9c <xTaskPriorityDisinherit+0x100>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	693a      	ldr	r2, [r7, #16]
 800aab8:	429a      	cmp	r2, r3
 800aaba:	d00a      	beq.n	800aad2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800aabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac0:	f383 8811 	msr	BASEPRI, r3
 800aac4:	f3bf 8f6f 	isb	sy
 800aac8:	f3bf 8f4f 	dsb	sy
 800aacc:	60fb      	str	r3, [r7, #12]
}
 800aace:	bf00      	nop
 800aad0:	e7fe      	b.n	800aad0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800aad2:	693b      	ldr	r3, [r7, #16]
 800aad4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d10a      	bne.n	800aaf0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800aada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aade:	f383 8811 	msr	BASEPRI, r3
 800aae2:	f3bf 8f6f 	isb	sy
 800aae6:	f3bf 8f4f 	dsb	sy
 800aaea:	60bb      	str	r3, [r7, #8]
}
 800aaec:	bf00      	nop
 800aaee:	e7fe      	b.n	800aaee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800aaf0:	693b      	ldr	r3, [r7, #16]
 800aaf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aaf4:	1e5a      	subs	r2, r3, #1
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d044      	beq.n	800ab90 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d140      	bne.n	800ab90 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab0e:	693b      	ldr	r3, [r7, #16]
 800ab10:	3304      	adds	r3, #4
 800ab12:	4618      	mov	r0, r3
 800ab14:	f7fe fc4c 	bl	80093b0 <uxListRemove>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d115      	bne.n	800ab4a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab22:	491f      	ldr	r1, [pc, #124]	; (800aba0 <xTaskPriorityDisinherit+0x104>)
 800ab24:	4613      	mov	r3, r2
 800ab26:	009b      	lsls	r3, r3, #2
 800ab28:	4413      	add	r3, r2
 800ab2a:	009b      	lsls	r3, r3, #2
 800ab2c:	440b      	add	r3, r1
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d10a      	bne.n	800ab4a <xTaskPriorityDisinherit+0xae>
 800ab34:	693b      	ldr	r3, [r7, #16]
 800ab36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab38:	2201      	movs	r2, #1
 800ab3a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab3e:	43da      	mvns	r2, r3
 800ab40:	4b18      	ldr	r3, [pc, #96]	; (800aba4 <xTaskPriorityDisinherit+0x108>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4013      	ands	r3, r2
 800ab46:	4a17      	ldr	r2, [pc, #92]	; (800aba4 <xTaskPriorityDisinherit+0x108>)
 800ab48:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab56:	f1c3 0207 	rsb	r2, r3, #7
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab62:	2201      	movs	r2, #1
 800ab64:	409a      	lsls	r2, r3
 800ab66:	4b0f      	ldr	r3, [pc, #60]	; (800aba4 <xTaskPriorityDisinherit+0x108>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4313      	orrs	r3, r2
 800ab6c:	4a0d      	ldr	r2, [pc, #52]	; (800aba4 <xTaskPriorityDisinherit+0x108>)
 800ab6e:	6013      	str	r3, [r2, #0]
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab74:	4613      	mov	r3, r2
 800ab76:	009b      	lsls	r3, r3, #2
 800ab78:	4413      	add	r3, r2
 800ab7a:	009b      	lsls	r3, r3, #2
 800ab7c:	4a08      	ldr	r2, [pc, #32]	; (800aba0 <xTaskPriorityDisinherit+0x104>)
 800ab7e:	441a      	add	r2, r3
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	3304      	adds	r3, #4
 800ab84:	4619      	mov	r1, r3
 800ab86:	4610      	mov	r0, r2
 800ab88:	f7fe fbb5 	bl	80092f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ab90:	697b      	ldr	r3, [r7, #20]
	}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3718      	adds	r7, #24
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}
 800ab9a:	bf00      	nop
 800ab9c:	200091f0 	.word	0x200091f0
 800aba0:	200091f4 	.word	0x200091f4
 800aba4:	200092f8 	.word	0x200092f8

0800aba8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b088      	sub	sp, #32
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800abb6:	2301      	movs	r3, #1
 800abb8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	f000 8083 	beq.w	800acc8 <vTaskPriorityDisinheritAfterTimeout+0x120>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d10a      	bne.n	800abe0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800abca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abce:	f383 8811 	msr	BASEPRI, r3
 800abd2:	f3bf 8f6f 	isb	sy
 800abd6:	f3bf 8f4f 	dsb	sy
 800abda:	60fb      	str	r3, [r7, #12]
}
 800abdc:	bf00      	nop
 800abde:	e7fe      	b.n	800abde <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800abe0:	69bb      	ldr	r3, [r7, #24]
 800abe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abe4:	683a      	ldr	r2, [r7, #0]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d902      	bls.n	800abf0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	61fb      	str	r3, [r7, #28]
 800abee:	e002      	b.n	800abf6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800abf0:	69bb      	ldr	r3, [r7, #24]
 800abf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abf4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abfa:	69fa      	ldr	r2, [r7, #28]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d063      	beq.n	800acc8 <vTaskPriorityDisinheritAfterTimeout+0x120>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac04:	697a      	ldr	r2, [r7, #20]
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d15e      	bne.n	800acc8 <vTaskPriorityDisinheritAfterTimeout+0x120>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ac0a:	4b31      	ldr	r3, [pc, #196]	; (800acd0 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	69ba      	ldr	r2, [r7, #24]
 800ac10:	429a      	cmp	r2, r3
 800ac12:	d10a      	bne.n	800ac2a <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 800ac14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac18:	f383 8811 	msr	BASEPRI, r3
 800ac1c:	f3bf 8f6f 	isb	sy
 800ac20:	f3bf 8f4f 	dsb	sy
 800ac24:	60bb      	str	r3, [r7, #8]
}
 800ac26:	bf00      	nop
 800ac28:	e7fe      	b.n	800ac28 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac2e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ac30:	69bb      	ldr	r3, [r7, #24]
 800ac32:	69fa      	ldr	r2, [r7, #28]
 800ac34:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ac36:	69bb      	ldr	r3, [r7, #24]
 800ac38:	699b      	ldr	r3, [r3, #24]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	db04      	blt.n	800ac48 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac3e:	69fb      	ldr	r3, [r7, #28]
 800ac40:	f1c3 0207 	rsb	r2, r3, #7
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ac48:	69bb      	ldr	r3, [r7, #24]
 800ac4a:	6959      	ldr	r1, [r3, #20]
 800ac4c:	693a      	ldr	r2, [r7, #16]
 800ac4e:	4613      	mov	r3, r2
 800ac50:	009b      	lsls	r3, r3, #2
 800ac52:	4413      	add	r3, r2
 800ac54:	009b      	lsls	r3, r3, #2
 800ac56:	4a1f      	ldr	r2, [pc, #124]	; (800acd4 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800ac58:	4413      	add	r3, r2
 800ac5a:	4299      	cmp	r1, r3
 800ac5c:	d134      	bne.n	800acc8 <vTaskPriorityDisinheritAfterTimeout+0x120>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac5e:	69bb      	ldr	r3, [r7, #24]
 800ac60:	3304      	adds	r3, #4
 800ac62:	4618      	mov	r0, r3
 800ac64:	f7fe fba4 	bl	80093b0 <uxListRemove>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d115      	bne.n	800ac9a <vTaskPriorityDisinheritAfterTimeout+0xf2>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ac6e:	69bb      	ldr	r3, [r7, #24]
 800ac70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac72:	4918      	ldr	r1, [pc, #96]	; (800acd4 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800ac74:	4613      	mov	r3, r2
 800ac76:	009b      	lsls	r3, r3, #2
 800ac78:	4413      	add	r3, r2
 800ac7a:	009b      	lsls	r3, r3, #2
 800ac7c:	440b      	add	r3, r1
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d10a      	bne.n	800ac9a <vTaskPriorityDisinheritAfterTimeout+0xf2>
 800ac84:	69bb      	ldr	r3, [r7, #24]
 800ac86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac88:	2201      	movs	r2, #1
 800ac8a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac8e:	43da      	mvns	r2, r3
 800ac90:	4b11      	ldr	r3, [pc, #68]	; (800acd8 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4013      	ands	r3, r2
 800ac96:	4a10      	ldr	r2, [pc, #64]	; (800acd8 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800ac98:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ac9a:	69bb      	ldr	r3, [r7, #24]
 800ac9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac9e:	2201      	movs	r2, #1
 800aca0:	409a      	lsls	r2, r3
 800aca2:	4b0d      	ldr	r3, [pc, #52]	; (800acd8 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	4313      	orrs	r3, r2
 800aca8:	4a0b      	ldr	r2, [pc, #44]	; (800acd8 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800acaa:	6013      	str	r3, [r2, #0]
 800acac:	69bb      	ldr	r3, [r7, #24]
 800acae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acb0:	4613      	mov	r3, r2
 800acb2:	009b      	lsls	r3, r3, #2
 800acb4:	4413      	add	r3, r2
 800acb6:	009b      	lsls	r3, r3, #2
 800acb8:	4a06      	ldr	r2, [pc, #24]	; (800acd4 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800acba:	441a      	add	r2, r3
 800acbc:	69bb      	ldr	r3, [r7, #24]
 800acbe:	3304      	adds	r3, #4
 800acc0:	4619      	mov	r1, r3
 800acc2:	4610      	mov	r0, r2
 800acc4:	f7fe fb17 	bl	80092f6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800acc8:	bf00      	nop
 800acca:	3720      	adds	r7, #32
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}
 800acd0:	200091f0 	.word	0x200091f0
 800acd4:	200091f4 	.word	0x200091f4
 800acd8:	200092f8 	.word	0x200092f8

0800acdc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800acdc:	b480      	push	{r7}
 800acde:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ace0:	4b07      	ldr	r3, [pc, #28]	; (800ad00 <pvTaskIncrementMutexHeldCount+0x24>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d004      	beq.n	800acf2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ace8:	4b05      	ldr	r3, [pc, #20]	; (800ad00 <pvTaskIncrementMutexHeldCount+0x24>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800acee:	3201      	adds	r2, #1
 800acf0:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800acf2:	4b03      	ldr	r3, [pc, #12]	; (800ad00 <pvTaskIncrementMutexHeldCount+0x24>)
 800acf4:	681b      	ldr	r3, [r3, #0]
	}
 800acf6:	4618      	mov	r0, r3
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr
 800ad00:	200091f0 	.word	0x200091f0

0800ad04 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ad0e:	4b29      	ldr	r3, [pc, #164]	; (800adb4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad14:	4b28      	ldr	r3, [pc, #160]	; (800adb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	3304      	adds	r3, #4
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	f7fe fb48 	bl	80093b0 <uxListRemove>
 800ad20:	4603      	mov	r3, r0
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d10b      	bne.n	800ad3e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ad26:	4b24      	ldr	r3, [pc, #144]	; (800adb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad2c:	2201      	movs	r2, #1
 800ad2e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad32:	43da      	mvns	r2, r3
 800ad34:	4b21      	ldr	r3, [pc, #132]	; (800adbc <prvAddCurrentTaskToDelayedList+0xb8>)
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	4013      	ands	r3, r2
 800ad3a:	4a20      	ldr	r2, [pc, #128]	; (800adbc <prvAddCurrentTaskToDelayedList+0xb8>)
 800ad3c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad44:	d10a      	bne.n	800ad5c <prvAddCurrentTaskToDelayedList+0x58>
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d007      	beq.n	800ad5c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad4c:	4b1a      	ldr	r3, [pc, #104]	; (800adb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	3304      	adds	r3, #4
 800ad52:	4619      	mov	r1, r3
 800ad54:	481a      	ldr	r0, [pc, #104]	; (800adc0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ad56:	f7fe face 	bl	80092f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ad5a:	e026      	b.n	800adaa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ad5c:	68fa      	ldr	r2, [r7, #12]
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	4413      	add	r3, r2
 800ad62:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ad64:	4b14      	ldr	r3, [pc, #80]	; (800adb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	68ba      	ldr	r2, [r7, #8]
 800ad6a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ad6c:	68ba      	ldr	r2, [r7, #8]
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d209      	bcs.n	800ad88 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad74:	4b13      	ldr	r3, [pc, #76]	; (800adc4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ad76:	681a      	ldr	r2, [r3, #0]
 800ad78:	4b0f      	ldr	r3, [pc, #60]	; (800adb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	3304      	adds	r3, #4
 800ad7e:	4619      	mov	r1, r3
 800ad80:	4610      	mov	r0, r2
 800ad82:	f7fe fadc 	bl	800933e <vListInsert>
}
 800ad86:	e010      	b.n	800adaa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad88:	4b0f      	ldr	r3, [pc, #60]	; (800adc8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ad8a:	681a      	ldr	r2, [r3, #0]
 800ad8c:	4b0a      	ldr	r3, [pc, #40]	; (800adb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	3304      	adds	r3, #4
 800ad92:	4619      	mov	r1, r3
 800ad94:	4610      	mov	r0, r2
 800ad96:	f7fe fad2 	bl	800933e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ad9a:	4b0c      	ldr	r3, [pc, #48]	; (800adcc <prvAddCurrentTaskToDelayedList+0xc8>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	68ba      	ldr	r2, [r7, #8]
 800ada0:	429a      	cmp	r2, r3
 800ada2:	d202      	bcs.n	800adaa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ada4:	4a09      	ldr	r2, [pc, #36]	; (800adcc <prvAddCurrentTaskToDelayedList+0xc8>)
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	6013      	str	r3, [r2, #0]
}
 800adaa:	bf00      	nop
 800adac:	3710      	adds	r7, #16
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}
 800adb2:	bf00      	nop
 800adb4:	200092f4 	.word	0x200092f4
 800adb8:	200091f0 	.word	0x200091f0
 800adbc:	200092f8 	.word	0x200092f8
 800adc0:	200092dc 	.word	0x200092dc
 800adc4:	200092ac 	.word	0x200092ac
 800adc8:	200092a8 	.word	0x200092a8
 800adcc:	20009310 	.word	0x20009310

0800add0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800add0:	b480      	push	{r7}
 800add2:	b085      	sub	sp, #20
 800add4:	af00      	add	r7, sp, #0
 800add6:	60f8      	str	r0, [r7, #12]
 800add8:	60b9      	str	r1, [r7, #8]
 800adda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	3b04      	subs	r3, #4
 800ade0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ade8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	3b04      	subs	r3, #4
 800adee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	f023 0201 	bic.w	r2, r3, #1
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	3b04      	subs	r3, #4
 800adfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ae00:	4a0c      	ldr	r2, [pc, #48]	; (800ae34 <pxPortInitialiseStack+0x64>)
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	3b14      	subs	r3, #20
 800ae0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	3b04      	subs	r3, #4
 800ae16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	f06f 0202 	mvn.w	r2, #2
 800ae1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	3b20      	subs	r3, #32
 800ae24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ae26:	68fb      	ldr	r3, [r7, #12]
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3714      	adds	r7, #20
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae32:	4770      	bx	lr
 800ae34:	0800ae39 	.word	0x0800ae39

0800ae38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b085      	sub	sp, #20
 800ae3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ae42:	4b12      	ldr	r3, [pc, #72]	; (800ae8c <prvTaskExitError+0x54>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae4a:	d00a      	beq.n	800ae62 <prvTaskExitError+0x2a>
	__asm volatile
 800ae4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae50:	f383 8811 	msr	BASEPRI, r3
 800ae54:	f3bf 8f6f 	isb	sy
 800ae58:	f3bf 8f4f 	dsb	sy
 800ae5c:	60fb      	str	r3, [r7, #12]
}
 800ae5e:	bf00      	nop
 800ae60:	e7fe      	b.n	800ae60 <prvTaskExitError+0x28>
	__asm volatile
 800ae62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae66:	f383 8811 	msr	BASEPRI, r3
 800ae6a:	f3bf 8f6f 	isb	sy
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	60bb      	str	r3, [r7, #8]
}
 800ae74:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ae76:	bf00      	nop
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d0fc      	beq.n	800ae78 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ae7e:	bf00      	nop
 800ae80:	bf00      	nop
 800ae82:	3714      	adds	r7, #20
 800ae84:	46bd      	mov	sp, r7
 800ae86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8a:	4770      	bx	lr
 800ae8c:	20000068 	.word	0x20000068

0800ae90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ae90:	4b07      	ldr	r3, [pc, #28]	; (800aeb0 <pxCurrentTCBConst2>)
 800ae92:	6819      	ldr	r1, [r3, #0]
 800ae94:	6808      	ldr	r0, [r1, #0]
 800ae96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae9a:	f380 8809 	msr	PSP, r0
 800ae9e:	f3bf 8f6f 	isb	sy
 800aea2:	f04f 0000 	mov.w	r0, #0
 800aea6:	f380 8811 	msr	BASEPRI, r0
 800aeaa:	4770      	bx	lr
 800aeac:	f3af 8000 	nop.w

0800aeb0 <pxCurrentTCBConst2>:
 800aeb0:	200091f0 	.word	0x200091f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aeb4:	bf00      	nop
 800aeb6:	bf00      	nop

0800aeb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aeb8:	4808      	ldr	r0, [pc, #32]	; (800aedc <prvPortStartFirstTask+0x24>)
 800aeba:	6800      	ldr	r0, [r0, #0]
 800aebc:	6800      	ldr	r0, [r0, #0]
 800aebe:	f380 8808 	msr	MSP, r0
 800aec2:	f04f 0000 	mov.w	r0, #0
 800aec6:	f380 8814 	msr	CONTROL, r0
 800aeca:	b662      	cpsie	i
 800aecc:	b661      	cpsie	f
 800aece:	f3bf 8f4f 	dsb	sy
 800aed2:	f3bf 8f6f 	isb	sy
 800aed6:	df00      	svc	0
 800aed8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aeda:	bf00      	nop
 800aedc:	e000ed08 	.word	0xe000ed08

0800aee0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b086      	sub	sp, #24
 800aee4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aee6:	4b46      	ldr	r3, [pc, #280]	; (800b000 <xPortStartScheduler+0x120>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	4a46      	ldr	r2, [pc, #280]	; (800b004 <xPortStartScheduler+0x124>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d10a      	bne.n	800af06 <xPortStartScheduler+0x26>
	__asm volatile
 800aef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef4:	f383 8811 	msr	BASEPRI, r3
 800aef8:	f3bf 8f6f 	isb	sy
 800aefc:	f3bf 8f4f 	dsb	sy
 800af00:	613b      	str	r3, [r7, #16]
}
 800af02:	bf00      	nop
 800af04:	e7fe      	b.n	800af04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800af06:	4b3e      	ldr	r3, [pc, #248]	; (800b000 <xPortStartScheduler+0x120>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	4a3f      	ldr	r2, [pc, #252]	; (800b008 <xPortStartScheduler+0x128>)
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d10a      	bne.n	800af26 <xPortStartScheduler+0x46>
	__asm volatile
 800af10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af14:	f383 8811 	msr	BASEPRI, r3
 800af18:	f3bf 8f6f 	isb	sy
 800af1c:	f3bf 8f4f 	dsb	sy
 800af20:	60fb      	str	r3, [r7, #12]
}
 800af22:	bf00      	nop
 800af24:	e7fe      	b.n	800af24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800af26:	4b39      	ldr	r3, [pc, #228]	; (800b00c <xPortStartScheduler+0x12c>)
 800af28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	b2db      	uxtb	r3, r3
 800af30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	22ff      	movs	r2, #255	; 0xff
 800af36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	781b      	ldrb	r3, [r3, #0]
 800af3c:	b2db      	uxtb	r3, r3
 800af3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800af40:	78fb      	ldrb	r3, [r7, #3]
 800af42:	b2db      	uxtb	r3, r3
 800af44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800af48:	b2da      	uxtb	r2, r3
 800af4a:	4b31      	ldr	r3, [pc, #196]	; (800b010 <xPortStartScheduler+0x130>)
 800af4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800af4e:	4b31      	ldr	r3, [pc, #196]	; (800b014 <xPortStartScheduler+0x134>)
 800af50:	2207      	movs	r2, #7
 800af52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800af54:	e009      	b.n	800af6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800af56:	4b2f      	ldr	r3, [pc, #188]	; (800b014 <xPortStartScheduler+0x134>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	3b01      	subs	r3, #1
 800af5c:	4a2d      	ldr	r2, [pc, #180]	; (800b014 <xPortStartScheduler+0x134>)
 800af5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800af60:	78fb      	ldrb	r3, [r7, #3]
 800af62:	b2db      	uxtb	r3, r3
 800af64:	005b      	lsls	r3, r3, #1
 800af66:	b2db      	uxtb	r3, r3
 800af68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800af6a:	78fb      	ldrb	r3, [r7, #3]
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af72:	2b80      	cmp	r3, #128	; 0x80
 800af74:	d0ef      	beq.n	800af56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800af76:	4b27      	ldr	r3, [pc, #156]	; (800b014 <xPortStartScheduler+0x134>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f1c3 0307 	rsb	r3, r3, #7
 800af7e:	2b04      	cmp	r3, #4
 800af80:	d00a      	beq.n	800af98 <xPortStartScheduler+0xb8>
	__asm volatile
 800af82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af86:	f383 8811 	msr	BASEPRI, r3
 800af8a:	f3bf 8f6f 	isb	sy
 800af8e:	f3bf 8f4f 	dsb	sy
 800af92:	60bb      	str	r3, [r7, #8]
}
 800af94:	bf00      	nop
 800af96:	e7fe      	b.n	800af96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800af98:	4b1e      	ldr	r3, [pc, #120]	; (800b014 <xPortStartScheduler+0x134>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	021b      	lsls	r3, r3, #8
 800af9e:	4a1d      	ldr	r2, [pc, #116]	; (800b014 <xPortStartScheduler+0x134>)
 800afa0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800afa2:	4b1c      	ldr	r3, [pc, #112]	; (800b014 <xPortStartScheduler+0x134>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800afaa:	4a1a      	ldr	r2, [pc, #104]	; (800b014 <xPortStartScheduler+0x134>)
 800afac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	b2da      	uxtb	r2, r3
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800afb6:	4b18      	ldr	r3, [pc, #96]	; (800b018 <xPortStartScheduler+0x138>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	4a17      	ldr	r2, [pc, #92]	; (800b018 <xPortStartScheduler+0x138>)
 800afbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800afc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800afc2:	4b15      	ldr	r3, [pc, #84]	; (800b018 <xPortStartScheduler+0x138>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a14      	ldr	r2, [pc, #80]	; (800b018 <xPortStartScheduler+0x138>)
 800afc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800afcc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800afce:	f000 f8dd 	bl	800b18c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800afd2:	4b12      	ldr	r3, [pc, #72]	; (800b01c <xPortStartScheduler+0x13c>)
 800afd4:	2200      	movs	r2, #0
 800afd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800afd8:	f000 f8fc 	bl	800b1d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800afdc:	4b10      	ldr	r3, [pc, #64]	; (800b020 <xPortStartScheduler+0x140>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4a0f      	ldr	r2, [pc, #60]	; (800b020 <xPortStartScheduler+0x140>)
 800afe2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800afe6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800afe8:	f7ff ff66 	bl	800aeb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800afec:	f7ff faa2 	bl	800a534 <vTaskSwitchContext>
	prvTaskExitError();
 800aff0:	f7ff ff22 	bl	800ae38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aff4:	2300      	movs	r3, #0
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3718      	adds	r7, #24
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}
 800affe:	bf00      	nop
 800b000:	e000ed00 	.word	0xe000ed00
 800b004:	410fc271 	.word	0x410fc271
 800b008:	410fc270 	.word	0x410fc270
 800b00c:	e000e400 	.word	0xe000e400
 800b010:	2000931c 	.word	0x2000931c
 800b014:	20009320 	.word	0x20009320
 800b018:	e000ed20 	.word	0xe000ed20
 800b01c:	20000068 	.word	0x20000068
 800b020:	e000ef34 	.word	0xe000ef34

0800b024 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b024:	b480      	push	{r7}
 800b026:	b083      	sub	sp, #12
 800b028:	af00      	add	r7, sp, #0
	__asm volatile
 800b02a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b02e:	f383 8811 	msr	BASEPRI, r3
 800b032:	f3bf 8f6f 	isb	sy
 800b036:	f3bf 8f4f 	dsb	sy
 800b03a:	607b      	str	r3, [r7, #4]
}
 800b03c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b03e:	4b0f      	ldr	r3, [pc, #60]	; (800b07c <vPortEnterCritical+0x58>)
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	3301      	adds	r3, #1
 800b044:	4a0d      	ldr	r2, [pc, #52]	; (800b07c <vPortEnterCritical+0x58>)
 800b046:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b048:	4b0c      	ldr	r3, [pc, #48]	; (800b07c <vPortEnterCritical+0x58>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d10f      	bne.n	800b070 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b050:	4b0b      	ldr	r3, [pc, #44]	; (800b080 <vPortEnterCritical+0x5c>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	b2db      	uxtb	r3, r3
 800b056:	2b00      	cmp	r3, #0
 800b058:	d00a      	beq.n	800b070 <vPortEnterCritical+0x4c>
	__asm volatile
 800b05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05e:	f383 8811 	msr	BASEPRI, r3
 800b062:	f3bf 8f6f 	isb	sy
 800b066:	f3bf 8f4f 	dsb	sy
 800b06a:	603b      	str	r3, [r7, #0]
}
 800b06c:	bf00      	nop
 800b06e:	e7fe      	b.n	800b06e <vPortEnterCritical+0x4a>
	}
}
 800b070:	bf00      	nop
 800b072:	370c      	adds	r7, #12
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr
 800b07c:	20000068 	.word	0x20000068
 800b080:	e000ed04 	.word	0xe000ed04

0800b084 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b084:	b480      	push	{r7}
 800b086:	b083      	sub	sp, #12
 800b088:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b08a:	4b12      	ldr	r3, [pc, #72]	; (800b0d4 <vPortExitCritical+0x50>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d10a      	bne.n	800b0a8 <vPortExitCritical+0x24>
	__asm volatile
 800b092:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b096:	f383 8811 	msr	BASEPRI, r3
 800b09a:	f3bf 8f6f 	isb	sy
 800b09e:	f3bf 8f4f 	dsb	sy
 800b0a2:	607b      	str	r3, [r7, #4]
}
 800b0a4:	bf00      	nop
 800b0a6:	e7fe      	b.n	800b0a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b0a8:	4b0a      	ldr	r3, [pc, #40]	; (800b0d4 <vPortExitCritical+0x50>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	3b01      	subs	r3, #1
 800b0ae:	4a09      	ldr	r2, [pc, #36]	; (800b0d4 <vPortExitCritical+0x50>)
 800b0b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b0b2:	4b08      	ldr	r3, [pc, #32]	; (800b0d4 <vPortExitCritical+0x50>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d105      	bne.n	800b0c6 <vPortExitCritical+0x42>
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	f383 8811 	msr	BASEPRI, r3
}
 800b0c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b0c6:	bf00      	nop
 800b0c8:	370c      	adds	r7, #12
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr
 800b0d2:	bf00      	nop
 800b0d4:	20000068 	.word	0x20000068
	...

0800b0e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b0e0:	f3ef 8009 	mrs	r0, PSP
 800b0e4:	f3bf 8f6f 	isb	sy
 800b0e8:	4b15      	ldr	r3, [pc, #84]	; (800b140 <pxCurrentTCBConst>)
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	f01e 0f10 	tst.w	lr, #16
 800b0f0:	bf08      	it	eq
 800b0f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b0f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0fa:	6010      	str	r0, [r2, #0]
 800b0fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b100:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b104:	f380 8811 	msr	BASEPRI, r0
 800b108:	f3bf 8f4f 	dsb	sy
 800b10c:	f3bf 8f6f 	isb	sy
 800b110:	f7ff fa10 	bl	800a534 <vTaskSwitchContext>
 800b114:	f04f 0000 	mov.w	r0, #0
 800b118:	f380 8811 	msr	BASEPRI, r0
 800b11c:	bc09      	pop	{r0, r3}
 800b11e:	6819      	ldr	r1, [r3, #0]
 800b120:	6808      	ldr	r0, [r1, #0]
 800b122:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b126:	f01e 0f10 	tst.w	lr, #16
 800b12a:	bf08      	it	eq
 800b12c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b130:	f380 8809 	msr	PSP, r0
 800b134:	f3bf 8f6f 	isb	sy
 800b138:	4770      	bx	lr
 800b13a:	bf00      	nop
 800b13c:	f3af 8000 	nop.w

0800b140 <pxCurrentTCBConst>:
 800b140:	200091f0 	.word	0x200091f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b144:	bf00      	nop
 800b146:	bf00      	nop

0800b148 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b082      	sub	sp, #8
 800b14c:	af00      	add	r7, sp, #0
	__asm volatile
 800b14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b152:	f383 8811 	msr	BASEPRI, r3
 800b156:	f3bf 8f6f 	isb	sy
 800b15a:	f3bf 8f4f 	dsb	sy
 800b15e:	607b      	str	r3, [r7, #4]
}
 800b160:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b162:	f7ff f92f 	bl	800a3c4 <xTaskIncrementTick>
 800b166:	4603      	mov	r3, r0
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d003      	beq.n	800b174 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b16c:	4b06      	ldr	r3, [pc, #24]	; (800b188 <SysTick_Handler+0x40>)
 800b16e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b172:	601a      	str	r2, [r3, #0]
 800b174:	2300      	movs	r3, #0
 800b176:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	f383 8811 	msr	BASEPRI, r3
}
 800b17e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b180:	bf00      	nop
 800b182:	3708      	adds	r7, #8
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}
 800b188:	e000ed04 	.word	0xe000ed04

0800b18c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b18c:	b480      	push	{r7}
 800b18e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b190:	4b0b      	ldr	r3, [pc, #44]	; (800b1c0 <vPortSetupTimerInterrupt+0x34>)
 800b192:	2200      	movs	r2, #0
 800b194:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b196:	4b0b      	ldr	r3, [pc, #44]	; (800b1c4 <vPortSetupTimerInterrupt+0x38>)
 800b198:	2200      	movs	r2, #0
 800b19a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b19c:	4b0a      	ldr	r3, [pc, #40]	; (800b1c8 <vPortSetupTimerInterrupt+0x3c>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	4a0a      	ldr	r2, [pc, #40]	; (800b1cc <vPortSetupTimerInterrupt+0x40>)
 800b1a2:	fba2 2303 	umull	r2, r3, r2, r3
 800b1a6:	099b      	lsrs	r3, r3, #6
 800b1a8:	4a09      	ldr	r2, [pc, #36]	; (800b1d0 <vPortSetupTimerInterrupt+0x44>)
 800b1aa:	3b01      	subs	r3, #1
 800b1ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b1ae:	4b04      	ldr	r3, [pc, #16]	; (800b1c0 <vPortSetupTimerInterrupt+0x34>)
 800b1b0:	2207      	movs	r2, #7
 800b1b2:	601a      	str	r2, [r3, #0]
}
 800b1b4:	bf00      	nop
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1bc:	4770      	bx	lr
 800b1be:	bf00      	nop
 800b1c0:	e000e010 	.word	0xe000e010
 800b1c4:	e000e018 	.word	0xe000e018
 800b1c8:	2000005c 	.word	0x2000005c
 800b1cc:	10624dd3 	.word	0x10624dd3
 800b1d0:	e000e014 	.word	0xe000e014

0800b1d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b1d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b1e4 <vPortEnableVFP+0x10>
 800b1d8:	6801      	ldr	r1, [r0, #0]
 800b1da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b1de:	6001      	str	r1, [r0, #0]
 800b1e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b1e2:	bf00      	nop
 800b1e4:	e000ed88 	.word	0xe000ed88

0800b1e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b085      	sub	sp, #20
 800b1ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b1ee:	f3ef 8305 	mrs	r3, IPSR
 800b1f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	2b0f      	cmp	r3, #15
 800b1f8:	d914      	bls.n	800b224 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b1fa:	4a17      	ldr	r2, [pc, #92]	; (800b258 <vPortValidateInterruptPriority+0x70>)
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	4413      	add	r3, r2
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b204:	4b15      	ldr	r3, [pc, #84]	; (800b25c <vPortValidateInterruptPriority+0x74>)
 800b206:	781b      	ldrb	r3, [r3, #0]
 800b208:	7afa      	ldrb	r2, [r7, #11]
 800b20a:	429a      	cmp	r2, r3
 800b20c:	d20a      	bcs.n	800b224 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b212:	f383 8811 	msr	BASEPRI, r3
 800b216:	f3bf 8f6f 	isb	sy
 800b21a:	f3bf 8f4f 	dsb	sy
 800b21e:	607b      	str	r3, [r7, #4]
}
 800b220:	bf00      	nop
 800b222:	e7fe      	b.n	800b222 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b224:	4b0e      	ldr	r3, [pc, #56]	; (800b260 <vPortValidateInterruptPriority+0x78>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b22c:	4b0d      	ldr	r3, [pc, #52]	; (800b264 <vPortValidateInterruptPriority+0x7c>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	429a      	cmp	r2, r3
 800b232:	d90a      	bls.n	800b24a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b234:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b238:	f383 8811 	msr	BASEPRI, r3
 800b23c:	f3bf 8f6f 	isb	sy
 800b240:	f3bf 8f4f 	dsb	sy
 800b244:	603b      	str	r3, [r7, #0]
}
 800b246:	bf00      	nop
 800b248:	e7fe      	b.n	800b248 <vPortValidateInterruptPriority+0x60>
	}
 800b24a:	bf00      	nop
 800b24c:	3714      	adds	r7, #20
 800b24e:	46bd      	mov	sp, r7
 800b250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b254:	4770      	bx	lr
 800b256:	bf00      	nop
 800b258:	e000e3f0 	.word	0xe000e3f0
 800b25c:	2000931c 	.word	0x2000931c
 800b260:	e000ed0c 	.word	0xe000ed0c
 800b264:	20009320 	.word	0x20009320

0800b268 <__libc_init_array>:
 800b268:	b570      	push	{r4, r5, r6, lr}
 800b26a:	4d0d      	ldr	r5, [pc, #52]	; (800b2a0 <__libc_init_array+0x38>)
 800b26c:	4c0d      	ldr	r4, [pc, #52]	; (800b2a4 <__libc_init_array+0x3c>)
 800b26e:	1b64      	subs	r4, r4, r5
 800b270:	10a4      	asrs	r4, r4, #2
 800b272:	2600      	movs	r6, #0
 800b274:	42a6      	cmp	r6, r4
 800b276:	d109      	bne.n	800b28c <__libc_init_array+0x24>
 800b278:	4d0b      	ldr	r5, [pc, #44]	; (800b2a8 <__libc_init_array+0x40>)
 800b27a:	4c0c      	ldr	r4, [pc, #48]	; (800b2ac <__libc_init_array+0x44>)
 800b27c:	f000 f82e 	bl	800b2dc <_init>
 800b280:	1b64      	subs	r4, r4, r5
 800b282:	10a4      	asrs	r4, r4, #2
 800b284:	2600      	movs	r6, #0
 800b286:	42a6      	cmp	r6, r4
 800b288:	d105      	bne.n	800b296 <__libc_init_array+0x2e>
 800b28a:	bd70      	pop	{r4, r5, r6, pc}
 800b28c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b290:	4798      	blx	r3
 800b292:	3601      	adds	r6, #1
 800b294:	e7ee      	b.n	800b274 <__libc_init_array+0xc>
 800b296:	f855 3b04 	ldr.w	r3, [r5], #4
 800b29a:	4798      	blx	r3
 800b29c:	3601      	adds	r6, #1
 800b29e:	e7f2      	b.n	800b286 <__libc_init_array+0x1e>
 800b2a0:	0800b578 	.word	0x0800b578
 800b2a4:	0800b578 	.word	0x0800b578
 800b2a8:	0800b578 	.word	0x0800b578
 800b2ac:	0800b57c 	.word	0x0800b57c

0800b2b0 <memcpy>:
 800b2b0:	440a      	add	r2, r1
 800b2b2:	4291      	cmp	r1, r2
 800b2b4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b2b8:	d100      	bne.n	800b2bc <memcpy+0xc>
 800b2ba:	4770      	bx	lr
 800b2bc:	b510      	push	{r4, lr}
 800b2be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2c6:	4291      	cmp	r1, r2
 800b2c8:	d1f9      	bne.n	800b2be <memcpy+0xe>
 800b2ca:	bd10      	pop	{r4, pc}

0800b2cc <memset>:
 800b2cc:	4402      	add	r2, r0
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d100      	bne.n	800b2d6 <memset+0xa>
 800b2d4:	4770      	bx	lr
 800b2d6:	f803 1b01 	strb.w	r1, [r3], #1
 800b2da:	e7f9      	b.n	800b2d0 <memset+0x4>

0800b2dc <_init>:
 800b2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2de:	bf00      	nop
 800b2e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2e2:	bc08      	pop	{r3}
 800b2e4:	469e      	mov	lr, r3
 800b2e6:	4770      	bx	lr

0800b2e8 <_fini>:
 800b2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ea:	bf00      	nop
 800b2ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ee:	bc08      	pop	{r3}
 800b2f0:	469e      	mov	lr, r3
 800b2f2:	4770      	bx	lr
