--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 490 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.407ns.
--------------------------------------------------------------------------------
Slack:                  15.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y25.SR      net (fanout=8)        3.249   M_reset_cond_out
    SLICE_X19Y25.CLK     Tsrck                 0.468   mhp_1d/M_clock_q[24]
                                                       mhp_1d/M_clock_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (0.986ns logic, 3.249ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.205ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y25.SR      net (fanout=8)        3.249   M_reset_cond_out
    SLICE_X19Y25.CLK     Tsrck                 0.438   mhp_1d/M_clock_q[24]
                                                       mhp_1d/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.205ns (0.956ns logic, 3.249ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y25.SR      net (fanout=8)        3.249   M_reset_cond_out
    SLICE_X19Y25.CLK     Tsrck                 0.413   mhp_1d/M_clock_q[24]
                                                       mhp_1d/M_clock_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (0.931ns logic, 3.249ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  15.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.177ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y25.SR      net (fanout=8)        3.249   M_reset_cond_out
    SLICE_X19Y25.CLK     Tsrck                 0.410   mhp_1d/M_clock_q[24]
                                                       mhp_1d/M_clock_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.177ns (0.928ns logic, 3.249ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y24.SR      net (fanout=8)        3.062   M_reset_cond_out
    SLICE_X19Y24.CLK     Tsrck                 0.468   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (0.986ns logic, 3.062ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y24.SR      net (fanout=8)        3.062   M_reset_cond_out
    SLICE_X19Y24.CLK     Tsrck                 0.443   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (0.961ns logic, 3.062ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y24.SR      net (fanout=8)        3.062   M_reset_cond_out
    SLICE_X19Y24.CLK     Tsrck                 0.438   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.956ns logic, 3.062ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=8)        3.070   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.429   mhp_1d/M_clock_q[26]
                                                       mhp_1d/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (0.947ns logic, 3.070ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=8)        3.070   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.423   mhp_1d/M_clock_q[26]
                                                       mhp_1d/M_clock_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (0.941ns logic, 3.070ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y24.SR      net (fanout=8)        3.062   M_reset_cond_out
    SLICE_X19Y24.CLK     Tsrck                 0.423   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (0.941ns logic, 3.062ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y24.SR      net (fanout=8)        3.062   M_reset_cond_out
    SLICE_X19Y24.CLK     Tsrck                 0.413   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (0.931ns logic, 3.062ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y24.SR      net (fanout=8)        3.062   M_reset_cond_out
    SLICE_X19Y24.CLK     Tsrck                 0.410   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (0.928ns logic, 3.062ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=8)        3.070   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.395   mhp_1d/M_clock_q[26]
                                                       mhp_1d/M_clock_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (0.913ns logic, 3.070ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  16.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y23.SR      net (fanout=8)        2.835   M_reset_cond_out
    SLICE_X19Y23.CLK     Tsrck                 0.468   mhp_1d/M_clock_q[16]
                                                       mhp_1d/M_clock_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (0.986ns logic, 2.835ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  16.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y23.SR      net (fanout=8)        2.835   M_reset_cond_out
    SLICE_X19Y23.CLK     Tsrck                 0.438   mhp_1d/M_clock_q[16]
                                                       mhp_1d/M_clock_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.956ns logic, 2.835ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  16.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y23.SR      net (fanout=8)        2.835   M_reset_cond_out
    SLICE_X19Y23.CLK     Tsrck                 0.413   mhp_1d/M_clock_q[16]
                                                       mhp_1d/M_clock_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.931ns logic, 2.835ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  16.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y23.SR      net (fanout=8)        2.835   M_reset_cond_out
    SLICE_X19Y23.CLK     Tsrck                 0.410   mhp_1d/M_clock_q[16]
                                                       mhp_1d/M_clock_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (0.928ns logic, 2.835ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  16.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_4 (FF)
  Destination:          mhp_1d/M_clock_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.808ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.591 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_4 to mhp_1d/M_clock_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y23.CMUX     Tshcko                0.518   mhp_1d/M_tester_q_FSM_FFd2
                                                       mhp_1d/M_clock_q_4
    SLICE_X18Y21.A5      net (fanout=1)        1.033   mhp_1d/M_clock_q[4]
    SLICE_X18Y21.COUT    Topcya                0.472   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/M_clock_q[4]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
    SLICE_X18Y25.BMUX    Tcinb                 0.277   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<23>
    SLICE_X19Y25.A2      net (fanout=1)        0.771   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[21]
    SLICE_X19Y25.CLK     Tas                   0.373   mhp_1d/M_clock_q[24]
                                                       mhp_1d/Mmux_M_clock_d141
                                                       mhp_1d/M_clock_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (1.913ns logic, 1.895ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  16.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_1 (FF)
  Destination:          mhp_1d/M_clock_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_1 to mhp_1d/M_clock_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.CMUX    Tshcko                0.518   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_1
    SLICE_X18Y20.B2      net (fanout=1)        0.997   mhp_1d/M_clock_q[1]
    SLICE_X18Y20.COUT    Topcyb                0.448   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
                                                       mhp_1d/M_clock_q[1]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<3>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
    SLICE_X18Y21.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
    SLICE_X18Y25.BMUX    Tcinb                 0.277   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<23>
    SLICE_X19Y25.A2      net (fanout=1)        0.771   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[21]
    SLICE_X19Y25.CLK     Tas                   0.373   mhp_1d/M_clock_q[24]
                                                       mhp_1d/Mmux_M_clock_d141
                                                       mhp_1d/M_clock_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (1.980ns logic, 1.862ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  16.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_4 (FF)
  Destination:          mhp_1d/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.591 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_4 to mhp_1d/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y23.CMUX     Tshcko                0.518   mhp_1d/M_tester_q_FSM_FFd2
                                                       mhp_1d/M_clock_q_4
    SLICE_X18Y21.A5      net (fanout=1)        1.033   mhp_1d/M_clock_q[4]
    SLICE_X18Y21.COUT    Topcya                0.472   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/M_clock_q[4]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
    SLICE_X18Y25.DMUX    Tcind                 0.289   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<23>
    SLICE_X19Y25.C1      net (fanout=1)        0.728   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[23]
    SLICE_X19Y25.CLK     Tas                   0.373   mhp_1d/M_clock_q[24]
                                                       mhp_1d/Mmux_M_clock_d161
                                                       mhp_1d/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.925ns logic, 1.852ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  16.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_1 (FF)
  Destination:          mhp_1d/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_1 to mhp_1d/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.CMUX    Tshcko                0.518   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_1
    SLICE_X18Y20.B2      net (fanout=1)        0.997   mhp_1d/M_clock_q[1]
    SLICE_X18Y20.COUT    Topcyb                0.448   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
                                                       mhp_1d/M_clock_q[1]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<3>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
    SLICE_X18Y21.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
    SLICE_X18Y25.DMUX    Tcind                 0.289   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<23>
    SLICE_X19Y25.C1      net (fanout=1)        0.728   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[23]
    SLICE_X19Y25.CLK     Tas                   0.373   mhp_1d/M_clock_q[24]
                                                       mhp_1d/Mmux_M_clock_d161
                                                       mhp_1d/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (1.992ns logic, 1.819ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  16.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y21.SR      net (fanout=8)        2.677   M_reset_cond_out
    SLICE_X19Y21.CLK     Tsrck                 0.468   mhp_1d/M_clock_q[8]
                                                       mhp_1d/M_clock_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (0.986ns logic, 2.677ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  16.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y21.SR      net (fanout=8)        2.677   M_reset_cond_out
    SLICE_X19Y21.CLK     Tsrck                 0.438   mhp_1d/M_clock_q[8]
                                                       mhp_1d/M_clock_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.956ns logic, 2.677ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  16.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_4 (FF)
  Destination:          mhp_1d/M_clock_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.589 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_4 to mhp_1d/M_clock_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y23.CMUX     Tshcko                0.518   mhp_1d/M_tester_q_FSM_FFd2
                                                       mhp_1d/M_clock_q_4
    SLICE_X18Y21.A5      net (fanout=1)        1.033   mhp_1d/M_clock_q[4]
    SLICE_X18Y21.COUT    Topcya                0.472   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/M_clock_q[4]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.BMUX    Tcinb                 0.277   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X19Y24.A2      net (fanout=1)        0.771   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[17]
    SLICE_X19Y24.CLK     Tas                   0.373   mhp_1d/M_clock_q[20]
                                                       mhp_1d/Mmux_M_clock_d91
                                                       mhp_1d/M_clock_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (1.822ns logic, 1.892ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  16.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mhp_1d/M_clock_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.627ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mhp_1d/M_clock_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y22.SR      net (fanout=8)        2.641   M_reset_cond_out
    SLICE_X19Y22.CLK     Tsrck                 0.468   mhp_1d/M_clock_q[12]
                                                       mhp_1d/M_clock_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (0.986ns logic, 2.641ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  16.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_4 (FF)
  Destination:          mhp_1d/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_4 to mhp_1d/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y23.CMUX     Tshcko                0.518   mhp_1d/M_tester_q_FSM_FFd2
                                                       mhp_1d/M_clock_q_4
    SLICE_X18Y21.A5      net (fanout=1)        1.033   mhp_1d/M_clock_q[4]
    SLICE_X18Y21.COUT    Topcya                0.472   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/M_clock_q[4]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
    SLICE_X18Y25.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<23>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
    SLICE_X18Y26.BMUX    Tcinb                 0.277   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[26]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_xor<26>
    SLICE_X18Y27.B3      net (fanout=1)        0.610   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[25]
    SLICE_X18Y27.CLK     Tas                   0.349   mhp_1d/M_clock_q[26]
                                                       mhp_1d/Mmux_M_clock_d181
                                                       mhp_1d/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.980ns logic, 1.737ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack:                  16.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_4 (FF)
  Destination:          mhp_1d/M_clock_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.596 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_4 to mhp_1d/M_clock_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y23.CMUX     Tshcko                0.518   mhp_1d/M_tester_q_FSM_FFd2
                                                       mhp_1d/M_clock_q_4
    SLICE_X18Y21.A5      net (fanout=1)        1.033   mhp_1d/M_clock_q[4]
    SLICE_X18Y21.COUT    Topcya                0.472   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/M_clock_q[4]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
    SLICE_X18Y25.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<23>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
    SLICE_X18Y26.CMUX    Tcinc                 0.289   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[26]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_xor<26>
    SLICE_X18Y27.C3      net (fanout=1)        0.596   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[26]
    SLICE_X18Y27.CLK     Tas                   0.349   mhp_1d/M_clock_q[26]
                                                       mhp_1d/Mmux_M_clock_d191
                                                       mhp_1d/M_clock_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.992ns logic, 1.723ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  16.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_1 (FF)
  Destination:          mhp_1d/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_1 to mhp_1d/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.CMUX    Tshcko                0.518   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_1
    SLICE_X18Y20.B2      net (fanout=1)        0.997   mhp_1d/M_clock_q[1]
    SLICE_X18Y20.COUT    Topcyb                0.448   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
                                                       mhp_1d/M_clock_q[1]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<3>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
    SLICE_X18Y21.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
    SLICE_X18Y25.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<23>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
    SLICE_X18Y26.BMUX    Tcinb                 0.277   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[26]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_xor<26>
    SLICE_X18Y27.B3      net (fanout=1)        0.610   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[25]
    SLICE_X18Y27.CLK     Tas                   0.349   mhp_1d/M_clock_q[26]
                                                       mhp_1d/Mmux_M_clock_d181
                                                       mhp_1d/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (2.047ns logic, 1.704ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  16.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_1 (FF)
  Destination:          mhp_1d/M_clock_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_1 to mhp_1d/M_clock_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.CMUX    Tshcko                0.518   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_1
    SLICE_X18Y20.B2      net (fanout=1)        0.997   mhp_1d/M_clock_q[1]
    SLICE_X18Y20.COUT    Topcyb                0.448   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
                                                       mhp_1d/M_clock_q[1]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<3>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
    SLICE_X18Y21.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
    SLICE_X18Y25.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<23>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[23]
    SLICE_X18Y26.CMUX    Tcinc                 0.289   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[26]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_xor<26>
    SLICE_X18Y27.C3      net (fanout=1)        0.596   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[26]
    SLICE_X18Y27.CLK     Tas                   0.349   mhp_1d/M_clock_q[26]
                                                       mhp_1d/Mmux_M_clock_d191
                                                       mhp_1d/M_clock_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (2.059ns logic, 1.690ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  16.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mhp_1d/M_clock_q_1 (FF)
  Destination:          mhp_1d/M_clock_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mhp_1d/M_clock_q_1 to mhp_1d/M_clock_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.CMUX    Tshcko                0.518   mhp_1d/M_clock_q[20]
                                                       mhp_1d/M_clock_q_1
    SLICE_X18Y20.B2      net (fanout=1)        0.997   mhp_1d/M_clock_q[1]
    SLICE_X18Y20.COUT    Topcyb                0.448   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
                                                       mhp_1d/M_clock_q[1]_rt
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<3>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[3]
    SLICE_X18Y21.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[7]
    SLICE_X18Y22.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[11]
    SLICE_X18Y23.COUT    Tbyp                  0.091   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[15]
    SLICE_X18Y24.BMUX    Tcinb                 0.277   mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy[19]
                                                       mhp_1d/Madd_M_clock_q[26]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X19Y24.A2      net (fanout=1)        0.771   mhp_1d/M_clock_q[26]_GND_3_o_add_0_OUT[17]
    SLICE_X19Y24.CLK     Tas                   0.373   mhp_1d/M_clock_q[20]
                                                       mhp_1d/Mmux_M_clock_d91
                                                       mhp_1d/M_clock_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (1.889ns logic, 1.859ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mhp_1d/M_tester_q_FSM_FFd4/CLK
  Logical resource: mhp_1d/M_tester_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mhp_1d/M_tester_q_FSM_FFd4/CLK
  Logical resource: mhp_1d/M_tester_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: mhp_1d/M_clock_q[26]/SR
  Logical resource: mhp_1d/M_clock_q_5/SR
  Location pin: SLICE_X18Y27.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[26]/CLK
  Logical resource: mhp_1d/M_clock_q_25/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[26]/CLK
  Logical resource: mhp_1d/M_clock_q_26/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[26]/CLK
  Logical resource: mhp_1d/M_clock_q_5/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_tester_q_FSM_FFd2/CLK
  Logical resource: mhp_1d/M_tester_q_FSM_FFd1_1/CK
  Location pin: SLICE_X9Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_tester_q_FSM_FFd2/CLK
  Logical resource: mhp_1d/M_clock_q_4/CK
  Location pin: SLICE_X9Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: mhp_1d/M_tester_q_FSM_FFd2/SR
  Logical resource: mhp_1d/M_clock_q_4/SR
  Location pin: SLICE_X9Y23.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_tester_q_FSM_FFd2/CLK
  Logical resource: mhp_1d/M_tester_q_FSM_FFd1/CK
  Location pin: SLICE_X9Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_tester_q_FSM_FFd2/CLK
  Logical resource: mhp_1d/M_tester_q_FSM_FFd2/CK
  Location pin: SLICE_X9Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[8]/CLK
  Logical resource: mhp_1d/M_clock_q_2/CK
  Location pin: SLICE_X19Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: mhp_1d/M_clock_q[8]/SR
  Logical resource: mhp_1d/M_clock_q_2/SR
  Location pin: SLICE_X19Y21.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[8]/CLK
  Logical resource: mhp_1d/M_clock_q_3/CK
  Location pin: SLICE_X19Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[8]/CLK
  Logical resource: mhp_1d/M_clock_q_6/CK
  Location pin: SLICE_X19Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[8]/CLK
  Logical resource: mhp_1d/M_clock_q_7/CK
  Location pin: SLICE_X19Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[8]/CLK
  Logical resource: mhp_1d/M_clock_q_8/CK
  Location pin: SLICE_X19Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[12]/CLK
  Logical resource: mhp_1d/M_clock_q_9/CK
  Location pin: SLICE_X19Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[12]/CLK
  Logical resource: mhp_1d/M_clock_q_10/CK
  Location pin: SLICE_X19Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[12]/CLK
  Logical resource: mhp_1d/M_clock_q_11/CK
  Location pin: SLICE_X19Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[12]/CLK
  Logical resource: mhp_1d/M_clock_q_12/CK
  Location pin: SLICE_X19Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[16]/CLK
  Logical resource: mhp_1d/M_clock_q_13/CK
  Location pin: SLICE_X19Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[16]/CLK
  Logical resource: mhp_1d/M_clock_q_14/CK
  Location pin: SLICE_X19Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mhp_1d/M_clock_q[16]/CLK
  Logical resource: mhp_1d/M_clock_q_15/CK
  Location pin: SLICE_X19Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.407|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 490 paths, 0 nets, and 148 connections

Design statistics:
   Minimum period:   4.407ns{1}   (Maximum frequency: 226.912MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 05 14:16:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



