{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726471021076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726471021077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 15:16:59 2024 " "Processing started: Mon Sep 16 15:16:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726471021077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471021077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_loopback -c uart_loopback " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_loopback -c uart_loopback" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471021077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726471021705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726471021705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_loopback/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726471031017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471031017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_loopback/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_loopback/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726471031021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471031021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_loopback " "Found entity 1: uart_loopback" {  } { { "../rtl/uart_loopback.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726471031025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471031025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_clk_div " "Found entity 1: uart_clk_div" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726471031028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471031028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_loopback/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_loopback/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726471031032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471031032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_loopback/rtl/pulse_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_loopback/rtl/pulse_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_cnt " "Found entity 1: pulse_cnt" {  } { { "../rtl/pulse_cnt.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/pulse_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726471031036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471031036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_loopback/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_loopback/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/key_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726471031040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471031040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_loopback/rtl/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_loopback/rtl/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "../rtl/div_clk.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726471031044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471031044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_loopback/rtl/baud_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_loopback/rtl/baud_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_select " "Found entity 1: baud_select" {  } { { "../rtl/baud_select.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/baud_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726471031047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471031047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rec_flag uart_loopback.v(81) " "Verilog HDL Implicit Net warning at uart_loopback.v(81): created implicit net for \"rec_flag\"" {  } { { "../rtl/uart_loopback.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_loopback " "Elaborating entity \"uart_loopback\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726471031089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:div_clk_inst " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:div_clk_inst\"" {  } { { "../rtl/uart_loopback.v" "div_clk_inst" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_9600 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_9600\"" {  } { { "../rtl/uart_loopback.v" "uart_clk_div_9600" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726471031095 "|uart_loopback|uart_clk_div:uart_clk_div_9600"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_19200 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_19200\"" {  } { { "../rtl/uart_loopback.v" "uart_clk_div_19200" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726471031097 "|uart_loopback|uart_clk_div:uart_clk_div_19200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_38400 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_38400\"" {  } { { "../rtl/uart_loopback.v" "uart_clk_div_38400" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726471031099 "|uart_loopback|uart_clk_div:uart_clk_div_38400"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_57600 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_57600\"" {  } { { "../rtl/uart_loopback.v" "uart_clk_div_57600" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726471031101 "|uart_loopback|uart_clk_div:uart_clk_div_57600"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_115200 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_115200\"" {  } { { "../rtl/uart_loopback.v" "uart_clk_div_115200" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726471031102 "|uart_loopback|uart_clk_div:uart_clk_div_115200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "../rtl/uart_loopback.v" "uart_tx_inst" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(20) " "Verilog HDL assignment warning at uart_tx.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_tx.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726471031104 "|uart_loopback|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(36) " "Verilog HDL assignment warning at uart_tx.v(36): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_tx.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726471031104 "|uart_loopback|uart_tx:uart_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../rtl/uart_loopback.v" "uart_rx_inst" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_select baud_select:baud_select_inst " "Elaborating entity \"baud_select\" for hierarchy \"baud_select:baud_select_inst\"" {  } { { "../rtl/uart_loopback.v" "baud_select_inst" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter baud_select:baud_select_inst\|key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"baud_select:baud_select_inst\|key_filter:key_filter_inst\"" {  } { { "../rtl/baud_select.v" "key_filter_inst" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/baud_select.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_cnt baud_select:baud_select_inst\|pulse_cnt:pulse_cnt_inst " "Elaborating entity \"pulse_cnt\" for hierarchy \"baud_select:baud_select_inst\|pulse_cnt:pulse_cnt_inst\"" {  } { { "../rtl/baud_select.v" "pulse_cnt_inst" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/baud_select.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seg_ctrl:seg_ctrl_inst " "Elaborating entity \"seg_ctrl\" for hierarchy \"seg_ctrl:seg_ctrl_inst\"" {  } { { "../rtl/uart_loopback.v" "seg_ctrl_inst" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471031133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_ctrl.v(14) " "Verilog HDL assignment warning at seg_ctrl.v(14): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/seg_ctrl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726471031133 "|uart_loopback|seg_ctrl:seg_ctrl_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v" 6 -1 0 } } { "../rtl/baud_select.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/baud_select.v" 38 -1 0 } } { "../rtl/uart_tx.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v" 23 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/key_filter.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726471031752 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726471031752 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "baud_select:baud_select_inst\|uart_clk baud_select:baud_select_inst\|uart_clk~_emulated baud_select:baud_select_inst\|uart_clk~1 " "Register \"baud_select:baud_select_inst\|uart_clk\" is converted into an equivalent circuit using register \"baud_select:baud_select_inst\|uart_clk~_emulated\" and latch \"baud_select:baud_select_inst\|uart_clk~1\"" {  } { { "../rtl/baud_select.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/baud_select.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726471031752 "|uart_loopback|baud_select:baud_select_inst|uart_clk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1726471031752 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/uart_loopback.v" "" { Text "D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726471031865 "|uart_loopback|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726471031865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726471031955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726471032501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726471032501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "366 " "Implemented 366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726471032583 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726471032583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "350 " "Implemented 350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726471032583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726471032583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726471032606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 15:17:12 2024 " "Processing ended: Mon Sep 16 15:17:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726471032606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726471032606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726471032606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726471032606 ""}
