<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sumadorcla.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tes_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tes_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tes_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tes_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TopAdditionSpeed.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopAdditionSpeed.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopAdditionSpeed.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopAdditionSpeed.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopAdditionSpeed.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TopAdditionSpeed.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopAdditionSpeed.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TopAdditionSpeed.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TopAdditionSpeed.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TopAdditionSpeed.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopAdditionSpeed.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TopAdditionSpeed.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopAdditionSpeed.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopAdditionSpeed.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TopAdditionSpeed.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TopAdditionSpeed.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TopAdditionSpeed.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TopAdditionSpeed.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TopAdditionSpeed.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopAdditionSpeed.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TopAdditionSpeed_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopAdditionSpeed_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopAdditionSpeed_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopAdditionSpeed_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TopAdditionSpeed_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopAdditionSpeed_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopAdditionSpeed_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TopAdditionSpeed_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TopAdditionSpeed_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopAdditionSpeed_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopAdditionSpeed_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopAdditionSpeed_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TopAdditionSpeed_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopAdditionSpeed_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopAdditionSpeed_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topadditionspeed.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="topadditionspeed.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="topadditionspeed.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1580833791" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1580833791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580892356" xil_pn:in_ck="-2784482739624095715" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1580892356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Tes.vhd"/>
      <outfile xil_pn:name="bitfulladder1.vhd"/>
      <outfile xil_pn:name="carrylookahead.vhd"/>
      <outfile xil_pn:name="topadditindspeed.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580892365" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6758332559588955262" xil_pn:start_ts="1580892365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580892365" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4556768076369082876" xil_pn:start_ts="1580892365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580833791" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8188099716108599262" xil_pn:start_ts="1580833791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580892365" xil_pn:in_ck="-2784482739624095715" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1580892365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Tes.vhd"/>
      <outfile xil_pn:name="bitfulladder1.vhd"/>
      <outfile xil_pn:name="carrylookahead.vhd"/>
      <outfile xil_pn:name="topadditindspeed.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580892373" xil_pn:in_ck="-2784482739624095715" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6559297921293069286" xil_pn:start_ts="1580892365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Tes_beh.prj"/>
      <outfile xil_pn:name="Tes_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1580892374" xil_pn:in_ck="-4397887868638546341" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4479031774856855213" xil_pn:start_ts="1580892373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tes_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1580833734" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3780906303622500235" xil_pn:start_ts="1580833734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580833734" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8188099716108599262" xil_pn:start_ts="1580833734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580833734" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1580833734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580833734" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3636476339830346829" xil_pn:start_ts="1580833734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580833734" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1580833734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580833734" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-309592482541776792" xil_pn:start_ts="1580833734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580833745" xil_pn:in_ck="-3107801499056061023" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3232558901850314149" xil_pn:start_ts="1580833734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopAdditionSpeed.lso"/>
      <outfile xil_pn:name="TopAdditionSpeed.ngc"/>
      <outfile xil_pn:name="TopAdditionSpeed.ngr"/>
      <outfile xil_pn:name="TopAdditionSpeed.prj"/>
      <outfile xil_pn:name="TopAdditionSpeed.stx"/>
      <outfile xil_pn:name="TopAdditionSpeed.syr"/>
      <outfile xil_pn:name="TopAdditionSpeed.xst"/>
      <outfile xil_pn:name="TopAdditionSpeed_vhdl.prj"/>
      <outfile xil_pn:name="TopAdditionSpeed_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1580892626" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8548003434904237944" xil_pn:start_ts="1580892626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580892634" xil_pn:in_ck="-2936237248614240095" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5518279091884550069" xil_pn:start_ts="1580892626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopAdditionSpeed.bld"/>
      <outfile xil_pn:name="TopAdditionSpeed.ngd"/>
      <outfile xil_pn:name="TopAdditionSpeed_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580892642" xil_pn:in_ck="-2936190837129838142" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1580892634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopAdditionSpeed.pcf"/>
      <outfile xil_pn:name="TopAdditionSpeed_map.map"/>
      <outfile xil_pn:name="TopAdditionSpeed_map.mrp"/>
      <outfile xil_pn:name="TopAdditionSpeed_map.ncd"/>
      <outfile xil_pn:name="TopAdditionSpeed_map.ngm"/>
      <outfile xil_pn:name="TopAdditionSpeed_map.xrpt"/>
      <outfile xil_pn:name="TopAdditionSpeed_summary.xml"/>
      <outfile xil_pn:name="TopAdditionSpeed_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580892660" xil_pn:in_ck="2096315238596784251" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1580892642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopAdditionSpeed.ncd"/>
      <outfile xil_pn:name="TopAdditionSpeed.pad"/>
      <outfile xil_pn:name="TopAdditionSpeed.par"/>
      <outfile xil_pn:name="TopAdditionSpeed.ptwx"/>
      <outfile xil_pn:name="TopAdditionSpeed.unroutes"/>
      <outfile xil_pn:name="TopAdditionSpeed.xpi"/>
      <outfile xil_pn:name="TopAdditionSpeed_pad.csv"/>
      <outfile xil_pn:name="TopAdditionSpeed_pad.txt"/>
      <outfile xil_pn:name="TopAdditionSpeed_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580892695" xil_pn:in_ck="5516441954832100851" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1580892684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopAdditionSpeed.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="topadditionspeed.bgn"/>
      <outfile xil_pn:name="topadditionspeed.bit"/>
      <outfile xil_pn:name="topadditionspeed.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1580892660" xil_pn:in_ck="-2942317153070895938" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1580892654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopAdditionSpeed.twr"/>
      <outfile xil_pn:name="TopAdditionSpeed.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
