

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4'
================================================================
* Date:           Tue Feb 25 14:23:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.965 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1298|     1298|  12.980 us|  12.980 us|  1298|  1298|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4  |     1296|     1296|         2|          1|          1|  1296|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [tools.cpp:62->top.cpp:46]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [tools.cpp:59->top.cpp:46]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten60 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [tools.cpp:56->top.cpp:46]   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten73 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten94 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_samepad, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv_a, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add17_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add17_i"   --->   Operation 13 'read' 'add17_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add22_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add22_i"   --->   Operation 14 'read' 'add22_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bound58_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %bound58"   --->   Operation 15 'read' 'bound58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%div12_i_cast_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %div12_i_cast"   --->   Operation 16 'read' 'div12_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bound65_read = read i92 @_ssdm_op_Read.ap_auto.i92, i92 %bound65"   --->   Operation 17 'read' 'bound65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound78_read = read i120 @_ssdm_op_Read.ap_auto.i120, i120 %bound78"   --->   Operation 18 'read' 'bound78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.36ns)   --->   "%store_ln0 = store i120 0, i120 %indvar_flatten94"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 20 [1/1] (0.36ns)   --->   "%store_ln0 = store i92 0, i92 %indvar_flatten73"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 21 [1/1] (0.36ns)   --->   "%store_ln56 = store i32 0, i32 %y" [tools.cpp:56->top.cpp:46]   --->   Operation 21 'store' 'store_ln56' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 22 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten60"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 23 [1/1] (0.36ns)   --->   "%store_ln59 = store i32 0, i32 %x" [tools.cpp:59->top.cpp:46]   --->   Operation 23 'store' 'store_ln59' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%store_ln62 = store i28 0, i28 %k" [tools.cpp:62->top.cpp:46]   --->   Operation 24 'store' 'store_ln62' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body15.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.96>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_2 = load i28 %k" [tools.cpp:62->top.cpp:46]   --->   Operation 26 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten60_load = load i60 %indvar_flatten60" [tools.cpp:59->top.cpp:46]   --->   Operation 27 'load' 'indvar_flatten60_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten73_load = load i92 %indvar_flatten73" [tools.cpp:56->top.cpp:46]   --->   Operation 28 'load' 'indvar_flatten73_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten94_load = load i120 %indvar_flatten94" [tools.cpp:53->top.cpp:46]   --->   Operation 29 'load' 'indvar_flatten94_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.26ns)   --->   "%icmp_ln53 = icmp_eq  i120 %indvar_flatten94_load, i120 %bound78_read" [tools.cpp:53->top.cpp:46]   --->   Operation 30 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.26ns)   --->   "%add_ln53 = add i120 %indvar_flatten94_load, i120 1" [tools.cpp:53->top.cpp:46]   --->   Operation 31 'add' 'add_ln53' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc33.i.loopexit, void %_Z11SamePaddingRN3hls6streamI7ap_uintILi128EELi0EEES4_jjjjb.exit.loopexit.exitStub" [tools.cpp:53->top.cpp:46]   --->   Operation 32 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_load = load i32 %x" [tools.cpp:56->top.cpp:46]   --->   Operation 33 'load' 'x_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [tools.cpp:53->top.cpp:46]   --->   Operation 34 'load' 'y_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1296, i64 1296, i64 1296"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.11ns)   --->   "%icmp_ln56 = icmp_eq  i92 %indvar_flatten73_load, i92 %bound65_read" [tools.cpp:56->top.cpp:46]   --->   Operation 37 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln53)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.21ns)   --->   "%select_ln53 = select i1 %icmp_ln56, i32 0, i32 %y_load" [tools.cpp:53->top.cpp:46]   --->   Operation 38 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln62 = icmp_eq  i28 %div12_i_cast_read, i28 0" [tools.cpp:62->top.cpp:46]   --->   Operation 39 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%icmp_ln62_1 = icmp_eq  i28 %k_2, i28 %div12_i_cast_read" [tools.cpp:62->top.cpp:46]   --->   Operation 40 'icmp' 'icmp_ln62_1' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%select_ln53_1 = select i1 %icmp_ln56, i1 %icmp_ln62, i1 %icmp_ln62_1" [tools.cpp:53->top.cpp:46]   --->   Operation 41 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.94ns)   --->   "%icmp_ln59 = icmp_eq  i60 %bound58_read, i60 0" [tools.cpp:59->top.cpp:46]   --->   Operation 42 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln53)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.94ns)   --->   "%icmp_ln59_1 = icmp_eq  i60 %indvar_flatten60_load, i60 %bound58_read" [tools.cpp:59->top.cpp:46]   --->   Operation 43 'icmp' 'icmp_ln59_1' <Predicate = (!icmp_ln53)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.25ns)   --->   "%select_ln53_2 = select i1 %icmp_ln56, i1 %icmp_ln59, i1 %icmp_ln59_1" [tools.cpp:53->top.cpp:46]   --->   Operation 44 'select' 'select_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.79ns)   --->   "%y_2 = add i32 %select_ln53, i32 1" [tools.cpp:56->top.cpp:46]   --->   Operation 45 'add' 'y_2' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.11ns)   --->   "%or_ln56 = or i1 %select_ln53_2, i1 %icmp_ln56" [tools.cpp:56->top.cpp:46]   --->   Operation 46 'or' 'or_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.21ns)   --->   "%select_ln56 = select i1 %or_ln56, i32 0, i32 %x_load" [tools.cpp:56->top.cpp:46]   --->   Operation 47 'select' 'select_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %select_ln53_2, i1 %icmp_ln62, i1 %select_ln53_1" [tools.cpp:56->top.cpp:46]   --->   Operation 48 'select' 'select_ln56_1' <Predicate = (!icmp_ln53)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.21ns)   --->   "%select_ln56_2 = select i1 %select_ln53_2, i32 %y_2, i32 %select_ln53" [tools.cpp:56->top.cpp:46]   --->   Operation 49 'select' 'select_ln56_2' <Predicate = (!icmp_ln53)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%x_2 = add i32 %select_ln56, i32 1" [tools.cpp:59->top.cpp:46]   --->   Operation 50 'add' 'x_2' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.21ns)   --->   "%select_ln59 = select i1 %select_ln56_1, i32 %x_2, i32 %select_ln56" [tools.cpp:59->top.cpp:46]   --->   Operation 51 'select' 'select_ln59' <Predicate = (!icmp_ln53)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%cmp20_i = icmp_eq  i32 %select_ln56_2, i32 0" [tools.cpp:56->top.cpp:46]   --->   Operation 52 'icmp' 'cmp20_i' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%ult = icmp_ult  i32 %select_ln56_2, i32 %add22_i_read" [tools.cpp:56->top.cpp:46]   --->   Operation 53 'icmp' 'ult' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node brmerge10_i)   --->   "%rev = xor i1 %ult, i1 1" [tools.cpp:56->top.cpp:46]   --->   Operation 54 'xor' 'rev' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node brmerge10_i)   --->   "%tmp10 = or i1 %cmp20_i, i1 %rev" [tools.cpp:56->top.cpp:46]   --->   Operation 55 'or' 'tmp10' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.79ns)   --->   "%cmp16_i = icmp_eq  i32 %select_ln59, i32 0" [tools.cpp:59->top.cpp:46]   --->   Operation 56 'icmp' 'cmp16_i' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%ult11 = icmp_ult  i32 %select_ln59, i32 %add17_i_read" [tools.cpp:59->top.cpp:46]   --->   Operation 57 'icmp' 'ult11' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node brmerge10_i)   --->   "%rev12 = xor i1 %ult11, i1 1" [tools.cpp:59->top.cpp:46]   --->   Operation 58 'xor' 'rev12' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node brmerge10_i)   --->   "%tmp9 = or i1 %rev12, i1 %cmp16_i" [tools.cpp:59->top.cpp:46]   --->   Operation 59 'or' 'tmp9' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.11ns) (out node of the LUT)   --->   "%brmerge10_i = or i1 %tmp9, i1 %tmp10" [tools.cpp:59->top.cpp:46]   --->   Operation 60 'or' 'brmerge10_i' <Predicate = (!icmp_ln53)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:62->top.cpp:46]   --->   Operation 61 'specpipeline' 'specpipeline_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.36ns)   --->   "%br_ln65 = br i1 %brmerge10_i, void %if.else.i, void %for.inc.i11" [tools.cpp:65->top.cpp:46]   --->   Operation 62 'br' 'br_ln65' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln62 = add i28 %k_2, i28 1" [tools.cpp:62->top.cpp:46]   --->   Operation 63 'add' 'add_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node k_3)   --->   "%or_ln62 = or i1 %select_ln56_1, i1 %select_ln53_2" [tools.cpp:62->top.cpp:46]   --->   Operation 64 'or' 'or_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node k_3)   --->   "%or_ln62_1 = or i1 %or_ln62, i1 %icmp_ln56" [tools.cpp:62->top.cpp:46]   --->   Operation 65 'or' 'or_ln62_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.30ns) (out node of the LUT)   --->   "%k_3 = select i1 %or_ln62_1, i28 1, i28 %add_ln62" [tools.cpp:62->top.cpp:46]   --->   Operation 66 'select' 'k_3' <Predicate = (!icmp_ln53)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.94ns)   --->   "%add_ln59_1 = add i60 %indvar_flatten60_load, i60 1" [tools.cpp:59->top.cpp:46]   --->   Operation 67 'add' 'add_ln59_1' <Predicate = (!icmp_ln53)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.27ns)   --->   "%select_ln59_1 = select i1 %or_ln56, i60 1, i60 %add_ln59_1" [tools.cpp:59->top.cpp:46]   --->   Operation 68 'select' 'select_ln59_1' <Predicate = (!icmp_ln53)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.11ns)   --->   "%add_ln56_1 = add i92 %indvar_flatten73_load, i92 1" [tools.cpp:56->top.cpp:46]   --->   Operation 69 'add' 'add_ln56_1' <Predicate = (!icmp_ln53)> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.34ns)   --->   "%select_ln56_3 = select i1 %icmp_ln56, i92 1, i92 %add_ln56_1" [tools.cpp:56->top.cpp:46]   --->   Operation 70 'select' 'select_ln56_3' <Predicate = (!icmp_ln53)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.36ns)   --->   "%store_ln53 = store i120 %add_ln53, i120 %indvar_flatten94" [tools.cpp:53->top.cpp:46]   --->   Operation 71 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 72 [1/1] (0.36ns)   --->   "%store_ln56 = store i92 %select_ln56_3, i92 %indvar_flatten73" [tools.cpp:56->top.cpp:46]   --->   Operation 72 'store' 'store_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 73 [1/1] (0.36ns)   --->   "%store_ln56 = store i32 %select_ln56_2, i32 %y" [tools.cpp:56->top.cpp:46]   --->   Operation 73 'store' 'store_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 74 [1/1] (0.36ns)   --->   "%store_ln59 = store i60 %select_ln59_1, i60 %indvar_flatten60" [tools.cpp:59->top.cpp:46]   --->   Operation 74 'store' 'store_ln59' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 75 [1/1] (0.36ns)   --->   "%store_ln59 = store i32 %select_ln59, i32 %x" [tools.cpp:59->top.cpp:46]   --->   Operation 75 'store' 'store_ln59' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 76 [1/1] (0.36ns)   --->   "%store_ln62 = store i28 %k_3, i28 %k" [tools.cpp:62->top.cpp:46]   --->   Operation 76 'store' 'store_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.28>
ST_3 : Operation 77 [1/1] (1.46ns)   --->   "%conv_a_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %conv_a" [tools.cpp:71->top.cpp:46]   --->   Operation 77 'read' 'conv_a_read' <Predicate = (!icmp_ln53 & !brmerge10_i)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_3 : Operation 78 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc.i11"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln53 & !brmerge10_i)> <Delay = 0.36>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%outData = phi i128 %conv_a_read, void %if.else.i, i128 0, void %for.inc33.i.loopexit" [tools.cpp:71->top.cpp:46]   --->   Operation 79 'phi' 'outData' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.45ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %conv3_samepad, i128 %outData" [tools.cpp:73->top.cpp:46]   --->   Operation 80 'write' 'write_ln73' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.body15.i" [tools.cpp:62->top.cpp:46]   --->   Operation 81 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.362ns
The critical path consists of the following:
	'alloca' operation 120 bit ('indvar_flatten94') [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten94' [23]  (0.362 ns)

 <State 2>: 3.965ns
The critical path consists of the following:
	'load' operation 92 bit ('indvar_flatten73_load', tools.cpp:56->top.cpp:46) on local variable 'indvar_flatten73' [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln56', tools.cpp:56->top.cpp:46) [43]  (1.112 ns)
	'select' operation 1 bit ('select_ln53_2', tools.cpp:53->top.cpp:46) [50]  (0.255 ns)
	'or' operation 1 bit ('or_ln56', tools.cpp:56->top.cpp:46) [52]  (0.112 ns)
	'select' operation 32 bit ('select_ln56', tools.cpp:56->top.cpp:46) [53]  (0.213 ns)
	'add' operation 32 bit ('x_2', tools.cpp:59->top.cpp:46) [56]  (0.793 ns)
	'select' operation 32 bit ('select_ln59', tools.cpp:59->top.cpp:46) [57]  (0.213 ns)
	'icmp' operation 1 bit ('cmp16_i', tools.cpp:59->top.cpp:46) [62]  (0.793 ns)
	'or' operation 1 bit ('tmp9', tools.cpp:59->top.cpp:46) [65]  (0.000 ns)
	'or' operation 1 bit ('brmerge10_i', tools.cpp:59->top.cpp:46) [66]  (0.112 ns)
	multiplexor before 'phi' operation 128 bit ('outData', tools.cpp:71->top.cpp:46) with incoming values : ('conv_a_read', tools.cpp:71->top.cpp:46) [73]  (0.362 ns)

 <State 3>: 3.281ns
The critical path consists of the following:
	fifo read operation ('conv_a_read', tools.cpp:71->top.cpp:46) on port 'conv_a' (tools.cpp:71->top.cpp:46) [70]  (1.466 ns)
	multiplexor before 'phi' operation 128 bit ('outData', tools.cpp:71->top.cpp:46) with incoming values : ('conv_a_read', tools.cpp:71->top.cpp:46) [73]  (0.362 ns)
	'phi' operation 128 bit ('outData', tools.cpp:71->top.cpp:46) with incoming values : ('conv_a_read', tools.cpp:71->top.cpp:46) [73]  (0.000 ns)
	fifo write operation ('write_ln73', tools.cpp:73->top.cpp:46) on port 'conv3_samepad' (tools.cpp:73->top.cpp:46) [74]  (1.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
