#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Jun 27 19:18:51 2015
# Process ID: 23468
# Log file: /tmp/v/parviv/parallella_7020_headless_gpiose_elink2.runs/impl_1/elink2_top_wrapper.vdi
# Journal file: /tmp/v/parviv/parallella_7020_headless_gpiose_elink2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source elink2_top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Loading clock regions from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from /mnt/apps/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xdc] for cell 'elink2_top_i/processing_system7_0/inst'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xdc] for cell 'elink2_top_i/processing_system7_0/inst'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0_board.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0_board.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_vdma_0_0/elink2_top_axi_vdma_0_0.xdc] for cell 'elink2_top_i/axi_vdma_0/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_vdma_0_0/elink2_top_axi_vdma_0_0.xdc] for cell 'elink2_top_i/axi_vdma_0/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/ip/ila_0/ila_v5_0/constraints/ila.xdc] for cell 'mipi_csi_top_I/ila_I'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/ip/ila_0/ila_v5_0/constraints/ila.xdc] for cell 'mipi_csi_top_I/ila_I'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_timing.xdc]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1587.824 ; gain = 437.488 ; free physical = 1128 ; free virtual = 3947
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_timing.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc]
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z7020_loc.xdc]
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z7020_loc.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_rpi_cam.xdc]
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_rpi_cam.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_vdma_0_0/elink2_top_axi_vdma_0_0_clocks.xdc] for cell 'elink2_top_i/axi_vdma_0/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_vdma_0_0/elink2_top_axi_vdma_0_0_clocks.xdc] for cell 'elink2_top_i/axi_vdma_0/U0'
Generating merged BMM file for the design top 'elink2_top_wrapper'...
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:57 . Memory (MB): peak = 1588.828 ; gain = 768.473 ; free physical = 1159 ; free virtual = 3950
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1588.844 ; gain = 0.000 ; free physical = 1157 ; free virtual = 3948

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1588.844 ; gain = 0.000 ; free physical = 1109 ; free virtual = 3902
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e42063e5

Time (s): cpu = 00:00:46 ; elapsed = 00:01:43 . Memory (MB): peak = 1588.844 ; gain = 0.000 ; free physical = 1109 ; free virtual = 3902
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget
Phase 2 Retarget | Checksum: 17b6f10d2

Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 1588.844 ; gain = 0.000 ; free physical = 1122 ; free virtual = 3916

Phase 3 Constant Propagation
Phase 3 Constant Propagation | Checksum: 1ebb272c8

Time (s): cpu = 00:00:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1588.844 ; gain = 0.000 ; free physical = 1119 ; free virtual = 3912

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14eccc3aa

Time (s): cpu = 00:00:55 ; elapsed = 00:01:59 . Memory (MB): peak = 1588.844 ; gain = 0.000 ; free physical = 1118 ; free virtual = 3912
Ending Logic Optimization Task | Checksum: 14eccc3aa

Time (s): cpu = 00:00:55 ; elapsed = 00:01:59 . Memory (MB): peak = 1588.844 ; gain = 0.000 ; free physical = 1118 ; free virtual = 3912
Implement Debug Cores | Checksum: 2b2f5a3e0
Logic Optimization | Checksum: fedc297a

Starting Power Optimization Task


Starting PowerOpt Patch Enables Task
Number of BRAM Ports augmented: 30 newly gated: 2 Total Ports: 62
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1fcc67198

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1663.828 ; gain = 0.000 ; free physical = 1009 ; free virtual = 3803
Ending Power Optimization Task | Checksum: 1fcc67198

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1663.828 ; gain = 74.984 ; free physical = 1009 ; free virtual = 3803
0 Infos, 34 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:02:16 . Memory (MB): peak = 1663.828 ; gain = 75.000 ; free physical = 1009 ; free virtual = 3803
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1663.832 ; gain = 0.000 ; free physical = 979 ; free virtual = 3803
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.832 ; gain = 0.000 ; free physical = 1006 ; free virtual = 3802
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net elink2_top_i/elink2/eio_rx_0/inst/rx_lclk is directly driven by an IO rather than a Clock Buffer. Driver(s): elink2_top_i/elink2/eio_rx_0/inst/ibufds_rxlclk/O2000

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1a1af9bf8

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1002 ; free virtual = 3798

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1036 ; free virtual = 3832
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1030 ; free virtual = 3826

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 049a09c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1031 ; free virtual = 3827
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus GPIO_N with more than one IO standard is found. Components associated with this bus are: 
	GPIO_N[23] of IOStandard LVCMOS25
	GPIO_N[22] of IOStandard LVCMOS25
	GPIO_N[21] of IOStandard LVCMOS25
	GPIO_N[20] of IOStandard LVCMOS25
	GPIO_N[19] of IOStandard LVCMOS25
	GPIO_N[18] of IOStandard LVCMOS25
	GPIO_N[17] of IOStandard LVCMOS25
	GPIO_N[16] of IOStandard LVCMOS25
	GPIO_N[15] of IOStandard LVCMOS25
	GPIO_N[14] of IOStandard LVCMOS25
	GPIO_N[13] of IOStandard LVCMOS25
	GPIO_N[12] of IOStandard LVCMOS25
	GPIO_N[11] of IOStandard LVCMOS25
	GPIO_N[10] of IOStandard LVCMOS25
	GPIO_N[9] of IOStandard LVDS_25
	GPIO_N[8] of IOStandard LVDS_25
	GPIO_N[7] of IOStandard LVDS_25
	GPIO_N[6] of IOStandard LVDS_25
	GPIO_N[5] of IOStandard LVCMOS25
	GPIO_N[4] of IOStandard LVCMOS25
	GPIO_N[3] of IOStandard LVCMOS25
	GPIO_N[2] of IOStandard LVCMOS25
	GPIO_N[1] of IOStandard LVCMOS25
	GPIO_N[0] of IOStandard LVCMOS25
WARNING: [Place 30-12] An IO Bus GPIO_P with more than one IO standard is found. Components associated with this bus are: 
	GPIO_P[23] of IOStandard LVCMOS25
	GPIO_P[22] of IOStandard LVCMOS25
	GPIO_P[21] of IOStandard LVCMOS25
	GPIO_P[20] of IOStandard LVCMOS25
	GPIO_P[19] of IOStandard LVCMOS25
	GPIO_P[18] of IOStandard LVCMOS25
	GPIO_P[17] of IOStandard LVCMOS25
	GPIO_P[16] of IOStandard LVCMOS25
	GPIO_P[15] of IOStandard LVCMOS25
	GPIO_P[14] of IOStandard LVCMOS25
	GPIO_P[13] of IOStandard LVCMOS25
	GPIO_P[12] of IOStandard LVCMOS25
	GPIO_P[11] of IOStandard LVCMOS25
	GPIO_P[10] of IOStandard LVCMOS25
	GPIO_P[9] of IOStandard LVDS_25
	GPIO_P[8] of IOStandard LVDS_25
	GPIO_P[7] of IOStandard LVDS_25
	GPIO_P[6] of IOStandard LVDS_25
	GPIO_P[5] of IOStandard LVCMOS25
	GPIO_P[4] of IOStandard LVCMOS25
	GPIO_P[3] of IOStandard LVCMOS25
	GPIO_P[2] of IOStandard LVCMOS25
	GPIO_P[1] of IOStandard LVCMOS25
	GPIO_P[0] of IOStandard LVCMOS25

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 049a09c5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1037 ; free virtual = 3833

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 049a09c5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1037 ; free virtual = 3833

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 2b4ebfcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1037 ; free virtual = 3833
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90e06382

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1037 ; free virtual = 3833

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: ffcae121

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1041 ; free virtual = 3837
Phase 2.1.2.1 Place Init Design | Checksum: db5c3a76

Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1127 ; free virtual = 3924
Phase 2.1.2 Build Placer Netlist Model | Checksum: db5c3a76

Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1127 ; free virtual = 3924

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1b6ac3d01

Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1127 ; free virtual = 3924
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1927a5ff6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1127 ; free virtual = 3924
Phase 2.1 Placer Initialization Core | Checksum: 1927a5ff6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1127 ; free virtual = 3924
Phase 2 Placer Initialization | Checksum: 1927a5ff6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1127 ; free virtual = 3924

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 26248aa6c

Time (s): cpu = 00:00:47 ; elapsed = 00:01:29 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1130 ; free virtual = 3927

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 26248aa6c

Time (s): cpu = 00:00:47 ; elapsed = 00:01:29 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1130 ; free virtual = 3927

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2116d5340

Time (s): cpu = 00:00:56 ; elapsed = 00:01:45 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1083 ; free virtual = 3883

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d132b6cd

Time (s): cpu = 00:00:56 ; elapsed = 00:01:46 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1076 ; free virtual = 3876

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1d132b6cd

Time (s): cpu = 00:00:56 ; elapsed = 00:01:46 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1075 ; free virtual = 3875

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1fd005cc0

Time (s): cpu = 00:01:00 ; elapsed = 00:01:53 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3872

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1857b6bf2

Time (s): cpu = 00:01:00 ; elapsed = 00:01:53 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3872

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 19b0b8f71

Time (s): cpu = 00:01:06 ; elapsed = 00:02:02 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1075 ; free virtual = 3876
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 19b0b8f71

Time (s): cpu = 00:01:06 ; elapsed = 00:02:02 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1075 ; free virtual = 3876

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 19b0b8f71

Time (s): cpu = 00:01:06 ; elapsed = 00:02:02 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1092 ; free virtual = 3893

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 19b0b8f71

Time (s): cpu = 00:01:06 ; elapsed = 00:02:03 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1092 ; free virtual = 3893
Phase 4.6 Small Shape Detail Placement | Checksum: 19b0b8f71

Time (s): cpu = 00:01:06 ; elapsed = 00:02:03 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1092 ; free virtual = 3893

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 19b0b8f71

Time (s): cpu = 00:01:07 ; elapsed = 00:02:04 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1079 ; free virtual = 3881
Phase 4 Detail Placement | Checksum: 19b0b8f71

Time (s): cpu = 00:01:07 ; elapsed = 00:02:04 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1092 ; free virtual = 3893

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1751041c3

Time (s): cpu = 00:01:07 ; elapsed = 00:02:04 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1091 ; free virtual = 3893

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1751041c3

Time (s): cpu = 00:01:07 ; elapsed = 00:02:04 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1091 ; free virtual = 3893

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1a5fb2074

Time (s): cpu = 00:01:13 ; elapsed = 00:02:12 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908
Phase 5.2.2 Post Placement Optimization | Checksum: 1a5fb2074

Time (s): cpu = 00:01:13 ; elapsed = 00:02:12 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908
Phase 5.2 Post Commit Optimization | Checksum: 1a5fb2074

Time (s): cpu = 00:01:13 ; elapsed = 00:02:12 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1a5fb2074

Time (s): cpu = 00:01:14 ; elapsed = 00:02:12 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1a5fb2074

Time (s): cpu = 00:01:14 ; elapsed = 00:02:12 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1a5fb2074

Time (s): cpu = 00:01:14 ; elapsed = 00:02:13 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908
Phase 5.5 Placer Reporting | Checksum: 1a5fb2074

Time (s): cpu = 00:01:14 ; elapsed = 00:02:13 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1dfba2b2f

Time (s): cpu = 00:01:14 ; elapsed = 00:02:13 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1dfba2b2f

Time (s): cpu = 00:01:14 ; elapsed = 00:02:13 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908
Ending Placer Task | Checksum: 13121b4f5

Time (s): cpu = 00:01:14 ; elapsed = 00:02:13 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3908
0 Infos, 60 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:02:19 . Memory (MB): peak = 1663.848 ; gain = 0.016 ; free physical = 1106 ; free virtual = 3908
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1080 ; free virtual = 3928
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1121 ; free virtual = 3927
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1121 ; free virtual = 3927
report_utilization: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:02 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1109 ; free virtual = 3914
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1663.848 ; gain = 0.000 ; free physical = 1108 ; free virtual = 3914
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus GPIO_N[23:0] with more than one IO standard is found. Components associated with this bus are:  GPIO_N[23] of IOStandard LVCMOS25; GPIO_N[22] of IOStandard LVCMOS25; GPIO_N[21] of IOStandard LVCMOS25; GPIO_N[20] of IOStandard LVCMOS25; GPIO_N[19] of IOStandard LVCMOS25; GPIO_N[18] of IOStandard LVCMOS25; GPIO_N[17] of IOStandard LVCMOS25; GPIO_N[16] of IOStandard LVCMOS25; GPIO_N[15] of IOStandard LVCMOS25; GPIO_N[14] of IOStandard LVCMOS25; GPIO_N[13] of IOStandard LVCMOS25; GPIO_N[12] of IOStandard LVCMOS25; GPIO_N[11] of IOStandard LVCMOS25; GPIO_N[10] of IOStandard LVCMOS25; GPIO_N[9] of IOStandard LVDS_25; GPIO_N[8] of IOStandard LVDS_25; GPIO_N[7] of IOStandard LVDS_25; GPIO_N[6] of IOStandard LVDS_25; GPIO_N[5] of IOStandard LVCMOS25; GPIO_N[4] of IOStandard LVCMOS25; GPIO_N[3] of IOStandard LVCMOS25; GPIO_N[2] of IOStandard LVCMOS25; GPIO_N[1] of IOStandard LVCMOS25; GPIO_N[0] of IOStandard LVCMOS25;
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus GPIO_P[23:0] with more than one IO standard is found. Components associated with this bus are:  GPIO_P[23] of IOStandard LVCMOS25; GPIO_P[22] of IOStandard LVCMOS25; GPIO_P[21] of IOStandard LVCMOS25; GPIO_P[20] of IOStandard LVCMOS25; GPIO_P[19] of IOStandard LVCMOS25; GPIO_P[18] of IOStandard LVCMOS25; GPIO_P[17] of IOStandard LVCMOS25; GPIO_P[16] of IOStandard LVCMOS25; GPIO_P[15] of IOStandard LVCMOS25; GPIO_P[14] of IOStandard LVCMOS25; GPIO_P[13] of IOStandard LVCMOS25; GPIO_P[12] of IOStandard LVCMOS25; GPIO_P[11] of IOStandard LVCMOS25; GPIO_P[10] of IOStandard LVCMOS25; GPIO_P[9] of IOStandard LVDS_25; GPIO_P[8] of IOStandard LVDS_25; GPIO_P[7] of IOStandard LVDS_25; GPIO_P[6] of IOStandard LVDS_25; GPIO_P[5] of IOStandard LVCMOS25; GPIO_P[4] of IOStandard LVCMOS25; GPIO_P[3] of IOStandard LVCMOS25; GPIO_P[2] of IOStandard LVCMOS25; GPIO_P[1] of IOStandard LVCMOS25; GPIO_P[0] of IOStandard LVCMOS25;


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1391663fc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1759.500 ; gain = 95.652 ; free physical = 1030 ; free virtual = 3837

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1391663fc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1763.500 ; gain = 99.652 ; free physical = 1027 ; free virtual = 3834

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1391663fc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1767.500 ; gain = 103.652 ; free physical = 1023 ; free virtual = 3830
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fe4dc550

Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1797.555 ; gain = 133.707 ; free physical = 995 ; free virtual = 3803
Phase 2 Router Initialization | Checksum: 2017c2530

Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3799

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17bb552e3

Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 991 ; free virtual = 3799

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 926
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10bca10bf

Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800
Phase 4.1 Global Iteration 0 | Checksum: 196d62a89

Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17fe206ab

Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 991 ; free virtual = 3799
Phase 4.2 Global Iteration 1 | Checksum: 1bc0285a1

Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 991 ; free virtual = 3799
Phase 4 Rip-up And Reroute | Checksum: 1bc0285a1

Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 991 ; free virtual = 3799

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1a0f664b0

Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800
Phase 5 Delay CleanUp | Checksum: 1a0f664b0

Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1a0f664b0

Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 150d08ebf

Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800
Phase 7 Post Hold Fix | Checksum: 15f010cf9

Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.68712 %
  Global Horizontal Routing Utilization  = 4.31804 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 12014a602

Time (s): cpu = 00:01:23 ; elapsed = 00:01:35 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 12014a602

Time (s): cpu = 00:01:23 ; elapsed = 00:01:35 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19eaf97a7

Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800

Phase 11 Post Router Timing
Phase 11 Post Router Timing | Checksum: 19eaf97a7

Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 1800.672 ; gain = 136.824 ; free physical = 992 ; free virtual = 3800

Routing Is Done.

Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 1822.508 ; gain = 158.660 ; free physical = 992 ; free virtual = 3799
0 Infos, 63 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1822.508 ; gain = 158.660 ; free physical = 992 ; free virtual = 3799
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.508 ; gain = 0.000 ; free physical = 941 ; free virtual = 3799
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.508 ; gain = 0.000 ; free physical = 976 ; free virtual = 3788
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1841.273 ; gain = 18.766 ; free physical = 911 ; free virtual = 3727
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1853.781 ; gain = 12.508 ; free physical = 893 ; free virtual = 3710
