
*** Running vivado
    with args -log ddr3_decay_test_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ddr3_decay_test_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 27 16:08:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ddr3_decay_test_top.tcl -notrace
Command: link_design -top ddr3_decay_test_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1505.906 ; gain = 0.000 ; free physical = 2788 ; free virtual = 8031
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:12]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:86]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:87]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:88]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:89]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:95]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:96]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:97]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:98]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:99]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:100]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:101]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:102]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:103]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:104]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:105]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:106]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:107]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:108]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:109]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:110]
CRITICAL WARNING: [Vivado 12-1449] IO Bank number '32' is not a valid IO Bank. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:115]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.496 ; gain = 0.000 ; free physical = 2700 ; free virtual = 7943
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

7 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.426 ; gain = 160.930 ; free physical = 2623 ; free virtual = 7866

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1ec7a136d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2274.379 ; gain = 391.953 ; free physical = 2234 ; free virtual = 7479

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ec7a136d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ec7a136d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137
Phase 1 Initialization | Checksum: 1ec7a136d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ec7a136d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ec7a136d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ec7a136d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ec7a136d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137
Retarget | Checksum: 1ec7a136d
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ec7a136d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137
Constant propagation | Checksum: 1ec7a136d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137
Phase 5 Sweep | Checksum: 208972e38

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2617.184 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137
Sweep | Checksum: 208972e38
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 208972e38

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2649.199 ; gain = 32.016 ; free physical = 1891 ; free virtual = 7137
BUFG optimization | Checksum: 208972e38
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 208972e38

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2649.199 ; gain = 32.016 ; free physical = 1891 ; free virtual = 7137
Shift Register Optimization | Checksum: 208972e38
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 208972e38

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2649.199 ; gain = 32.016 ; free physical = 1891 ; free virtual = 7137
Post Processing Netlist | Checksum: 208972e38
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b0a0c76c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2649.199 ; gain = 32.016 ; free physical = 1891 ; free virtual = 7137

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.199 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b0a0c76c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2649.199 ; gain = 32.016 ; free physical = 1891 ; free virtual = 7137
Phase 9 Finalization | Checksum: 1b0a0c76c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2649.199 ; gain = 32.016 ; free physical = 1891 ; free virtual = 7137
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b0a0c76c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2649.199 ; gain = 32.016 ; free physical = 1891 ; free virtual = 7137

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b0a0c76c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.199 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b0a0c76c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.199 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.199 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137
Ending Netlist Obfuscation Task | Checksum: 1b0a0c76c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.199 ; gain = 0.000 ; free physical = 1891 ; free virtual = 7137
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2649.199 ; gain = 927.703 ; free physical = 1891 ; free virtual = 7137
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_test_top_drc_opted.rpt -pb ddr3_decay_test_top_drc_opted.pb -rpx ddr3_decay_test_top_drc_opted.rpx
Command: report_drc -file ddr3_decay_test_top_drc_opted.rpt -pb ddr3_decay_test_top_drc_opted.pb -rpx ddr3_decay_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2655.137 ; gain = 0.000 ; free physical = 1816 ; free virtual = 7061
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2655.137 ; gain = 0.000 ; free physical = 1815 ; free virtual = 7059
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.137 ; gain = 0.000 ; free physical = 1814 ; free virtual = 7058
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2655.137 ; gain = 0.000 ; free physical = 1812 ; free virtual = 7056
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.137 ; gain = 0.000 ; free physical = 1812 ; free virtual = 7056
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.137 ; gain = 0.000 ; free physical = 1811 ; free virtual = 7055
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2655.137 ; gain = 0.000 ; free physical = 1811 ; free virtual = 7055
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.145 ; gain = 0.000 ; free physical = 1767 ; free virtual = 7014
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19e8f984c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.145 ; gain = 0.000 ; free physical = 1767 ; free virtual = 7014
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.145 ; gain = 0.000 ; free physical = 1767 ; free virtual = 7014

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19847183d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2698.145 ; gain = 0.000 ; free physical = 1764 ; free virtual = 7011

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 292dd5c53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1764 ; free virtual = 7012

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 292dd5c53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1764 ; free virtual = 7012
Phase 1 Placer Initialization | Checksum: 292dd5c53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1764 ; free virtual = 7012

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23160e723

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1772 ; free virtual = 7020

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0bae350

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1772 ; free virtual = 7019

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 252010eb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1772 ; free virtual = 7019

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b2ce7422

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1809 ; free virtual = 7057

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1ebca1984

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1811 ; free virtual = 7058

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 23 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 12, total 23, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 25 nets or LUTs. Breaked 23 LUTs, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1810 ; free virtual = 7057

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           23  |              2  |                    25  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           23  |              2  |                    25  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d16db93f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1808 ; free virtual = 7056
Phase 2.5 Global Place Phase2 | Checksum: 223f6f7dc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1807 ; free virtual = 7054
Phase 2 Global Placement | Checksum: 223f6f7dc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1807 ; free virtual = 7054

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17c5ee7f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1807 ; free virtual = 7054

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 202bfe205

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1805 ; free virtual = 7053

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2251772e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1805 ; free virtual = 7053

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2263ad4de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1805 ; free virtual = 7053

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ec94c670

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1796 ; free virtual = 7045

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 228544630

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1795 ; free virtual = 7044

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18c19dcc3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1795 ; free virtual = 7044

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f43a713e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1795 ; free virtual = 7044

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 320b2fbfa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1793 ; free virtual = 7042
Phase 3 Detail Placement | Checksum: 320b2fbfa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1793 ; free virtual = 7042

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23489b620

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.942 | TNS=-33.648 |
Phase 1 Physical Synthesis Initialization | Checksum: 9bee4777

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1793 ; free virtual = 7042
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1cd6fdeab

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1793 ; free virtual = 7042
Phase 4.1.1.1 BUFG Insertion | Checksum: 23489b620

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1793 ; free virtual = 7042

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.299. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d3c52d55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1784 ; free virtual = 7035

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1784 ; free virtual = 7035
Phase 4.1 Post Commit Optimization | Checksum: 1d3c52d55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1784 ; free virtual = 7035

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d3c52d55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1784 ; free virtual = 7035

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d3c52d55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1784 ; free virtual = 7035
Phase 4.3 Placer Reporting | Checksum: 1d3c52d55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1784 ; free virtual = 7035

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1784 ; free virtual = 7035

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1784 ; free virtual = 7035
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 249083fe9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1784 ; free virtual = 7035
Ending Placer Task | Checksum: 1f2c4bf1b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.188 ; gain = 39.043 ; free physical = 1784 ; free virtual = 7035
72 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.188 ; gain = 82.051 ; free physical = 1784 ; free virtual = 7035
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file ddr3_decay_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1729 ; free virtual = 6980
INFO: [Vivado 12-24828] Executing command : report_utilization -file ddr3_decay_test_top_utilization_placed.rpt -pb ddr3_decay_test_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file ddr3_decay_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1743 ; free virtual = 6995
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1742 ; free virtual = 6994
Wrote PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1740 ; free virtual = 6993
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1739 ; free virtual = 6992
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1755 ; free virtual = 7008
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1755 ; free virtual = 7008
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1755 ; free virtual = 7008
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1754 ; free virtual = 7008
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1713 ; free virtual = 6966
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.18s |  WALL: 0.10s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1713 ; free virtual = 6966

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.464 | TNS=-6.046 |
Phase 1 Physical Synthesis Initialization | Checksum: 80d50b07

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1712 ; free virtual = 6965
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.464 | TNS=-6.046 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 80d50b07

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1712 ; free virtual = 6965

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.464 | TNS=-6.046 |
INFO: [Physopt 32-702] Processed net u_ddr3_phy_inst/addr_q_reg[10]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ddr3_phy_inst/dfi_address_s[2]. Critical path length was reduced through logic transformation on cell u_ddr3_phy_inst/addr_q[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/rd_en_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-5.117 |
INFO: [Physopt 32-663] Processed net data_read_q[11].  Re-placed instance data_read_q_reg[11]
INFO: [Physopt 32-735] Processed net data_read_q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-4.850 |
INFO: [Physopt 32-663] Processed net data_read_q[23].  Re-placed instance data_read_q_reg[23]
INFO: [Physopt 32-735] Processed net data_read_q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-4.582 |
INFO: [Physopt 32-663] Processed net data_read_q[4].  Re-placed instance data_read_q_reg[4]
INFO: [Physopt 32-735] Processed net data_read_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-4.314 |
INFO: [Physopt 32-663] Processed net data_read_q[5].  Re-placed instance data_read_q_reg[5]
INFO: [Physopt 32-735] Processed net data_read_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-4.047 |
INFO: [Physopt 32-663] Processed net data_read_q[7].  Re-placed instance data_read_q_reg[7]
INFO: [Physopt 32-735] Processed net data_read_q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-3.988 |
INFO: [Physopt 32-663] Processed net data_read_q[8].  Re-placed instance data_read_q_reg[8]
INFO: [Physopt 32-735] Processed net data_read_q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.182 | TNS=-3.851 |
INFO: [Physopt 32-663] Processed net data_read_q[6].  Re-placed instance data_read_q_reg[6]
INFO: [Physopt 32-735] Processed net data_read_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.166 | TNS=-3.805 |
INFO: [Physopt 32-702] Processed net u_ddr3_phy_inst/ddr3_cas_n_o_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ddr3_phy_inst/rd_en_q[4]_i_2_n_0.  Re-placed instance u_ddr3_phy_inst/rd_en_q[4]_i_2
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/rd_en_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.160 | TNS=-3.799 |
INFO: [Physopt 32-81] Processed net u_ddr3_phy_inst/rd_en_q[4]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/rd_en_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.154 | TNS=-3.789 |
INFO: [Physopt 32-663] Processed net data_read_q[19].  Re-placed instance data_read_q_reg[19]
INFO: [Physopt 32-735] Processed net data_read_q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.154 | TNS=-3.771 |
INFO: [Physopt 32-663] Processed net data_read_q[25].  Re-placed instance data_read_q_reg[25]
INFO: [Physopt 32-735] Processed net data_read_q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.154 | TNS=-3.753 |
INFO: [Physopt 32-663] Processed net data_read_q[26].  Re-placed instance data_read_q_reg[26]
INFO: [Physopt 32-735] Processed net data_read_q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.154 | TNS=-3.735 |
INFO: [Physopt 32-663] Processed net data_read_q[30].  Re-placed instance data_read_q_reg[30]
INFO: [Physopt 32-735] Processed net data_read_q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.149 | TNS=-3.717 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/rd_en_q[4]_i_2_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-3.679 |
INFO: [Physopt 32-702] Processed net u_ddr3_phy_inst/ddr3_ras_n_o_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/ras_n_q_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.136 | TNS=-3.631 |
INFO: [Physopt 32-702] Processed net data_read_q[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/data_read_q[31]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.118 | TNS=-0.420 |
INFO: [Physopt 32-702] Processed net u_ddr3_phy_inst/ddr3_cs_n_o_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ddr3_phy_inst/dfi_cs_n_s. Critical path length was reduced through logic transformation on cell u_ddr3_phy_inst/cs_n_q_i_1_comp.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/cs_n_q_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.111 | TNS=-0.337 |
INFO: [Physopt 32-663] Processed net u_ddr3_phy_inst/cas_n_q_i_2_n_0.  Re-placed instance u_ddr3_phy_inst/cas_n_q_i_2
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/cas_n_q_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-0.226 |
INFO: [Physopt 32-663] Processed net u_ddr3_phy_inst/ras_n_q_i_4_n_0.  Re-placed instance u_ddr3_phy_inst/ras_n_q_i_4
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/ras_n_q_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.042 | TNS=-0.148 |
INFO: [Physopt 32-702] Processed net timer_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/timer_q[23]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.035 | TNS=-0.085 |
INFO: [Physopt 32-710] Processed net u_ddr3_phy_inst/dfi_cs_n_s. Critical path length was reduced through logic transformation on cell u_ddr3_phy_inst/cs_n_q_i_1_comp_1.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/cs_n_q_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.033 | TNS=-0.052 |
INFO: [Physopt 32-702] Processed net timer_q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_ddr3_phy_inst/timer_q[23]_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/timer_q[23]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.026 | TNS=-0.071 |
INFO: [Physopt 32-702] Processed net timer_q[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net u_ddr3_phy_inst/timer_q[23]_i_6_n_0_repN. Net driver u_ddr3_phy_inst/timer_q[23]_i_6_replica was replaced.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/timer_q[23]_i_6_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.020 | TNS=-0.020 |
INFO: [Physopt 32-702] Processed net u_ddr3_phy_inst/ras_n_q_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ddr3_phy_inst/ras_n_q_i_3_n_0. Critical path length was reduced through logic transformation on cell u_ddr3_phy_inst/ras_n_q_i_3_comp.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/we_n_q_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.012 |
INFO: [Physopt 32-710] Processed net u_ddr3_phy_inst/dfi_ras_n_s. Critical path length was reduced through logic transformation on cell u_ddr3_phy_inst/ras_n_q_i_1_comp.
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/ras_n_q_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.001 | TNS=-0.003 |
INFO: [Physopt 32-702] Processed net u_ddr3_phy_inst/data_read_q[31]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_7_n_0.  Re-placed instance u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_7
INFO: [Physopt 32-735] Processed net u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
Phase 3 Critical Path Optimization | Checksum: 80d50b07

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
Phase 4 Critical Path Optimization | Checksum: 80d50b07

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.004 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.468  |          6.046  |            2  |              0  |                    27  |           0  |           2  |  00:00:03  |
|  Total          |          0.468  |          6.046  |            2  |              0  |                    27  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
Ending Physical Synthesis Task | Checksum: 187393c37

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
INFO: [Common 17-83] Releasing license: Implementation
183 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.188 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
Wrote PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2741.953 ; gain = 4.766 ; free physical = 1703 ; free virtual = 6956
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.953 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2741.953 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.953 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2741.953 ; gain = 0.000 ; free physical = 1703 ; free virtual = 6956
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2741.953 ; gain = 4.766 ; free physical = 1703 ; free virtual = 6956
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b16d31ef ConstDB: 0 ShapeSum: 20c2dbe5 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 77e4491a | NumContArr: d5aade4b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d2e11c9f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2875.734 ; gain = 35.000 ; free physical = 1577 ; free virtual = 6830

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d2e11c9f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2875.734 ; gain = 35.000 ; free physical = 1577 ; free virtual = 6830

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d2e11c9f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2875.734 ; gain = 35.000 ; free physical = 1577 ; free virtual = 6830
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b133e878

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2905.938 ; gain = 65.203 ; free physical = 1544 ; free virtual = 6798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.371 | TNS=-1.328 | WHS=-0.261 | THS=-7.863 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 529
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 529
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ebdde29d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2910.906 ; gain = 70.172 ; free physical = 1536 ; free virtual = 6790

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2ebdde29d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2910.906 ; gain = 70.172 ; free physical = 1536 ; free virtual = 6790

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23be11b00

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2910.906 ; gain = 70.172 ; free physical = 1536 ; free virtual = 6791
Phase 4 Initial Routing | Checksum: 23be11b00

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2910.906 ; gain = 70.172 ; free physical = 1536 ; free virtual = 6791

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.640 | TNS=-12.319| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ce955e2d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1536 ; free virtual = 6790

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.805 | TNS=-21.115| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 290551d4d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1535 ; free virtual = 6790
Phase 5 Rip-up And Reroute | Checksum: 290551d4d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1535 ; free virtual = 6790

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23b9d9045

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1535 ; free virtual = 6790
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.561 | TNS=-7.934 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 28aa9c2a7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1535 ; free virtual = 6790

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 28aa9c2a7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1535 ; free virtual = 6790
Phase 6 Delay and Skew Optimization | Checksum: 28aa9c2a7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1535 ; free virtual = 6790

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.523 | TNS=-6.430 | WHS=0.164  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 23405bdcc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1535 ; free virtual = 6790
Phase 7 Post Hold Fix | Checksum: 23405bdcc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1535 ; free virtual = 6790

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.139183 %
  Global Horizontal Routing Utilization  = 0.110685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 23405bdcc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1528 ; free virtual = 6782

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23405bdcc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1528 ; free virtual = 6782

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2785c4980

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1530 ; free virtual = 6785

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2785c4980

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1530 ; free virtual = 6785

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.523 | TNS=-6.430 | WHS=0.164  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2785c4980

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1530 ; free virtual = 6785
Total Elapsed time in route_design: 30.35 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 19c24371c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1530 ; free virtual = 6785
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 19c24371c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2926.906 ; gain = 86.172 ; free physical = 1530 ; free virtual = 6785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 1 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2926.906 ; gain = 184.953 ; free physical = 1530 ; free virtual = 6785
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_test_top_drc_routed.rpt -pb ddr3_decay_test_top_drc_routed.pb -rpx ddr3_decay_test_top_drc_routed.rpx
Command: report_drc -file ddr3_decay_test_top_drc_routed.rpt -pb ddr3_decay_test_top_drc_routed.pb -rpx ddr3_decay_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file ddr3_decay_test_top_methodology_drc_routed.rpt -pb ddr3_decay_test_top_methodology_drc_routed.pb -rpx ddr3_decay_test_top_methodology_drc_routed.rpx
Command: report_methodology -file ddr3_decay_test_top_methodology_drc_routed.rpt -pb ddr3_decay_test_top_methodology_drc_routed.pb -rpx ddr3_decay_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file ddr3_decay_test_top_timing_summary_routed.rpt -pb ddr3_decay_test_top_timing_summary_routed.pb -rpx ddr3_decay_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file ddr3_decay_test_top_route_status.rpt -pb ddr3_decay_test_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file ddr3_decay_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file ddr3_decay_test_top_bus_skew_routed.rpt -pb ddr3_decay_test_top_bus_skew_routed.pb -rpx ddr3_decay_test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file ddr3_decay_test_top_power_routed.rpt -pb ddr3_decay_test_top_power_summary_routed.pb -rpx ddr3_decay_test_top_power_routed.rpx
Command: report_power -file ddr3_decay_test_top_power_routed.rpt -pb ddr3_decay_test_top_power_summary_routed.pb -rpx ddr3_decay_test_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
218 Infos, 1 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file ddr3_decay_test_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3068.852 ; gain = 141.945 ; free physical = 1384 ; free virtual = 6642
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.852 ; gain = 0.000 ; free physical = 1384 ; free virtual = 6642
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3068.852 ; gain = 0.000 ; free physical = 1384 ; free virtual = 6642
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.852 ; gain = 0.000 ; free physical = 1384 ; free virtual = 6642
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.852 ; gain = 0.000 ; free physical = 1384 ; free virtual = 6642
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.852 ; gain = 0.000 ; free physical = 1384 ; free virtual = 6642
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.852 ; gain = 0.000 ; free physical = 1384 ; free virtual = 6642
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3068.852 ; gain = 0.000 ; free physical = 1384 ; free virtual = 6642
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_routed.dcp' has been generated.
Command: write_bitstream -force ddr3_decay_test_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 26120800 bits.
Writing bitstream ./ddr3_decay_test_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
230 Infos, 1 Warnings, 25 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3319.844 ; gain = 250.992 ; free physical = 1074 ; free virtual = 6337
INFO: [Common 17-206] Exiting Vivado at Tue May 27 16:09:52 2025...
