TOC

0. Introduction
1. MMIO register list
2. Card identification
3. Endian switch
4. Engine enables
5. Interrupts
6. VRAM hidden area


= Introduction =

PMC is the "master control" engine of the card. Its purpose is to provide
card identication, manage enable/disable bits of other engines, and handle
top-level interrupt routing.

The PMC's MMIO range is 0x0000:0x1000. It is always active.


MMIO register list

no annotation - available on all cards
[1] - available on NV11+
[2] - available on NV17+
[3] - available on NV92+?
[4] - available on NV94+
[5] - available on NVA3+
[6] - available on NVC0+
[7] - available on NVC4+

000000    ID			card identification
000004[1] ENDIAN		endian switch
000008[3] BOOT_2		??? [more card identification?]
000100    INTR_HOST		interrupt status - host
000104[5] INTR_NMHOST		interrupt status - non-maskable host
000108[5] INTR_DAEMON		interrupt status - PDAEMON
000140    INTR_EN_HOST		interrupt enable - host
000144[5] INTR_EN_NMHOST	interrupt enable - non-maskable host
000148[5] INTR_EN_DAEMON	interrupt enable - PDAEMON
000160    INTR_LN_HOST		interrupt line state - host
000164[5] INTR_LN_NMHOST	interrupt line state - non-maskable host
000168[5] INTR_LN_DAEMON	interrupt line state - PDAEMON
000200    ENABLE		engine master enable
000204[6] SUBFIFO_ENABLE	PSUBFIFO enables
000208[6] ???			??? [related to enable?]
[XXX: figure out 208]
00020c[7] ???			??? [related to enable?]
[XXX: figure out 20c]
000260...000274[5] ???		??? related to PFIFO engines
[XXX: figure out 260...]
000300[2] VRAM_HIDE_LOW		VRAM hidden area low address and enable
000304[2] VRAM_HIDE_HIGH	VRAM hidden area high address
000640[5] INTR_MASK_HOST	interrupt mask - host
000644[5] INTR_MASK_NMHOST	interrupt mask - non-maskable host
000648[5] INTR_MASK_PDAEMON	interrupt mask - PDAEMON
000a00[4] NEW_ID		card identification


= Card identification =

The main register used to identify the card is the ID register. However,
the ID register has different formats depending on the chipset family:

MMIO 0x000000: ID [NV01:NV04]
  bits 0-3: minor revision
  bits 4-7: major revision
    These two bitfields together are also visible as PCI revision. For
    NV03, revisions equal or higher than 0x20 mean NV03T.
  bits 8-11: implementation - always 1 except on NV02
  bits 12-15: always 0
  bits 16-19: chipset - 1 is NV01, 2 is NV02, 3 is NV03 or NV03T
  bits 20-27: always 0
  bits 28-31: foundry - 0 is SGS, 1 is Helios, 2 is TMSC

MMIO 0x000000: ID [NV04:NV10]
  bits 0-3: ??? [XXX]
  bitd 4-11: always 0
  bits 12-15: architecture - always 4
  bits 16-19: minor revision
  bits 20-23: major revision - 0 is NV04, 1 and 2 are NV05
    These two bitfields together are also visible as PCI revision.
  bits 24-27: always 0
  bits 28-31: foundry - 0 is SGS, 1 is Helios, 2 is TMSC

MMIO 0x000000: ID [NV10-]
  bits 0-7: stepping
  bits 16-19: device id [NV10:NV92]
  bits 15-19: device id [NV92:NVD8]
  bits 12-19: device id [NVD9-]
    The value of this bitfield is equal to low 4, 5, or 6 bits of the PCI
    device id. The bitfield size and position changed between cards due to
    varying amount of changeable bits. See pstraps.txt and nvchipset.txt for
    more details.
  bits 20-27: chipset id
    This is THE chipset id that comes after "NV". See nvchipsets.txt for the
    list.
  bits 28-31: ??? [XXX: figure this out]

NV92[?] introduced another identification register in PMC, with unknown
purpose:

MMIO 0x000008: BOOT_2 [NV92?-]
[XXX: what is this? when was it introduced? seen non-0 on at least NV92]

NV94 introduced a new identification register with rearranged bitfields:

MMIO 0x000a00: NEW_ID
  bits 0-7: device id
  bits 8-11: same value as BOOT_2 register
  bits 12-19: stepping [XXX: there are cards where the steppings don't match
              between registers - does this mean something or is it just
	      s random screwup?]
  bits 20-27: chipset id


= Endian switch =

PMC also contains the endian switch register. The endian switch can be set to
either little or big endian, and affects all accesses to BAR0 and, if present,
BAR2/BAR3 - see nvbars.txt for more details. It is controlled by the ENDIAN
register:

MMIO 0x000004: ENDIAN [NV11-]
  When read, returns 0x01000001 if in big-endian mode, 0 if in little-endian
  mode. When written, if bit 24 of the written value is 1, flips the endian
  switch to the opposite value, otherwise does nothing.

The register operates in such idiosyncratic way because it is itself affected
by the endian switch - thus the read value was chosen to be unaffected by
wrong endian setting, while write behavior was chosen so that writing "1" in
either endianness will switch the card to that endianness.

This register and the endian switch don't exist on pre-NV11 cards - they're
always little-endian.

Note that this switch is also used by NV50+ PFIFO as its default endianness
- see nv50-pfifo.txt for details.

The MMIO areas containing aliases of 8-bit VGA registers are unaffected by
this switch, despite being in BAR0.


= Engine enables =

PMC contains the main engine enable register, which is used to turn whole
engines on and off:

MMIO 0x000200: ENABLE
  When given bit is set to 0, the corresponding engine is disabled, when set
  to 1, it is enabled. Most engines disappear from MMIO space and reset to
  default state when disabled.

On NV01, the bits are:
  0: PAUDIO [nv01-paudio.txt]
  4: PDMA [nv01-pdma.txt]
  8: PFIFO [nv01-pfifo.txt]
  12: PGRAPH [nv01-pgraph.txt]
  16: PRM [nv01-prm.txt]
  24: PFB [nv01-pfb.txt]

On NV03:NV04, the bits are:
  0: ??? [XXX]
  4: PMEDIA [pmedia.txt]
  8: PFIFO [nv01-pfifo.txt]
  12: PGRAPH [nv03-pgraph.txt] and PDMA [nv03-pdma.txt]
  16: PTIMER [ptimer.txt]
  20: PFB [nv03-pfb.txt]
  24: CRTC [nvvga.txt]
  28: PRAMDAC.VIDEO [pramdac.txt]

On NV04:NV50, the bits are:
  0: ??? - alleged to be related to I2C [NV10-] [XXX]
  1: VPE [vpe.txt] [NV17-], also controls PVP [vp1.txt] [NV41-]
  4: PMEDIA [pmedia.txt]
  8: PFIFO [nv04-pfifo.txt]
  12: PGRAPH [nv04-pgraph.txt, nv10-pgraph.txt, nv30-pgraph.txt, nv40-pgraph.txt]
  13: PGRAPH CS??? apparently exists on some late NV4x... [nv40-pgraph.txt] [NV4?-]
  [XXX: figure out the CS thing, figure out the variants. Known not to exist on NV40, NV43, NV44, NV49]
  16: PTIMER [ptimer.txt]
  20: PFB [nv03-pfb.txt, nv10-pfb.txt, nv40-pfb.txt, nv44-pfb.txt]
  24: PCRTC [nvvga.txt]
  25: PCRTC2 [nvvga.txt] [NV11-]
  26: PTV [ptv.txt] [NV17:NV20, NV25:NV50]
  28: PRAMDAC.VIDEO [pramdac.txt] [NV04:NV10] or PVIDEO [pvideo.txt] [NV10:NV50]

On NV50:NVC0, the bits are:
  0: ??? - alleged to be related to I2C
  1: VPE [vpe.txt] and PVP [vp1.txt, vp2-pvp.txt] [NV50:NV98 and NVA0]
  1: PPPP [vp3-pppp.txt] [NV98 and NVAA-]
  4: PMEDIA [pmedia.txt]
  8: PFIFO [nv50-pfifo.txt]
  12: PGRAPH [nv50-pgraph.txt]
  13: PCOPY [pcopy.txt] [NVA3-]
  14: PCRYPT [pcrypt.txt, vp3-pcrypt.txt] [NV84:NVA3]
  14: PUNK1C1 [NVAF]
  15: PBSP [vp2-pbsp.txt, vp3-pbsp.txt] [NV84-]
  16: PTIMER [ptimer.txt]
  17: PVP [vp3-pvp.txt] [NV98 and NVAA-]
  20: PFB [nv50-pfb.txt]
  21: PGRAPH CHSW [NV84-] [nv50-pfifo.txt]
  22: PMPEG CHSW [NV84-]
  23: PCOPY CHSW [NVA3-]
  24: PVP CHSW [NV84-] [nv50-pfifo.txt]
  25: PCRYPT CHSW [NV84:NVA3] [nv50-pfifo.txt]
  25: PUNK1C1 CHSW [NVAF] [nv50-pfifo.txt]
  26: PBSP CHSW [NV84-] [nv50-pfifo.txt]
  27: ??? [NV84-]
  28: ??? [NV84-]
  30: PDISPLAY [pdisplay.txt]
  31: ???
[XXX: unknowns]

On NVC0+, the bits are:
  0: ??? - alleged to be related to I2C
  1: PPPP [vp3-pppp.txt]
  2: PXBAR [nvc0-pxbar.txt]
  3: PMFB [nvc0-pmfb.txt]
  4: PMEDIA [pmedia.txt]
  5: PIBUS [pibus.txt]
  6: PCOPY[0] [pcopy.txt]
  7: PCOPY[1] [pcopy.txt]
  8: PFIFO [nvc0-pfifo.txt]
  12: PGRAPH [nvc0-pgraph.txt]
  13: PDAEMON [pdaemon.txt]
  15: PBSP [vp3-pbsp.txt]
  16: PTIMER [ptimer.txt]
  17: PVP [vp3-pvp.txt]
  18: PVENC [NVE4-] [pvenc.txt]
  20: PBFB [nvc0-pbfb.txt]
  21: PCOPY[2] [NVE4-] [pcopy.txt]
  26: ??? [NVE4-]
  27: ???
  28: PCOUNTER [pcounter.txt]
  29: PFFB [nvc0-pffb.txt]
  30: PDISPLAY [pdisplay.txt]
  31: ???

NVC0 also introduced SUBFIFO_ENABLE register:

MMIO 0x000204: SUBFIFO_ENABLE
  Enables PFIFO's PSUBFIFOs. Bit i corresponds to PSUBFIFO[i]. See
  nvc0-pfifo.txt for details.

There are also two other registers looking like ENABLE, but with seemingly
no effect and currently unknown purpose:

MMIO 0x000208: ??? [NVC0-]
  Has the same bits as ENABLE, comes up as all-1 on boot, except for PDISPLAY
  bit which comes up as 0.

MMIO 0x00020c: ??? [NVC4-]
  Has bits which correspond to PFIFO engines in ENABLE, ie.
    1: PPPP
    6: PCOPY[0]
    7: PCOPY[1]
    12: PGRAPH
    15: PBSP
    17: PVP
  Comes up as all-1.

[XXX: RE these two]


= Interrupts =

Another thing that PMC handles is the top-level interrupt routing. On cards
earlier than NVA3, PMC gets interrupt lines from all interested engines on
the card, aggregates them together, adds in an option to trigger a "software"
interrupt manually, and routes them to the PCI INTA pin. There is an enable
register, but it only allows one to enable/disable all hardware or all
software interrupts.

NVA3 introduced fine-grained interrupt masking, as well as an option to route
interrupts to PDAEMON. The HOST interrupts have a new masking stage in PDAEMON
[see pdaemon.txt] - as a side effect of that, powering off PDAEMON will
disable host interrupt delivery. A subset of interrupt types can also be
routed to NMHOST destination, which is identical to HOST, but doesn't go
through the PDAEMON masking circuitry.

MMIO 0x000100: INTR_HOST
MMIO 0x000104: INTR_NMHOST [NVA3-]
MMIO 0x000108: INTR_DAEMON [NVA3-]
  Interrupt status. Bits 0-30 are hardware interrupts, bit 31 is software
  interrupt. 1 if the relevant input interrupt line is active and, for NVA3+
  chipsets, enabled in INTR_MASK_*. Bits 0-30 are read-only, bit 31 can be
  written to set/clear the software interrupt. Bit 31 can only be set to 1 if
  software interrupts are enabled in INTR_MASK_*, except for NMHOST on NVC0+,
  where it works even if masked.

MMIO 0x000140: INTR_EN_HOST
MMIO 0x000144: INTR_EN_NMHOST [NVA3-]
MMIO 0x000148: INTR_EN_DAEMON [NVA3-]
  bit 0: hardware interrupt enable - if 1, and any of bits 0-30 of INTR_* are
         active, the corresponding output interrupt line will be asserted.
  bit 1: software interrupt enable - if 1, bit 31 of INTR_* is active, the
         corresponding output interrupt line will be asserted.

MMIO 0x000160: INTR_LN_HOST
MMIO 0x000164: INTR_LN_NMHOST [NVA3-]
MMIO 0x000168: INTR_LN_DAEMON [NVA3-]
  Provides a way to peek at the status of corresponding output interrupt line.
  On NV01:NVC0, 0 if the output line is active, 1 if inactive. On NVC0+, 1 if
  active, 0 if inactive.

MMIO 0x000640: INTR_MASK_HOST [NVA3-]
MMIO 0x000644: INTR_MASK_NMHOST [NVA3-]
MMIO 0x000648: INTR_MASK_DAEMON [NVA3-]
  Interrupt mask. If a bit is set to 0 here, it'll be masked off to always-0
  in the INTR_* register, otherwise it'll be connected to the corresponding
  input interrupt line. For HOST and DAEMON, all interrupts can be enabled.
  For NMHOST on pre-NVC0 cards, only input line #8 [PFIFO] can be enabled, for
  NMHOST on NVC0+ cards all interrupts but the software interrupt can be
  enabled - however in this case software interrupt works even without being
  enabled.

The HOST and NMHOST output interrupt lines are connected to the PCI INTA pin
on the card. HOST goes through PDAEMON's HOST interrupt masking circuitry
[IHM], while NMHOST doesn't. DAEMON goes to PDAEMON's fÂµc interrupt line #10.

On pre-NVA3, each PMC interrupt input is a single 0/1 line. On NVA3+, some
inputs have a single line for all three outputs, while some others have 2
lines: one for HOST and DAEMON outputs, and one for NMHOST outuput.

The input interrupts are, for NV01:

0: PAUDIO
4: PDMA
8: PFIFO [nv01-pfifo.txt]
12: PGRAPH
16: PRM
20: PTIMER [ptimer.txt]
24: PGRAPH's vblank interrupt [nv01-pgraph.txt]
28: software
[XXX: check]

For NV03:

4: PMEDIA [pmedia.txt]
8: PFIFO [nv01-pfifo.txt]
12: PGRAPH [nv03-pgraph.txt]
13: PDMA [nv03-pdma.txt]
16: PRAMDAC.VIDEO [pramdac.txt]
20: PTIMER [ptimer.txt]
24: PGRAPH's vblank interrupt [nv03-pgraph.txt, nvvga.txt]
28: PBUS [pbus.txt]
31: software

For NV04:NV50:

0: VPE [vpe.txt] [NV17:NV20 and NV25:NV50]
4: PMEDIA [pmedia.txt]
8: PFIFO [nv04-pfifo.txt]
12: PGRAPH [nv04-pgraph.txt, nv10-pgraph.txt, nv30-pgraph.txt, nv40-pgraph.txt]
16: PRAMDAC.VIDEO [pramdac.txt] [NV04:NV10] or PVIDEO [pvideo.txt] [NV10:NV50]
17: PVP [vp1.txt] [NV41-] [XXX: check this]
20: PTIMER [ptimer.txt]
24: PCRTC [nvvga.txt]
25: PCRTC2 [nvvga.txt] [NV17:NV20 and NV25:NV50]
28: PBUS [pbus.txt]
31: software

For NV50:NVC0:

0: VPE [vpe.txt] [NV50:NV98 and NVA0]
0: PPPP [vp3-pppp.txt] [NV98 and NVAA-]
4: PMEDIA [pmedia.txt]
8: PFIFO [nv50-pfifo.txt] - has separate NMHOST line on NVA3+
9: ??? [NVA3?-]
11: ??? [NVA3?-]
12: PGRAPH [nv50-pgraph.txt]
13: ??? [NVA3?-]
14: PCRYPT [pcrypt.txt, vp3-pcrypt.txt] [NV84:NVA3]
14: PUNK1C1 [NV84:NVA3]
15: PBSP [vp2-pbsp.txt, vp3-pbsp.txt] [NV84-]
16: ??? [NVA3?-]
17: PVP [vp1.txt, vp2-pvp.txt, vp3-pvp.txt] [XXX: check this]
18: PDAEMON [pdaemon.txt] [NVA3-]
19: PTHERM [ptherm.txt]
20: PTIMER [ptimer.txt]
21: PNVIO's GPIO interrupts [pnvio.txt]
22: PCOPY [pcopy.txt]
26: PDISPLAY [pdisplay.txt]
27: ??? [NVA3?-]
28: PBUS [pbus.txt]
29: ??? [NVA3?-]
31: software
[XXX: figure out unknown interrupts. They could've been introduced much
earlier, but we only know them from bitscanning the INTR_MASK regs. on NVA3+.]

For NVC0+:

0: PPPP [vp3-pppp.txt] - has separate NMHOST line
4: PMEDIA [pmedia.txt]
5: PCOPY[0] [pcopy.txt] - has separate NMHOST line
6: PCOPY[1] [pcopy.txt] - has separate NMHOST line
7: PCOPY[2] [NVE4-] [pcopy.txt] - has separate NMHOST line
8: PFIFO [nvc0-pfifo.txt]
9: ???
12: PGRAPH [nvc0-pgraph.txt] - has separate NMHOST line
13: PBFB [nvc0-pbfb.txt]
15: PBSP [vp3-pbsp.txt] - has separate NMHOST line
16: PVENC [NVE4-] [pvenc.txt] - has separate NMHOST line
17: PVP [vp3-pvp.txt] - has separate NMHOST line
18: PTHERM [ptherm.txt]
19: ??? [NVD9-]
20: PTIMER [ptimer.txt]
21: PNVIO's GPIO interrupts [pnvio.txt]
23: ???
24: PDAEMON [pdaemon.txt]
25: PMFB [nvc0-pmfb.txt]
26: PDISPLAY [pdisplay.txt]
27: PFFB [nvc0-pffb.txt]
28: PBUS [pbus.txt] - has separate NMHOST line
29: ???
30: PIBUS [pibus.txt]
31: software
[XXX: unknowns]


= VRAM hidden area =

NV17/NV20 added a feature to disable host reads through selected range of
VRAM. The registers are:

MMIO 0x000300: VRAM_HIDE_LOW
  bits 0-28: address of start of the hidden area. bits 0-1 are ignored, the
             area is always 4-byte aligned.
  bit 31: hidden area enabled
MMIO 0x000304: VRAM_HIDE_HIGH
  bits 0-28: address of end of the hidden area. bits 0-1 are ignored, the
             area is always 4-byte aligned.

The start and end addresses are both inclusive. All BAR1, BAR2/BAR3, PEEPHOLE
and PMEM/PRAMIN reads whose offsets fall into this window will be silently
mangled to read 0 instead. Writes are unaffected. Note that offset from start
of the BAR/PEEPHOLE/PRAMIN/PMEM is used for the comparison, not the actual
VRAM address - thus the selected window will cover a different thing in each
affected space.

The VRAM hidden area functionality got silently nuked on NVC0+ chipsets. The
registers are still present, but they don't do anything.
