
Task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b10  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08004bd0  08004bd0  00014bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cd4  08004cd4  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08004cd4  08004cd4  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004cd4  08004cd4  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cd4  08004cd4  00014cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cd8  08004cd8  00014cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08004cdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c00  20000014  08004cf0  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c14  08004cf0  00021c14  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000152d6  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f5d  00000000  00000000  00035312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a0  00000000  00000000  00038270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001178  00000000  00000000  00039510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d5e  00000000  00000000  0003a688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000159f3  00000000  00000000  000513e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095d3a  00000000  00000000  00066dd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fcb13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042fc  00000000  00000000  000fcb64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004bb8 	.word	0x08004bb8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08004bb8 	.word	0x08004bb8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <transmit1>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void transmit1 (void)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
	uint8_t data[] = "HELLO TASK1\r\n";
 80003fa:	003b      	movs	r3, r7
 80003fc:	4a07      	ldr	r2, [pc, #28]	; (800041c <transmit1+0x28>)
 80003fe:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000400:	c313      	stmia	r3!, {r0, r1, r4}
 8000402:	8812      	ldrh	r2, [r2, #0]
 8000404:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, data, sizeof(data), 1000);
 8000406:	23fa      	movs	r3, #250	; 0xfa
 8000408:	009b      	lsls	r3, r3, #2
 800040a:	0039      	movs	r1, r7
 800040c:	4804      	ldr	r0, [pc, #16]	; (8000420 <transmit1+0x2c>)
 800040e:	220e      	movs	r2, #14
 8000410:	f001 fee2 	bl	80021d8 <HAL_UART_Transmit>
}
 8000414:	46c0      	nop			; (mov r8, r8)
 8000416:	46bd      	mov	sp, r7
 8000418:	b005      	add	sp, #20
 800041a:	bd90      	pop	{r4, r7, pc}
 800041c:	08004bd0 	.word	0x08004bd0
 8000420:	20000030 	.word	0x20000030

08000424 <transmit2>:

void transmit2 (void)
{
 8000424:	b590      	push	{r4, r7, lr}
 8000426:	b085      	sub	sp, #20
 8000428:	af00      	add	r7, sp, #0
	uint8_t data[] = "HELLO TASK2\r\n";
 800042a:	003b      	movs	r3, r7
 800042c:	4a07      	ldr	r2, [pc, #28]	; (800044c <transmit2+0x28>)
 800042e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000430:	c313      	stmia	r3!, {r0, r1, r4}
 8000432:	8812      	ldrh	r2, [r2, #0]
 8000434:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, data, sizeof(data), 1000);
 8000436:	23fa      	movs	r3, #250	; 0xfa
 8000438:	009b      	lsls	r3, r3, #2
 800043a:	0039      	movs	r1, r7
 800043c:	4804      	ldr	r0, [pc, #16]	; (8000450 <transmit2+0x2c>)
 800043e:	220e      	movs	r2, #14
 8000440:	f001 feca 	bl	80021d8 <HAL_UART_Transmit>
}
 8000444:	46c0      	nop			; (mov r8, r8)
 8000446:	46bd      	mov	sp, r7
 8000448:	b005      	add	sp, #20
 800044a:	bd90      	pop	{r4, r7, pc}
 800044c:	08004be0 	.word	0x08004be0
 8000450:	20000030 	.word	0x20000030

08000454 <transmit3>:

void transmit3 (void)
{
 8000454:	b590      	push	{r4, r7, lr}
 8000456:	b085      	sub	sp, #20
 8000458:	af00      	add	r7, sp, #0
	uint8_t data[] = "HELLO TASK3\r\n";
 800045a:	003b      	movs	r3, r7
 800045c:	4a07      	ldr	r2, [pc, #28]	; (800047c <transmit3+0x28>)
 800045e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000460:	c313      	stmia	r3!, {r0, r1, r4}
 8000462:	8812      	ldrh	r2, [r2, #0]
 8000464:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, data, sizeof(data), 1000);
 8000466:	23fa      	movs	r3, #250	; 0xfa
 8000468:	009b      	lsls	r3, r3, #2
 800046a:	0039      	movs	r1, r7
 800046c:	4804      	ldr	r0, [pc, #16]	; (8000480 <transmit3+0x2c>)
 800046e:	220e      	movs	r2, #14
 8000470:	f001 feb2 	bl	80021d8 <HAL_UART_Transmit>
}
 8000474:	46c0      	nop			; (mov r8, r8)
 8000476:	46bd      	mov	sp, r7
 8000478:	b005      	add	sp, #20
 800047a:	bd90      	pop	{r4, r7, pc}
 800047c:	08004bf0 	.word	0x08004bf0
 8000480:	20000030 	.word	0x20000030

08000484 <task1>:

static void task1(void *p)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		transmit1();
 800048c:	f7ff ffb2 	bl	80003f4 <transmit1>
		vTaskDelay(1000);
 8000490:	23fa      	movs	r3, #250	; 0xfa
 8000492:	009b      	lsls	r3, r3, #2
 8000494:	0018      	movs	r0, r3
 8000496:	f003 f87b 	bl	8003590 <vTaskDelay>
		transmit1();
 800049a:	e7f7      	b.n	800048c <task1+0x8>

0800049c <task2>:

	}
}

static void task2(void *p)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		transmit2();
 80004a4:	f7ff ffbe 	bl	8000424 <transmit2>
		vTaskDelay(1000);
 80004a8:	23fa      	movs	r3, #250	; 0xfa
 80004aa:	009b      	lsls	r3, r3, #2
 80004ac:	0018      	movs	r0, r3
 80004ae:	f003 f86f 	bl	8003590 <vTaskDelay>
		transmit2();
 80004b2:	e7f7      	b.n	80004a4 <task2+0x8>

080004b4 <task3>:
	}
}

static void task3(void *p)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
	while(1)
	{
		transmit3();
 80004bc:	f7ff ffca 	bl	8000454 <transmit3>
		vTaskDelay(1000);
 80004c0:	23fa      	movs	r3, #250	; 0xfa
 80004c2:	009b      	lsls	r3, r3, #2
 80004c4:	0018      	movs	r0, r3
 80004c6:	f003 f863 	bl	8003590 <vTaskDelay>
		transmit3();
 80004ca:	e7f7      	b.n	80004bc <task3+0x8>

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b086      	sub	sp, #24
 80004d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d2:	f000 fa87 	bl	80009e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d6:	f000 f83d 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004da:	f000 f8d1 	bl	8000680 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004de:	f000 f881 	bl	80005e4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  xTaskCreate(task1,"T1", 200, NULL,3, &t1);
 80004e2:	4916      	ldr	r1, [pc, #88]	; (800053c <main+0x70>)
 80004e4:	4816      	ldr	r0, [pc, #88]	; (8000540 <main+0x74>)
 80004e6:	230c      	movs	r3, #12
 80004e8:	18fb      	adds	r3, r7, r3
 80004ea:	9301      	str	r3, [sp, #4]
 80004ec:	2303      	movs	r3, #3
 80004ee:	9300      	str	r3, [sp, #0]
 80004f0:	2300      	movs	r3, #0
 80004f2:	22c8      	movs	r2, #200	; 0xc8
 80004f4:	f002 feef 	bl	80032d6 <xTaskCreate>
  xTaskCreate(task2,"T2", 200, NULL,2, &t2);
 80004f8:	4912      	ldr	r1, [pc, #72]	; (8000544 <main+0x78>)
 80004fa:	4813      	ldr	r0, [pc, #76]	; (8000548 <main+0x7c>)
 80004fc:	2308      	movs	r3, #8
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	2302      	movs	r3, #2
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	2300      	movs	r3, #0
 8000508:	22c8      	movs	r2, #200	; 0xc8
 800050a:	f002 fee4 	bl	80032d6 <xTaskCreate>
  xTaskCreate(task3,"T3", 200, NULL,1, &t3);
 800050e:	490f      	ldr	r1, [pc, #60]	; (800054c <main+0x80>)
 8000510:	480f      	ldr	r0, [pc, #60]	; (8000550 <main+0x84>)
 8000512:	1d3b      	adds	r3, r7, #4
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2301      	movs	r3, #1
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	2300      	movs	r3, #0
 800051c:	22c8      	movs	r2, #200	; 0xc8
 800051e:	f002 feda 	bl	80032d6 <xTaskCreate>

  vTaskStartScheduler();
 8000522:	f003 f85b 	bl	80035dc <vTaskStartScheduler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000526:	23a0      	movs	r3, #160	; 0xa0
 8000528:	05db      	lsls	r3, r3, #23
 800052a:	2120      	movs	r1, #32
 800052c:	0018      	movs	r0, r3
 800052e:	f000 fce8 	bl	8000f02 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8000532:	2064      	movs	r0, #100	; 0x64
 8000534:	f000 fa92 	bl	8000a5c <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000538:	e7f5      	b.n	8000526 <main+0x5a>
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	08004c00 	.word	0x08004c00
 8000540:	08000485 	.word	0x08000485
 8000544:	08004c04 	.word	0x08004c04
 8000548:	0800049d 	.word	0x0800049d
 800054c:	08004c08 	.word	0x08004c08
 8000550:	080004b5 	.word	0x080004b5

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b590      	push	{r4, r7, lr}
 8000556:	b093      	sub	sp, #76	; 0x4c
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	2414      	movs	r4, #20
 800055c:	193b      	adds	r3, r7, r4
 800055e:	0018      	movs	r0, r3
 8000560:	2334      	movs	r3, #52	; 0x34
 8000562:	001a      	movs	r2, r3
 8000564:	2100      	movs	r1, #0
 8000566:	f004 fb1e 	bl	8004ba6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	0018      	movs	r0, r3
 800056e:	2310      	movs	r3, #16
 8000570:	001a      	movs	r2, r3
 8000572:	2100      	movs	r1, #0
 8000574:	f004 fb17 	bl	8004ba6 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000578:	2380      	movs	r3, #128	; 0x80
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	0018      	movs	r0, r3
 800057e:	f000 fcdb 	bl	8000f38 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000582:	193b      	adds	r3, r7, r4
 8000584:	2202      	movs	r2, #2
 8000586:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000588:	193b      	adds	r3, r7, r4
 800058a:	2280      	movs	r2, #128	; 0x80
 800058c:	0052      	lsls	r2, r2, #1
 800058e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000590:	193b      	adds	r3, r7, r4
 8000592:	2200      	movs	r2, #0
 8000594:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000596:	193b      	adds	r3, r7, r4
 8000598:	2240      	movs	r2, #64	; 0x40
 800059a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800059c:	193b      	adds	r3, r7, r4
 800059e:	2200      	movs	r2, #0
 80005a0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a2:	193b      	adds	r3, r7, r4
 80005a4:	0018      	movs	r0, r3
 80005a6:	f000 fd13 	bl	8000fd0 <HAL_RCC_OscConfig>
 80005aa:	1e03      	subs	r3, r0, #0
 80005ac:	d001      	beq.n	80005b2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80005ae:	f000 f8c9 	bl	8000744 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	2207      	movs	r2, #7
 80005b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005b8:	1d3b      	adds	r3, r7, #4
 80005ba:	2200      	movs	r2, #0
 80005bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	2200      	movs	r2, #0
 80005c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	2100      	movs	r1, #0
 80005ce:	0018      	movs	r0, r3
 80005d0:	f001 f80e 	bl	80015f0 <HAL_RCC_ClockConfig>
 80005d4:	1e03      	subs	r3, r0, #0
 80005d6:	d001      	beq.n	80005dc <SystemClock_Config+0x88>
  {
    Error_Handler();
 80005d8:	f000 f8b4 	bl	8000744 <Error_Handler>
  }
}
 80005dc:	46c0      	nop			; (mov r8, r8)
 80005de:	46bd      	mov	sp, r7
 80005e0:	b013      	add	sp, #76	; 0x4c
 80005e2:	bd90      	pop	{r4, r7, pc}

080005e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005e8:	4b23      	ldr	r3, [pc, #140]	; (8000678 <MX_USART2_UART_Init+0x94>)
 80005ea:	4a24      	ldr	r2, [pc, #144]	; (800067c <MX_USART2_UART_Init+0x98>)
 80005ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005ee:	4b22      	ldr	r3, [pc, #136]	; (8000678 <MX_USART2_UART_Init+0x94>)
 80005f0:	22e1      	movs	r2, #225	; 0xe1
 80005f2:	0252      	lsls	r2, r2, #9
 80005f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005f6:	4b20      	ldr	r3, [pc, #128]	; (8000678 <MX_USART2_UART_Init+0x94>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005fc:	4b1e      	ldr	r3, [pc, #120]	; (8000678 <MX_USART2_UART_Init+0x94>)
 80005fe:	2200      	movs	r2, #0
 8000600:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000602:	4b1d      	ldr	r3, [pc, #116]	; (8000678 <MX_USART2_UART_Init+0x94>)
 8000604:	2200      	movs	r2, #0
 8000606:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000608:	4b1b      	ldr	r3, [pc, #108]	; (8000678 <MX_USART2_UART_Init+0x94>)
 800060a:	220c      	movs	r2, #12
 800060c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800060e:	4b1a      	ldr	r3, [pc, #104]	; (8000678 <MX_USART2_UART_Init+0x94>)
 8000610:	2200      	movs	r2, #0
 8000612:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000614:	4b18      	ldr	r3, [pc, #96]	; (8000678 <MX_USART2_UART_Init+0x94>)
 8000616:	2200      	movs	r2, #0
 8000618:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800061a:	4b17      	ldr	r3, [pc, #92]	; (8000678 <MX_USART2_UART_Init+0x94>)
 800061c:	2200      	movs	r2, #0
 800061e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000620:	4b15      	ldr	r3, [pc, #84]	; (8000678 <MX_USART2_UART_Init+0x94>)
 8000622:	2200      	movs	r2, #0
 8000624:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000626:	4b14      	ldr	r3, [pc, #80]	; (8000678 <MX_USART2_UART_Init+0x94>)
 8000628:	2200      	movs	r2, #0
 800062a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800062c:	4b12      	ldr	r3, [pc, #72]	; (8000678 <MX_USART2_UART_Init+0x94>)
 800062e:	0018      	movs	r0, r3
 8000630:	f001 fd7c 	bl	800212c <HAL_UART_Init>
 8000634:	1e03      	subs	r3, r0, #0
 8000636:	d001      	beq.n	800063c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000638:	f000 f884 	bl	8000744 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800063c:	4b0e      	ldr	r3, [pc, #56]	; (8000678 <MX_USART2_UART_Init+0x94>)
 800063e:	2100      	movs	r1, #0
 8000640:	0018      	movs	r0, r3
 8000642:	f002 fa0d 	bl	8002a60 <HAL_UARTEx_SetTxFifoThreshold>
 8000646:	1e03      	subs	r3, r0, #0
 8000648:	d001      	beq.n	800064e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800064a:	f000 f87b 	bl	8000744 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800064e:	4b0a      	ldr	r3, [pc, #40]	; (8000678 <MX_USART2_UART_Init+0x94>)
 8000650:	2100      	movs	r1, #0
 8000652:	0018      	movs	r0, r3
 8000654:	f002 fa44 	bl	8002ae0 <HAL_UARTEx_SetRxFifoThreshold>
 8000658:	1e03      	subs	r3, r0, #0
 800065a:	d001      	beq.n	8000660 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800065c:	f000 f872 	bl	8000744 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000660:	4b05      	ldr	r3, [pc, #20]	; (8000678 <MX_USART2_UART_Init+0x94>)
 8000662:	0018      	movs	r0, r3
 8000664:	f002 f9c2 	bl	80029ec <HAL_UARTEx_DisableFifoMode>
 8000668:	1e03      	subs	r3, r0, #0
 800066a:	d001      	beq.n	8000670 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800066c:	f000 f86a 	bl	8000744 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000670:	46c0      	nop			; (mov r8, r8)
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	20000030 	.word	0x20000030
 800067c:	40004400 	.word	0x40004400

08000680 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	b089      	sub	sp, #36	; 0x24
 8000684:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000686:	240c      	movs	r4, #12
 8000688:	193b      	adds	r3, r7, r4
 800068a:	0018      	movs	r0, r3
 800068c:	2314      	movs	r3, #20
 800068e:	001a      	movs	r2, r3
 8000690:	2100      	movs	r1, #0
 8000692:	f004 fa88 	bl	8004ba6 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000696:	4b21      	ldr	r3, [pc, #132]	; (800071c <MX_GPIO_Init+0x9c>)
 8000698:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800069a:	4b20      	ldr	r3, [pc, #128]	; (800071c <MX_GPIO_Init+0x9c>)
 800069c:	2104      	movs	r1, #4
 800069e:	430a      	orrs	r2, r1
 80006a0:	635a      	str	r2, [r3, #52]	; 0x34
 80006a2:	4b1e      	ldr	r3, [pc, #120]	; (800071c <MX_GPIO_Init+0x9c>)
 80006a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006a6:	2204      	movs	r2, #4
 80006a8:	4013      	ands	r3, r2
 80006aa:	60bb      	str	r3, [r7, #8]
 80006ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006ae:	4b1b      	ldr	r3, [pc, #108]	; (800071c <MX_GPIO_Init+0x9c>)
 80006b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006b2:	4b1a      	ldr	r3, [pc, #104]	; (800071c <MX_GPIO_Init+0x9c>)
 80006b4:	2120      	movs	r1, #32
 80006b6:	430a      	orrs	r2, r1
 80006b8:	635a      	str	r2, [r3, #52]	; 0x34
 80006ba:	4b18      	ldr	r3, [pc, #96]	; (800071c <MX_GPIO_Init+0x9c>)
 80006bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006be:	2220      	movs	r2, #32
 80006c0:	4013      	ands	r3, r2
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c6:	4b15      	ldr	r3, [pc, #84]	; (800071c <MX_GPIO_Init+0x9c>)
 80006c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006ca:	4b14      	ldr	r3, [pc, #80]	; (800071c <MX_GPIO_Init+0x9c>)
 80006cc:	2101      	movs	r1, #1
 80006ce:	430a      	orrs	r2, r1
 80006d0:	635a      	str	r2, [r3, #52]	; 0x34
 80006d2:	4b12      	ldr	r3, [pc, #72]	; (800071c <MX_GPIO_Init+0x9c>)
 80006d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006d6:	2201      	movs	r2, #1
 80006d8:	4013      	ands	r3, r2
 80006da:	603b      	str	r3, [r7, #0]
 80006dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80006de:	23a0      	movs	r3, #160	; 0xa0
 80006e0:	05db      	lsls	r3, r3, #23
 80006e2:	2200      	movs	r2, #0
 80006e4:	2160      	movs	r1, #96	; 0x60
 80006e6:	0018      	movs	r0, r3
 80006e8:	f000 fbee 	bl	8000ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80006ec:	0021      	movs	r1, r4
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	2260      	movs	r2, #96	; 0x60
 80006f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f4:	187b      	adds	r3, r7, r1
 80006f6:	2201      	movs	r2, #1
 80006f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000706:	187a      	adds	r2, r7, r1
 8000708:	23a0      	movs	r3, #160	; 0xa0
 800070a:	05db      	lsls	r3, r3, #23
 800070c:	0011      	movs	r1, r2
 800070e:	0018      	movs	r0, r3
 8000710:	f000 fa76 	bl	8000c00 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	b009      	add	sp, #36	; 0x24
 800071a:	bd90      	pop	{r4, r7, pc}
 800071c:	40021000 	.word	0x40021000

08000720 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a04      	ldr	r2, [pc, #16]	; (8000740 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800072e:	4293      	cmp	r3, r2
 8000730:	d101      	bne.n	8000736 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000732:	f000 f977 	bl	8000a24 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	46bd      	mov	sp, r7
 800073a:	b002      	add	sp, #8
 800073c:	bd80      	pop	{r7, pc}
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	40000400 	.word	0x40000400

08000744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000748:	b672      	cpsid	i
}
 800074a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800074c:	e7fe      	b.n	800074c <Error_Handler+0x8>
	...

08000750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000756:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <HAL_MspInit+0x44>)
 8000758:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800075a:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <HAL_MspInit+0x44>)
 800075c:	2101      	movs	r1, #1
 800075e:	430a      	orrs	r2, r1
 8000760:	641a      	str	r2, [r3, #64]	; 0x40
 8000762:	4b0c      	ldr	r3, [pc, #48]	; (8000794 <HAL_MspInit+0x44>)
 8000764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000766:	2201      	movs	r2, #1
 8000768:	4013      	ands	r3, r2
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800076e:	4b09      	ldr	r3, [pc, #36]	; (8000794 <HAL_MspInit+0x44>)
 8000770:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000772:	4b08      	ldr	r3, [pc, #32]	; (8000794 <HAL_MspInit+0x44>)
 8000774:	2180      	movs	r1, #128	; 0x80
 8000776:	0549      	lsls	r1, r1, #21
 8000778:	430a      	orrs	r2, r1
 800077a:	63da      	str	r2, [r3, #60]	; 0x3c
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <HAL_MspInit+0x44>)
 800077e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	055b      	lsls	r3, r3, #21
 8000784:	4013      	ands	r3, r2
 8000786:	603b      	str	r3, [r7, #0]
 8000788:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	b002      	add	sp, #8
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	40021000 	.word	0x40021000

08000798 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b091      	sub	sp, #68	; 0x44
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a0:	232c      	movs	r3, #44	; 0x2c
 80007a2:	18fb      	adds	r3, r7, r3
 80007a4:	0018      	movs	r0, r3
 80007a6:	2314      	movs	r3, #20
 80007a8:	001a      	movs	r2, r3
 80007aa:	2100      	movs	r1, #0
 80007ac:	f004 f9fb 	bl	8004ba6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b0:	2410      	movs	r4, #16
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	0018      	movs	r0, r3
 80007b6:	231c      	movs	r3, #28
 80007b8:	001a      	movs	r2, r3
 80007ba:	2100      	movs	r1, #0
 80007bc:	f004 f9f3 	bl	8004ba6 <memset>
  if(huart->Instance==USART2)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a22      	ldr	r2, [pc, #136]	; (8000850 <HAL_UART_MspInit+0xb8>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d13e      	bne.n	8000848 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	2202      	movs	r2, #2
 80007ce:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007d0:	193b      	adds	r3, r7, r4
 80007d2:	2200      	movs	r2, #0
 80007d4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	0018      	movs	r0, r3
 80007da:	f001 f8dd 	bl	8001998 <HAL_RCCEx_PeriphCLKConfig>
 80007de:	1e03      	subs	r3, r0, #0
 80007e0:	d001      	beq.n	80007e6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80007e2:	f7ff ffaf 	bl	8000744 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007e6:	4b1b      	ldr	r3, [pc, #108]	; (8000854 <HAL_UART_MspInit+0xbc>)
 80007e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007ea:	4b1a      	ldr	r3, [pc, #104]	; (8000854 <HAL_UART_MspInit+0xbc>)
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	0289      	lsls	r1, r1, #10
 80007f0:	430a      	orrs	r2, r1
 80007f2:	63da      	str	r2, [r3, #60]	; 0x3c
 80007f4:	4b17      	ldr	r3, [pc, #92]	; (8000854 <HAL_UART_MspInit+0xbc>)
 80007f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007f8:	2380      	movs	r3, #128	; 0x80
 80007fa:	029b      	lsls	r3, r3, #10
 80007fc:	4013      	ands	r3, r2
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	4b14      	ldr	r3, [pc, #80]	; (8000854 <HAL_UART_MspInit+0xbc>)
 8000804:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000806:	4b13      	ldr	r3, [pc, #76]	; (8000854 <HAL_UART_MspInit+0xbc>)
 8000808:	2101      	movs	r1, #1
 800080a:	430a      	orrs	r2, r1
 800080c:	635a      	str	r2, [r3, #52]	; 0x34
 800080e:	4b11      	ldr	r3, [pc, #68]	; (8000854 <HAL_UART_MspInit+0xbc>)
 8000810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000812:	2201      	movs	r2, #1
 8000814:	4013      	ands	r3, r2
 8000816:	60bb      	str	r3, [r7, #8]
 8000818:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800081a:	212c      	movs	r1, #44	; 0x2c
 800081c:	187b      	adds	r3, r7, r1
 800081e:	220c      	movs	r2, #12
 8000820:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2202      	movs	r2, #2
 8000826:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	187b      	adds	r3, r7, r1
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082e:	187b      	adds	r3, r7, r1
 8000830:	2200      	movs	r2, #0
 8000832:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000834:	187b      	adds	r3, r7, r1
 8000836:	2201      	movs	r2, #1
 8000838:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083a:	187a      	adds	r2, r7, r1
 800083c:	23a0      	movs	r3, #160	; 0xa0
 800083e:	05db      	lsls	r3, r3, #23
 8000840:	0011      	movs	r1, r2
 8000842:	0018      	movs	r0, r3
 8000844:	f000 f9dc 	bl	8000c00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000848:	46c0      	nop			; (mov r8, r8)
 800084a:	46bd      	mov	sp, r7
 800084c:	b011      	add	sp, #68	; 0x44
 800084e:	bd90      	pop	{r4, r7, pc}
 8000850:	40004400 	.word	0x40004400
 8000854:	40021000 	.word	0x40021000

08000858 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000858:	b5b0      	push	{r4, r5, r7, lr}
 800085a:	b08c      	sub	sp, #48	; 0x30
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000860:	232b      	movs	r3, #43	; 0x2b
 8000862:	18fb      	adds	r3, r7, r3
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8000868:	4b37      	ldr	r3, [pc, #220]	; (8000948 <HAL_InitTick+0xf0>)
 800086a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800086c:	4b36      	ldr	r3, [pc, #216]	; (8000948 <HAL_InitTick+0xf0>)
 800086e:	2102      	movs	r1, #2
 8000870:	430a      	orrs	r2, r1
 8000872:	63da      	str	r2, [r3, #60]	; 0x3c
 8000874:	4b34      	ldr	r3, [pc, #208]	; (8000948 <HAL_InitTick+0xf0>)
 8000876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000878:	2202      	movs	r2, #2
 800087a:	4013      	ands	r3, r2
 800087c:	60bb      	str	r3, [r7, #8]
 800087e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000880:	230c      	movs	r3, #12
 8000882:	18fa      	adds	r2, r7, r3
 8000884:	2410      	movs	r4, #16
 8000886:	193b      	adds	r3, r7, r4
 8000888:	0011      	movs	r1, r2
 800088a:	0018      	movs	r0, r3
 800088c:	f001 f85a 	bl	8001944 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000890:	193b      	adds	r3, r7, r4
 8000892:	68db      	ldr	r3, [r3, #12]
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000898:	2b00      	cmp	r3, #0
 800089a:	d104      	bne.n	80008a6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800089c:	f001 f83c 	bl	8001918 <HAL_RCC_GetPCLK1Freq>
 80008a0:	0003      	movs	r3, r0
 80008a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80008a4:	e004      	b.n	80008b0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80008a6:	f001 f837 	bl	8001918 <HAL_RCC_GetPCLK1Freq>
 80008aa:	0003      	movs	r3, r0
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008b2:	4926      	ldr	r1, [pc, #152]	; (800094c <HAL_InitTick+0xf4>)
 80008b4:	0018      	movs	r0, r3
 80008b6:	f7ff fc27 	bl	8000108 <__udivsi3>
 80008ba:	0003      	movs	r3, r0
 80008bc:	3b01      	subs	r3, #1
 80008be:	623b      	str	r3, [r7, #32]

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80008c0:	4b23      	ldr	r3, [pc, #140]	; (8000950 <HAL_InitTick+0xf8>)
 80008c2:	4a24      	ldr	r2, [pc, #144]	; (8000954 <HAL_InitTick+0xfc>)
 80008c4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80008c6:	4b22      	ldr	r3, [pc, #136]	; (8000950 <HAL_InitTick+0xf8>)
 80008c8:	4a23      	ldr	r2, [pc, #140]	; (8000958 <HAL_InitTick+0x100>)
 80008ca:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80008cc:	4b20      	ldr	r3, [pc, #128]	; (8000950 <HAL_InitTick+0xf8>)
 80008ce:	6a3a      	ldr	r2, [r7, #32]
 80008d0:	605a      	str	r2, [r3, #4]
  htim3.Init.ClockDivision = 0;
 80008d2:	4b1f      	ldr	r3, [pc, #124]	; (8000950 <HAL_InitTick+0xf8>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d8:	4b1d      	ldr	r3, [pc, #116]	; (8000950 <HAL_InitTick+0xf8>)
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008de:	4b1c      	ldr	r3, [pc, #112]	; (8000950 <HAL_InitTick+0xf8>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 80008e4:	252b      	movs	r5, #43	; 0x2b
 80008e6:	197c      	adds	r4, r7, r5
 80008e8:	4b19      	ldr	r3, [pc, #100]	; (8000950 <HAL_InitTick+0xf8>)
 80008ea:	0018      	movs	r0, r3
 80008ec:	f001 f988 	bl	8001c00 <HAL_TIM_Base_Init>
 80008f0:	0003      	movs	r3, r0
 80008f2:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80008f4:	197b      	adds	r3, r7, r5
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d11e      	bne.n	800093a <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 80008fc:	197c      	adds	r4, r7, r5
 80008fe:	4b14      	ldr	r3, [pc, #80]	; (8000950 <HAL_InitTick+0xf8>)
 8000900:	0018      	movs	r0, r3
 8000902:	f001 f9dd 	bl	8001cc0 <HAL_TIM_Base_Start_IT>
 8000906:	0003      	movs	r3, r0
 8000908:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800090a:	197b      	adds	r3, r7, r5
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d113      	bne.n	800093a <HAL_InitTick+0xe2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000912:	2010      	movs	r0, #16
 8000914:	f000 f963 	bl	8000bde <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2b03      	cmp	r3, #3
 800091c:	d809      	bhi.n	8000932 <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2200      	movs	r2, #0
 8000922:	0019      	movs	r1, r3
 8000924:	2010      	movs	r0, #16
 8000926:	f000 f945 	bl	8000bb4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800092a:	4b0c      	ldr	r3, [pc, #48]	; (800095c <HAL_InitTick+0x104>)
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	e003      	b.n	800093a <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 8000932:	232b      	movs	r3, #43	; 0x2b
 8000934:	18fb      	adds	r3, r7, r3
 8000936:	2201      	movs	r2, #1
 8000938:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800093a:	232b      	movs	r3, #43	; 0x2b
 800093c:	18fb      	adds	r3, r7, r3
 800093e:	781b      	ldrb	r3, [r3, #0]
}
 8000940:	0018      	movs	r0, r3
 8000942:	46bd      	mov	sp, r7
 8000944:	b00c      	add	sp, #48	; 0x30
 8000946:	bdb0      	pop	{r4, r5, r7, pc}
 8000948:	40021000 	.word	0x40021000
 800094c:	000f4240 	.word	0x000f4240
 8000950:	200000c4 	.word	0x200000c4
 8000954:	40000400 	.word	0x40000400
 8000958:	000003e7 	.word	0x000003e7
 800095c:	20000004 	.word	0x20000004

08000960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000964:	e7fe      	b.n	8000964 <NMI_Handler+0x4>

08000966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096a:	e7fe      	b.n	800096a <HardFault_Handler+0x4>

0800096c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000970:	4b03      	ldr	r3, [pc, #12]	; (8000980 <TIM3_IRQHandler+0x14>)
 8000972:	0018      	movs	r0, r3
 8000974:	f001 f9fa 	bl	8001d6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000978:	46c0      	nop			; (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	200000c4 	.word	0x200000c4

08000984 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000988:	46c0      	nop			; (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000990:	480d      	ldr	r0, [pc, #52]	; (80009c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000992:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000994:	f7ff fff6 	bl	8000984 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000998:	480c      	ldr	r0, [pc, #48]	; (80009cc <LoopForever+0x6>)
  ldr r1, =_edata
 800099a:	490d      	ldr	r1, [pc, #52]	; (80009d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800099c:	4a0d      	ldr	r2, [pc, #52]	; (80009d4 <LoopForever+0xe>)
  movs r3, #0
 800099e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a0:	e002      	b.n	80009a8 <LoopCopyDataInit>

080009a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009a6:	3304      	adds	r3, #4

080009a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009ac:	d3f9      	bcc.n	80009a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ae:	4a0a      	ldr	r2, [pc, #40]	; (80009d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009b0:	4c0a      	ldr	r4, [pc, #40]	; (80009dc <LoopForever+0x16>)
  movs r3, #0
 80009b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b4:	e001      	b.n	80009ba <LoopFillZerobss>

080009b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009b8:	3204      	adds	r2, #4

080009ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009bc:	d3fb      	bcc.n	80009b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009be:	f004 f8c5 	bl	8004b4c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80009c2:	f7ff fd83 	bl	80004cc <main>

080009c6 <LoopForever>:

LoopForever:
  b LoopForever
 80009c6:	e7fe      	b.n	80009c6 <LoopForever>
  ldr   r0, =_estack
 80009c8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80009cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80009d4:	08004cdc 	.word	0x08004cdc
  ldr r2, =_sbss
 80009d8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80009dc:	20001c14 	.word	0x20001c14

080009e0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009e0:	e7fe      	b.n	80009e0 <ADC1_IRQHandler>
	...

080009e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	2200      	movs	r2, #0
 80009ee:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f0:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <HAL_Init+0x3c>)
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <HAL_Init+0x3c>)
 80009f6:	2180      	movs	r1, #128	; 0x80
 80009f8:	0049      	lsls	r1, r1, #1
 80009fa:	430a      	orrs	r2, r1
 80009fc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009fe:	2003      	movs	r0, #3
 8000a00:	f7ff ff2a 	bl	8000858 <HAL_InitTick>
 8000a04:	1e03      	subs	r3, r0, #0
 8000a06:	d003      	beq.n	8000a10 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000a08:	1dfb      	adds	r3, r7, #7
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	701a      	strb	r2, [r3, #0]
 8000a0e:	e001      	b.n	8000a14 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000a10:	f7ff fe9e 	bl	8000750 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a14:	1dfb      	adds	r3, r7, #7
 8000a16:	781b      	ldrb	r3, [r3, #0]
}
 8000a18:	0018      	movs	r0, r3
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	b002      	add	sp, #8
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40022000 	.word	0x40022000

08000a24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a28:	4b05      	ldr	r3, [pc, #20]	; (8000a40 <HAL_IncTick+0x1c>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	001a      	movs	r2, r3
 8000a2e:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <HAL_IncTick+0x20>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	18d2      	adds	r2, r2, r3
 8000a34:	4b03      	ldr	r3, [pc, #12]	; (8000a44 <HAL_IncTick+0x20>)
 8000a36:	601a      	str	r2, [r3, #0]
}
 8000a38:	46c0      	nop			; (mov r8, r8)
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	20000008 	.word	0x20000008
 8000a44:	20000110 	.word	0x20000110

08000a48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a4c:	4b02      	ldr	r3, [pc, #8]	; (8000a58 <HAL_GetTick+0x10>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
}
 8000a50:	0018      	movs	r0, r3
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	20000110 	.word	0x20000110

08000a5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a64:	f7ff fff0 	bl	8000a48 <HAL_GetTick>
 8000a68:	0003      	movs	r3, r0
 8000a6a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	3301      	adds	r3, #1
 8000a74:	d005      	beq.n	8000a82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a76:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <HAL_Delay+0x44>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	001a      	movs	r2, r3
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	189b      	adds	r3, r3, r2
 8000a80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a82:	46c0      	nop			; (mov r8, r8)
 8000a84:	f7ff ffe0 	bl	8000a48 <HAL_GetTick>
 8000a88:	0002      	movs	r2, r0
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	68fa      	ldr	r2, [r7, #12]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d8f7      	bhi.n	8000a84 <HAL_Delay+0x28>
  {
  }
}
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	b004      	add	sp, #16
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	20000008 	.word	0x20000008

08000aa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	0002      	movs	r2, r0
 8000aac:	1dfb      	adds	r3, r7, #7
 8000aae:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ab0:	1dfb      	adds	r3, r7, #7
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b7f      	cmp	r3, #127	; 0x7f
 8000ab6:	d809      	bhi.n	8000acc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab8:	1dfb      	adds	r3, r7, #7
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	001a      	movs	r2, r3
 8000abe:	231f      	movs	r3, #31
 8000ac0:	401a      	ands	r2, r3
 8000ac2:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <__NVIC_EnableIRQ+0x30>)
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	4091      	lsls	r1, r2
 8000ac8:	000a      	movs	r2, r1
 8000aca:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000acc:	46c0      	nop			; (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	b002      	add	sp, #8
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	e000e100 	.word	0xe000e100

08000ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad8:	b590      	push	{r4, r7, lr}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	0002      	movs	r2, r0
 8000ae0:	6039      	str	r1, [r7, #0]
 8000ae2:	1dfb      	adds	r3, r7, #7
 8000ae4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ae6:	1dfb      	adds	r3, r7, #7
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b7f      	cmp	r3, #127	; 0x7f
 8000aec:	d828      	bhi.n	8000b40 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aee:	4a2f      	ldr	r2, [pc, #188]	; (8000bac <__NVIC_SetPriority+0xd4>)
 8000af0:	1dfb      	adds	r3, r7, #7
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	b25b      	sxtb	r3, r3
 8000af6:	089b      	lsrs	r3, r3, #2
 8000af8:	33c0      	adds	r3, #192	; 0xc0
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	589b      	ldr	r3, [r3, r2]
 8000afe:	1dfa      	adds	r2, r7, #7
 8000b00:	7812      	ldrb	r2, [r2, #0]
 8000b02:	0011      	movs	r1, r2
 8000b04:	2203      	movs	r2, #3
 8000b06:	400a      	ands	r2, r1
 8000b08:	00d2      	lsls	r2, r2, #3
 8000b0a:	21ff      	movs	r1, #255	; 0xff
 8000b0c:	4091      	lsls	r1, r2
 8000b0e:	000a      	movs	r2, r1
 8000b10:	43d2      	mvns	r2, r2
 8000b12:	401a      	ands	r2, r3
 8000b14:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	019b      	lsls	r3, r3, #6
 8000b1a:	22ff      	movs	r2, #255	; 0xff
 8000b1c:	401a      	ands	r2, r3
 8000b1e:	1dfb      	adds	r3, r7, #7
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	0018      	movs	r0, r3
 8000b24:	2303      	movs	r3, #3
 8000b26:	4003      	ands	r3, r0
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b2c:	481f      	ldr	r0, [pc, #124]	; (8000bac <__NVIC_SetPriority+0xd4>)
 8000b2e:	1dfb      	adds	r3, r7, #7
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	b25b      	sxtb	r3, r3
 8000b34:	089b      	lsrs	r3, r3, #2
 8000b36:	430a      	orrs	r2, r1
 8000b38:	33c0      	adds	r3, #192	; 0xc0
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b3e:	e031      	b.n	8000ba4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b40:	4a1b      	ldr	r2, [pc, #108]	; (8000bb0 <__NVIC_SetPriority+0xd8>)
 8000b42:	1dfb      	adds	r3, r7, #7
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	0019      	movs	r1, r3
 8000b48:	230f      	movs	r3, #15
 8000b4a:	400b      	ands	r3, r1
 8000b4c:	3b08      	subs	r3, #8
 8000b4e:	089b      	lsrs	r3, r3, #2
 8000b50:	3306      	adds	r3, #6
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	18d3      	adds	r3, r2, r3
 8000b56:	3304      	adds	r3, #4
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	1dfa      	adds	r2, r7, #7
 8000b5c:	7812      	ldrb	r2, [r2, #0]
 8000b5e:	0011      	movs	r1, r2
 8000b60:	2203      	movs	r2, #3
 8000b62:	400a      	ands	r2, r1
 8000b64:	00d2      	lsls	r2, r2, #3
 8000b66:	21ff      	movs	r1, #255	; 0xff
 8000b68:	4091      	lsls	r1, r2
 8000b6a:	000a      	movs	r2, r1
 8000b6c:	43d2      	mvns	r2, r2
 8000b6e:	401a      	ands	r2, r3
 8000b70:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	019b      	lsls	r3, r3, #6
 8000b76:	22ff      	movs	r2, #255	; 0xff
 8000b78:	401a      	ands	r2, r3
 8000b7a:	1dfb      	adds	r3, r7, #7
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	0018      	movs	r0, r3
 8000b80:	2303      	movs	r3, #3
 8000b82:	4003      	ands	r3, r0
 8000b84:	00db      	lsls	r3, r3, #3
 8000b86:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b88:	4809      	ldr	r0, [pc, #36]	; (8000bb0 <__NVIC_SetPriority+0xd8>)
 8000b8a:	1dfb      	adds	r3, r7, #7
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	001c      	movs	r4, r3
 8000b90:	230f      	movs	r3, #15
 8000b92:	4023      	ands	r3, r4
 8000b94:	3b08      	subs	r3, #8
 8000b96:	089b      	lsrs	r3, r3, #2
 8000b98:	430a      	orrs	r2, r1
 8000b9a:	3306      	adds	r3, #6
 8000b9c:	009b      	lsls	r3, r3, #2
 8000b9e:	18c3      	adds	r3, r0, r3
 8000ba0:	3304      	adds	r3, #4
 8000ba2:	601a      	str	r2, [r3, #0]
}
 8000ba4:	46c0      	nop			; (mov r8, r8)
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	b003      	add	sp, #12
 8000baa:	bd90      	pop	{r4, r7, pc}
 8000bac:	e000e100 	.word	0xe000e100
 8000bb0:	e000ed00 	.word	0xe000ed00

08000bb4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60b9      	str	r1, [r7, #8]
 8000bbc:	607a      	str	r2, [r7, #4]
 8000bbe:	210f      	movs	r1, #15
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	1c02      	adds	r2, r0, #0
 8000bc4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000bc6:	68ba      	ldr	r2, [r7, #8]
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	b25b      	sxtb	r3, r3
 8000bce:	0011      	movs	r1, r2
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	f7ff ff81 	bl	8000ad8 <__NVIC_SetPriority>
}
 8000bd6:	46c0      	nop			; (mov r8, r8)
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	b004      	add	sp, #16
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b082      	sub	sp, #8
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	0002      	movs	r2, r0
 8000be6:	1dfb      	adds	r3, r7, #7
 8000be8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bea:	1dfb      	adds	r3, r7, #7
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	b25b      	sxtb	r3, r3
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	f7ff ff57 	bl	8000aa4 <__NVIC_EnableIRQ>
}
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	b002      	add	sp, #8
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c0e:	e147      	b.n	8000ea0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2101      	movs	r1, #1
 8000c16:	697a      	ldr	r2, [r7, #20]
 8000c18:	4091      	lsls	r1, r2
 8000c1a:	000a      	movs	r2, r1
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d100      	bne.n	8000c28 <HAL_GPIO_Init+0x28>
 8000c26:	e138      	b.n	8000e9a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	2203      	movs	r2, #3
 8000c2e:	4013      	ands	r3, r2
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d005      	beq.n	8000c40 <HAL_GPIO_Init+0x40>
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2203      	movs	r2, #3
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d130      	bne.n	8000ca2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	409a      	lsls	r2, r3
 8000c4e:	0013      	movs	r3, r2
 8000c50:	43da      	mvns	r2, r3
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	4013      	ands	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	68da      	ldr	r2, [r3, #12]
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	409a      	lsls	r2, r3
 8000c62:	0013      	movs	r3, r2
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c76:	2201      	movs	r2, #1
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	0013      	movs	r3, r2
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	091b      	lsrs	r3, r3, #4
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	401a      	ands	r2, r3
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	409a      	lsls	r2, r3
 8000c94:	0013      	movs	r3, r2
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	4013      	ands	r3, r2
 8000caa:	2b03      	cmp	r3, #3
 8000cac:	d017      	beq.n	8000cde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	68db      	ldr	r3, [r3, #12]
 8000cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	2203      	movs	r2, #3
 8000cba:	409a      	lsls	r2, r3
 8000cbc:	0013      	movs	r3, r2
 8000cbe:	43da      	mvns	r2, r3
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	689a      	ldr	r2, [r3, #8]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	409a      	lsls	r2, r3
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d123      	bne.n	8000d32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	08da      	lsrs	r2, r3, #3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3208      	adds	r2, #8
 8000cf2:	0092      	lsls	r2, r2, #2
 8000cf4:	58d3      	ldr	r3, [r2, r3]
 8000cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	2207      	movs	r2, #7
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	220f      	movs	r2, #15
 8000d02:	409a      	lsls	r2, r3
 8000d04:	0013      	movs	r3, r2
 8000d06:	43da      	mvns	r2, r3
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	691a      	ldr	r2, [r3, #16]
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	2107      	movs	r1, #7
 8000d16:	400b      	ands	r3, r1
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	409a      	lsls	r2, r3
 8000d1c:	0013      	movs	r3, r2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	08da      	lsrs	r2, r3, #3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	3208      	adds	r2, #8
 8000d2c:	0092      	lsls	r2, r2, #2
 8000d2e:	6939      	ldr	r1, [r7, #16]
 8000d30:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	43da      	mvns	r2, r3
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2203      	movs	r2, #3
 8000d50:	401a      	ands	r2, r3
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685a      	ldr	r2, [r3, #4]
 8000d6a:	23c0      	movs	r3, #192	; 0xc0
 8000d6c:	029b      	lsls	r3, r3, #10
 8000d6e:	4013      	ands	r3, r2
 8000d70:	d100      	bne.n	8000d74 <HAL_GPIO_Init+0x174>
 8000d72:	e092      	b.n	8000e9a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000d74:	4a50      	ldr	r2, [pc, #320]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	089b      	lsrs	r3, r3, #2
 8000d7a:	3318      	adds	r3, #24
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	589b      	ldr	r3, [r3, r2]
 8000d80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	2203      	movs	r2, #3
 8000d86:	4013      	ands	r3, r2
 8000d88:	00db      	lsls	r3, r3, #3
 8000d8a:	220f      	movs	r2, #15
 8000d8c:	409a      	lsls	r2, r3
 8000d8e:	0013      	movs	r3, r2
 8000d90:	43da      	mvns	r2, r3
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	4013      	ands	r3, r2
 8000d96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000d98:	687a      	ldr	r2, [r7, #4]
 8000d9a:	23a0      	movs	r3, #160	; 0xa0
 8000d9c:	05db      	lsls	r3, r3, #23
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d013      	beq.n	8000dca <HAL_GPIO_Init+0x1ca>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a45      	ldr	r2, [pc, #276]	; (8000ebc <HAL_GPIO_Init+0x2bc>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d00d      	beq.n	8000dc6 <HAL_GPIO_Init+0x1c6>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a44      	ldr	r2, [pc, #272]	; (8000ec0 <HAL_GPIO_Init+0x2c0>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d007      	beq.n	8000dc2 <HAL_GPIO_Init+0x1c2>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a43      	ldr	r2, [pc, #268]	; (8000ec4 <HAL_GPIO_Init+0x2c4>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d101      	bne.n	8000dbe <HAL_GPIO_Init+0x1be>
 8000dba:	2303      	movs	r3, #3
 8000dbc:	e006      	b.n	8000dcc <HAL_GPIO_Init+0x1cc>
 8000dbe:	2305      	movs	r3, #5
 8000dc0:	e004      	b.n	8000dcc <HAL_GPIO_Init+0x1cc>
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	e002      	b.n	8000dcc <HAL_GPIO_Init+0x1cc>
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e000      	b.n	8000dcc <HAL_GPIO_Init+0x1cc>
 8000dca:	2300      	movs	r3, #0
 8000dcc:	697a      	ldr	r2, [r7, #20]
 8000dce:	2103      	movs	r1, #3
 8000dd0:	400a      	ands	r2, r1
 8000dd2:	00d2      	lsls	r2, r2, #3
 8000dd4:	4093      	lsls	r3, r2
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000ddc:	4936      	ldr	r1, [pc, #216]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	089b      	lsrs	r3, r3, #2
 8000de2:	3318      	adds	r3, #24
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dea:	4b33      	ldr	r3, [pc, #204]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	43da      	mvns	r2, r3
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	4013      	ands	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685a      	ldr	r2, [r3, #4]
 8000dfe:	2380      	movs	r3, #128	; 0x80
 8000e00:	035b      	lsls	r3, r3, #13
 8000e02:	4013      	ands	r3, r2
 8000e04:	d003      	beq.n	8000e0e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e0e:	4b2a      	ldr	r3, [pc, #168]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000e14:	4b28      	ldr	r3, [pc, #160]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	43da      	mvns	r2, r3
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	4013      	ands	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685a      	ldr	r2, [r3, #4]
 8000e28:	2380      	movs	r3, #128	; 0x80
 8000e2a:	039b      	lsls	r3, r3, #14
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d003      	beq.n	8000e38 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e38:	4b1f      	ldr	r3, [pc, #124]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e3e:	4a1e      	ldr	r2, [pc, #120]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000e40:	2384      	movs	r3, #132	; 0x84
 8000e42:	58d3      	ldr	r3, [r2, r3]
 8000e44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	43da      	mvns	r2, r3
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	685a      	ldr	r2, [r3, #4]
 8000e54:	2380      	movs	r3, #128	; 0x80
 8000e56:	029b      	lsls	r3, r3, #10
 8000e58:	4013      	ands	r3, r2
 8000e5a:	d003      	beq.n	8000e64 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000e5c:	693a      	ldr	r2, [r7, #16]
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e64:	4914      	ldr	r1, [pc, #80]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000e66:	2284      	movs	r2, #132	; 0x84
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000e6c:	4a12      	ldr	r2, [pc, #72]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000e6e:	2380      	movs	r3, #128	; 0x80
 8000e70:	58d3      	ldr	r3, [r2, r3]
 8000e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	43da      	mvns	r2, r3
 8000e78:	693b      	ldr	r3, [r7, #16]
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685a      	ldr	r2, [r3, #4]
 8000e82:	2380      	movs	r3, #128	; 0x80
 8000e84:	025b      	lsls	r3, r3, #9
 8000e86:	4013      	ands	r3, r2
 8000e88:	d003      	beq.n	8000e92 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e92:	4909      	ldr	r1, [pc, #36]	; (8000eb8 <HAL_GPIO_Init+0x2b8>)
 8000e94:	2280      	movs	r2, #128	; 0x80
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	40da      	lsrs	r2, r3
 8000ea8:	1e13      	subs	r3, r2, #0
 8000eaa:	d000      	beq.n	8000eae <HAL_GPIO_Init+0x2ae>
 8000eac:	e6b0      	b.n	8000c10 <HAL_GPIO_Init+0x10>
  }
}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	46c0      	nop			; (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	b006      	add	sp, #24
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	40021800 	.word	0x40021800
 8000ebc:	50000400 	.word	0x50000400
 8000ec0:	50000800 	.word	0x50000800
 8000ec4:	50000c00 	.word	0x50000c00

08000ec8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	0008      	movs	r0, r1
 8000ed2:	0011      	movs	r1, r2
 8000ed4:	1cbb      	adds	r3, r7, #2
 8000ed6:	1c02      	adds	r2, r0, #0
 8000ed8:	801a      	strh	r2, [r3, #0]
 8000eda:	1c7b      	adds	r3, r7, #1
 8000edc:	1c0a      	adds	r2, r1, #0
 8000ede:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ee0:	1c7b      	adds	r3, r7, #1
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d004      	beq.n	8000ef2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ee8:	1cbb      	adds	r3, r7, #2
 8000eea:	881a      	ldrh	r2, [r3, #0]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ef0:	e003      	b.n	8000efa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ef2:	1cbb      	adds	r3, r7, #2
 8000ef4:	881a      	ldrh	r2, [r3, #0]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	46bd      	mov	sp, r7
 8000efe:	b002      	add	sp, #8
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b084      	sub	sp, #16
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	000a      	movs	r2, r1
 8000f0c:	1cbb      	adds	r3, r7, #2
 8000f0e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	695b      	ldr	r3, [r3, #20]
 8000f14:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f16:	1cbb      	adds	r3, r7, #2
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	041a      	lsls	r2, r3, #16
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	43db      	mvns	r3, r3
 8000f24:	1cb9      	adds	r1, r7, #2
 8000f26:	8809      	ldrh	r1, [r1, #0]
 8000f28:	400b      	ands	r3, r1
 8000f2a:	431a      	orrs	r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	619a      	str	r2, [r3, #24]
}
 8000f30:	46c0      	nop			; (mov r8, r8)
 8000f32:	46bd      	mov	sp, r7
 8000f34:	b004      	add	sp, #16
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000f40:	4b19      	ldr	r3, [pc, #100]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a19      	ldr	r2, [pc, #100]	; (8000fac <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000f46:	4013      	ands	r3, r2
 8000f48:	0019      	movs	r1, r3
 8000f4a:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	2380      	movs	r3, #128	; 0x80
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d11f      	bne.n	8000f9c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000f5c:	4b14      	ldr	r3, [pc, #80]	; (8000fb0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	0013      	movs	r3, r2
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	189b      	adds	r3, r3, r2
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	4912      	ldr	r1, [pc, #72]	; (8000fb4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f7ff f8cc 	bl	8000108 <__udivsi3>
 8000f70:	0003      	movs	r3, r0
 8000f72:	3301      	adds	r3, #1
 8000f74:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f76:	e008      	b.n	8000f8a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d003      	beq.n	8000f86 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	3b01      	subs	r3, #1
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	e001      	b.n	8000f8a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e009      	b.n	8000f9e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f8a:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f8c:	695a      	ldr	r2, [r3, #20]
 8000f8e:	2380      	movs	r3, #128	; 0x80
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	401a      	ands	r2, r3
 8000f94:	2380      	movs	r3, #128	; 0x80
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d0ed      	beq.n	8000f78 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	b004      	add	sp, #16
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	40007000 	.word	0x40007000
 8000fac:	fffff9ff 	.word	0xfffff9ff
 8000fb0:	20000000 	.word	0x20000000
 8000fb4:	000f4240 	.word	0x000f4240

08000fb8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000fbc:	4b03      	ldr	r3, [pc, #12]	; (8000fcc <LL_RCC_GetAPB1Prescaler+0x14>)
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	23e0      	movs	r3, #224	; 0xe0
 8000fc2:	01db      	lsls	r3, r3, #7
 8000fc4:	4013      	ands	r3, r2
}
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b088      	sub	sp, #32
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d101      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e2f3      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	4013      	ands	r3, r2
 8000fea:	d100      	bne.n	8000fee <HAL_RCC_OscConfig+0x1e>
 8000fec:	e07c      	b.n	80010e8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fee:	4bc3      	ldr	r3, [pc, #780]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	2238      	movs	r2, #56	; 0x38
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ff8:	4bc0      	ldr	r3, [pc, #768]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	4013      	ands	r3, r2
 8001000:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	2b10      	cmp	r3, #16
 8001006:	d102      	bne.n	800100e <HAL_RCC_OscConfig+0x3e>
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	2b03      	cmp	r3, #3
 800100c:	d002      	beq.n	8001014 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	2b08      	cmp	r3, #8
 8001012:	d10b      	bne.n	800102c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001014:	4bb9      	ldr	r3, [pc, #740]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	2380      	movs	r3, #128	; 0x80
 800101a:	029b      	lsls	r3, r3, #10
 800101c:	4013      	ands	r3, r2
 800101e:	d062      	beq.n	80010e6 <HAL_RCC_OscConfig+0x116>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d15e      	bne.n	80010e6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	e2ce      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685a      	ldr	r2, [r3, #4]
 8001030:	2380      	movs	r3, #128	; 0x80
 8001032:	025b      	lsls	r3, r3, #9
 8001034:	429a      	cmp	r2, r3
 8001036:	d107      	bne.n	8001048 <HAL_RCC_OscConfig+0x78>
 8001038:	4bb0      	ldr	r3, [pc, #704]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	4baf      	ldr	r3, [pc, #700]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	0249      	lsls	r1, r1, #9
 8001042:	430a      	orrs	r2, r1
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	e020      	b.n	800108a <HAL_RCC_OscConfig+0xba>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685a      	ldr	r2, [r3, #4]
 800104c:	23a0      	movs	r3, #160	; 0xa0
 800104e:	02db      	lsls	r3, r3, #11
 8001050:	429a      	cmp	r2, r3
 8001052:	d10e      	bne.n	8001072 <HAL_RCC_OscConfig+0xa2>
 8001054:	4ba9      	ldr	r3, [pc, #676]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4ba8      	ldr	r3, [pc, #672]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 800105a:	2180      	movs	r1, #128	; 0x80
 800105c:	02c9      	lsls	r1, r1, #11
 800105e:	430a      	orrs	r2, r1
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	4ba6      	ldr	r3, [pc, #664]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	4ba5      	ldr	r3, [pc, #660]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001068:	2180      	movs	r1, #128	; 0x80
 800106a:	0249      	lsls	r1, r1, #9
 800106c:	430a      	orrs	r2, r1
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	e00b      	b.n	800108a <HAL_RCC_OscConfig+0xba>
 8001072:	4ba2      	ldr	r3, [pc, #648]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	4ba1      	ldr	r3, [pc, #644]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001078:	49a1      	ldr	r1, [pc, #644]	; (8001300 <HAL_RCC_OscConfig+0x330>)
 800107a:	400a      	ands	r2, r1
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	4b9f      	ldr	r3, [pc, #636]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	4b9e      	ldr	r3, [pc, #632]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001084:	499f      	ldr	r1, [pc, #636]	; (8001304 <HAL_RCC_OscConfig+0x334>)
 8001086:	400a      	ands	r2, r1
 8001088:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d014      	beq.n	80010bc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001092:	f7ff fcd9 	bl	8000a48 <HAL_GetTick>
 8001096:	0003      	movs	r3, r0
 8001098:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800109a:	e008      	b.n	80010ae <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800109c:	f7ff fcd4 	bl	8000a48 <HAL_GetTick>
 80010a0:	0002      	movs	r2, r0
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	2b64      	cmp	r3, #100	; 0x64
 80010a8:	d901      	bls.n	80010ae <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e28d      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010ae:	4b93      	ldr	r3, [pc, #588]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	2380      	movs	r3, #128	; 0x80
 80010b4:	029b      	lsls	r3, r3, #10
 80010b6:	4013      	ands	r3, r2
 80010b8:	d0f0      	beq.n	800109c <HAL_RCC_OscConfig+0xcc>
 80010ba:	e015      	b.n	80010e8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010bc:	f7ff fcc4 	bl	8000a48 <HAL_GetTick>
 80010c0:	0003      	movs	r3, r0
 80010c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010c4:	e008      	b.n	80010d8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010c6:	f7ff fcbf 	bl	8000a48 <HAL_GetTick>
 80010ca:	0002      	movs	r2, r0
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	2b64      	cmp	r3, #100	; 0x64
 80010d2:	d901      	bls.n	80010d8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80010d4:	2303      	movs	r3, #3
 80010d6:	e278      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010d8:	4b88      	ldr	r3, [pc, #544]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	2380      	movs	r3, #128	; 0x80
 80010de:	029b      	lsls	r3, r3, #10
 80010e0:	4013      	ands	r3, r2
 80010e2:	d1f0      	bne.n	80010c6 <HAL_RCC_OscConfig+0xf6>
 80010e4:	e000      	b.n	80010e8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010e6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2202      	movs	r2, #2
 80010ee:	4013      	ands	r3, r2
 80010f0:	d100      	bne.n	80010f4 <HAL_RCC_OscConfig+0x124>
 80010f2:	e099      	b.n	8001228 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010f4:	4b81      	ldr	r3, [pc, #516]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	2238      	movs	r2, #56	; 0x38
 80010fa:	4013      	ands	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80010fe:	4b7f      	ldr	r3, [pc, #508]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	2203      	movs	r2, #3
 8001104:	4013      	ands	r3, r2
 8001106:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	2b10      	cmp	r3, #16
 800110c:	d102      	bne.n	8001114 <HAL_RCC_OscConfig+0x144>
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	2b02      	cmp	r3, #2
 8001112:	d002      	beq.n	800111a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d135      	bne.n	8001186 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800111a:	4b78      	ldr	r3, [pc, #480]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	2380      	movs	r3, #128	; 0x80
 8001120:	00db      	lsls	r3, r3, #3
 8001122:	4013      	ands	r3, r2
 8001124:	d005      	beq.n	8001132 <HAL_RCC_OscConfig+0x162>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	68db      	ldr	r3, [r3, #12]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d101      	bne.n	8001132 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e24b      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001132:	4b72      	ldr	r3, [pc, #456]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	4a74      	ldr	r2, [pc, #464]	; (8001308 <HAL_RCC_OscConfig+0x338>)
 8001138:	4013      	ands	r3, r2
 800113a:	0019      	movs	r1, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	695b      	ldr	r3, [r3, #20]
 8001140:	021a      	lsls	r2, r3, #8
 8001142:	4b6e      	ldr	r3, [pc, #440]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001144:	430a      	orrs	r2, r1
 8001146:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d112      	bne.n	8001174 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800114e:	4b6b      	ldr	r3, [pc, #428]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a6e      	ldr	r2, [pc, #440]	; (800130c <HAL_RCC_OscConfig+0x33c>)
 8001154:	4013      	ands	r3, r2
 8001156:	0019      	movs	r1, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	691a      	ldr	r2, [r3, #16]
 800115c:	4b67      	ldr	r3, [pc, #412]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 800115e:	430a      	orrs	r2, r1
 8001160:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001162:	4b66      	ldr	r3, [pc, #408]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	0adb      	lsrs	r3, r3, #11
 8001168:	2207      	movs	r2, #7
 800116a:	4013      	ands	r3, r2
 800116c:	4a68      	ldr	r2, [pc, #416]	; (8001310 <HAL_RCC_OscConfig+0x340>)
 800116e:	40da      	lsrs	r2, r3
 8001170:	4b68      	ldr	r3, [pc, #416]	; (8001314 <HAL_RCC_OscConfig+0x344>)
 8001172:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001174:	4b68      	ldr	r3, [pc, #416]	; (8001318 <HAL_RCC_OscConfig+0x348>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	0018      	movs	r0, r3
 800117a:	f7ff fb6d 	bl	8000858 <HAL_InitTick>
 800117e:	1e03      	subs	r3, r0, #0
 8001180:	d051      	beq.n	8001226 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e221      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d030      	beq.n	80011f0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800118e:	4b5b      	ldr	r3, [pc, #364]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a5e      	ldr	r2, [pc, #376]	; (800130c <HAL_RCC_OscConfig+0x33c>)
 8001194:	4013      	ands	r3, r2
 8001196:	0019      	movs	r1, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	691a      	ldr	r2, [r3, #16]
 800119c:	4b57      	ldr	r3, [pc, #348]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 800119e:	430a      	orrs	r2, r1
 80011a0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80011a2:	4b56      	ldr	r3, [pc, #344]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	4b55      	ldr	r3, [pc, #340]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80011a8:	2180      	movs	r1, #128	; 0x80
 80011aa:	0049      	lsls	r1, r1, #1
 80011ac:	430a      	orrs	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011b0:	f7ff fc4a 	bl	8000a48 <HAL_GetTick>
 80011b4:	0003      	movs	r3, r0
 80011b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011b8:	e008      	b.n	80011cc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011ba:	f7ff fc45 	bl	8000a48 <HAL_GetTick>
 80011be:	0002      	movs	r2, r0
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e1fe      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011cc:	4b4b      	ldr	r3, [pc, #300]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	2380      	movs	r3, #128	; 0x80
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	4013      	ands	r3, r2
 80011d6:	d0f0      	beq.n	80011ba <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d8:	4b48      	ldr	r3, [pc, #288]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	4a4a      	ldr	r2, [pc, #296]	; (8001308 <HAL_RCC_OscConfig+0x338>)
 80011de:	4013      	ands	r3, r2
 80011e0:	0019      	movs	r1, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	021a      	lsls	r2, r3, #8
 80011e8:	4b44      	ldr	r3, [pc, #272]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80011ea:	430a      	orrs	r2, r1
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	e01b      	b.n	8001228 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80011f0:	4b42      	ldr	r3, [pc, #264]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	4b41      	ldr	r3, [pc, #260]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80011f6:	4949      	ldr	r1, [pc, #292]	; (800131c <HAL_RCC_OscConfig+0x34c>)
 80011f8:	400a      	ands	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011fc:	f7ff fc24 	bl	8000a48 <HAL_GetTick>
 8001200:	0003      	movs	r3, r0
 8001202:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001204:	e008      	b.n	8001218 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001206:	f7ff fc1f 	bl	8000a48 <HAL_GetTick>
 800120a:	0002      	movs	r2, r0
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	2b02      	cmp	r3, #2
 8001212:	d901      	bls.n	8001218 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001214:	2303      	movs	r3, #3
 8001216:	e1d8      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001218:	4b38      	ldr	r3, [pc, #224]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	2380      	movs	r3, #128	; 0x80
 800121e:	00db      	lsls	r3, r3, #3
 8001220:	4013      	ands	r3, r2
 8001222:	d1f0      	bne.n	8001206 <HAL_RCC_OscConfig+0x236>
 8001224:	e000      	b.n	8001228 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001226:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2208      	movs	r2, #8
 800122e:	4013      	ands	r3, r2
 8001230:	d047      	beq.n	80012c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001232:	4b32      	ldr	r3, [pc, #200]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	2238      	movs	r2, #56	; 0x38
 8001238:	4013      	ands	r3, r2
 800123a:	2b18      	cmp	r3, #24
 800123c:	d10a      	bne.n	8001254 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800123e:	4b2f      	ldr	r3, [pc, #188]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001240:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001242:	2202      	movs	r2, #2
 8001244:	4013      	ands	r3, r2
 8001246:	d03c      	beq.n	80012c2 <HAL_RCC_OscConfig+0x2f2>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d138      	bne.n	80012c2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e1ba      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d019      	beq.n	8001290 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800125c:	4b27      	ldr	r3, [pc, #156]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 800125e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001260:	4b26      	ldr	r3, [pc, #152]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001262:	2101      	movs	r1, #1
 8001264:	430a      	orrs	r2, r1
 8001266:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001268:	f7ff fbee 	bl	8000a48 <HAL_GetTick>
 800126c:	0003      	movs	r3, r0
 800126e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001270:	e008      	b.n	8001284 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001272:	f7ff fbe9 	bl	8000a48 <HAL_GetTick>
 8001276:	0002      	movs	r2, r0
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	2b02      	cmp	r3, #2
 800127e:	d901      	bls.n	8001284 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001280:	2303      	movs	r3, #3
 8001282:	e1a2      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001284:	4b1d      	ldr	r3, [pc, #116]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001286:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001288:	2202      	movs	r2, #2
 800128a:	4013      	ands	r3, r2
 800128c:	d0f1      	beq.n	8001272 <HAL_RCC_OscConfig+0x2a2>
 800128e:	e018      	b.n	80012c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001290:	4b1a      	ldr	r3, [pc, #104]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001292:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 8001296:	2101      	movs	r1, #1
 8001298:	438a      	bics	r2, r1
 800129a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800129c:	f7ff fbd4 	bl	8000a48 <HAL_GetTick>
 80012a0:	0003      	movs	r3, r0
 80012a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012a4:	e008      	b.n	80012b8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a6:	f7ff fbcf 	bl	8000a48 <HAL_GetTick>
 80012aa:	0002      	movs	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d901      	bls.n	80012b8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e188      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012b8:	4b10      	ldr	r3, [pc, #64]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80012ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012bc:	2202      	movs	r2, #2
 80012be:	4013      	ands	r3, r2
 80012c0:	d1f1      	bne.n	80012a6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2204      	movs	r2, #4
 80012c8:	4013      	ands	r3, r2
 80012ca:	d100      	bne.n	80012ce <HAL_RCC_OscConfig+0x2fe>
 80012cc:	e0c6      	b.n	800145c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012ce:	231f      	movs	r3, #31
 80012d0:	18fb      	adds	r3, r7, r3
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80012d6:	4b09      	ldr	r3, [pc, #36]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	2238      	movs	r2, #56	; 0x38
 80012dc:	4013      	ands	r3, r2
 80012de:	2b20      	cmp	r3, #32
 80012e0:	d11e      	bne.n	8001320 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80012e2:	4b06      	ldr	r3, [pc, #24]	; (80012fc <HAL_RCC_OscConfig+0x32c>)
 80012e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012e6:	2202      	movs	r2, #2
 80012e8:	4013      	ands	r3, r2
 80012ea:	d100      	bne.n	80012ee <HAL_RCC_OscConfig+0x31e>
 80012ec:	e0b6      	b.n	800145c <HAL_RCC_OscConfig+0x48c>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d000      	beq.n	80012f8 <HAL_RCC_OscConfig+0x328>
 80012f6:	e0b1      	b.n	800145c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e166      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
 80012fc:	40021000 	.word	0x40021000
 8001300:	fffeffff 	.word	0xfffeffff
 8001304:	fffbffff 	.word	0xfffbffff
 8001308:	ffff80ff 	.word	0xffff80ff
 800130c:	ffffc7ff 	.word	0xffffc7ff
 8001310:	00f42400 	.word	0x00f42400
 8001314:	20000000 	.word	0x20000000
 8001318:	20000004 	.word	0x20000004
 800131c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001320:	4bac      	ldr	r3, [pc, #688]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001322:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001324:	2380      	movs	r3, #128	; 0x80
 8001326:	055b      	lsls	r3, r3, #21
 8001328:	4013      	ands	r3, r2
 800132a:	d101      	bne.n	8001330 <HAL_RCC_OscConfig+0x360>
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <HAL_RCC_OscConfig+0x362>
 8001330:	2300      	movs	r3, #0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d011      	beq.n	800135a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001336:	4ba7      	ldr	r3, [pc, #668]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001338:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800133a:	4ba6      	ldr	r3, [pc, #664]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 800133c:	2180      	movs	r1, #128	; 0x80
 800133e:	0549      	lsls	r1, r1, #21
 8001340:	430a      	orrs	r2, r1
 8001342:	63da      	str	r2, [r3, #60]	; 0x3c
 8001344:	4ba3      	ldr	r3, [pc, #652]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001346:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001348:	2380      	movs	r3, #128	; 0x80
 800134a:	055b      	lsls	r3, r3, #21
 800134c:	4013      	ands	r3, r2
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001352:	231f      	movs	r3, #31
 8001354:	18fb      	adds	r3, r7, r3
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800135a:	4b9f      	ldr	r3, [pc, #636]	; (80015d8 <HAL_RCC_OscConfig+0x608>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	2380      	movs	r3, #128	; 0x80
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4013      	ands	r3, r2
 8001364:	d11a      	bne.n	800139c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001366:	4b9c      	ldr	r3, [pc, #624]	; (80015d8 <HAL_RCC_OscConfig+0x608>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	4b9b      	ldr	r3, [pc, #620]	; (80015d8 <HAL_RCC_OscConfig+0x608>)
 800136c:	2180      	movs	r1, #128	; 0x80
 800136e:	0049      	lsls	r1, r1, #1
 8001370:	430a      	orrs	r2, r1
 8001372:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001374:	f7ff fb68 	bl	8000a48 <HAL_GetTick>
 8001378:	0003      	movs	r3, r0
 800137a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800137c:	e008      	b.n	8001390 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800137e:	f7ff fb63 	bl	8000a48 <HAL_GetTick>
 8001382:	0002      	movs	r2, r0
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	2b02      	cmp	r3, #2
 800138a:	d901      	bls.n	8001390 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800138c:	2303      	movs	r3, #3
 800138e:	e11c      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001390:	4b91      	ldr	r3, [pc, #580]	; (80015d8 <HAL_RCC_OscConfig+0x608>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	2380      	movs	r3, #128	; 0x80
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	4013      	ands	r3, r2
 800139a:	d0f0      	beq.n	800137e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d106      	bne.n	80013b2 <HAL_RCC_OscConfig+0x3e2>
 80013a4:	4b8b      	ldr	r3, [pc, #556]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013a8:	4b8a      	ldr	r3, [pc, #552]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013aa:	2101      	movs	r1, #1
 80013ac:	430a      	orrs	r2, r1
 80013ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80013b0:	e01c      	b.n	80013ec <HAL_RCC_OscConfig+0x41c>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	2b05      	cmp	r3, #5
 80013b8:	d10c      	bne.n	80013d4 <HAL_RCC_OscConfig+0x404>
 80013ba:	4b86      	ldr	r3, [pc, #536]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013be:	4b85      	ldr	r3, [pc, #532]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013c0:	2104      	movs	r1, #4
 80013c2:	430a      	orrs	r2, r1
 80013c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80013c6:	4b83      	ldr	r3, [pc, #524]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013c8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013ca:	4b82      	ldr	r3, [pc, #520]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013cc:	2101      	movs	r1, #1
 80013ce:	430a      	orrs	r2, r1
 80013d0:	65da      	str	r2, [r3, #92]	; 0x5c
 80013d2:	e00b      	b.n	80013ec <HAL_RCC_OscConfig+0x41c>
 80013d4:	4b7f      	ldr	r3, [pc, #508]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013d8:	4b7e      	ldr	r3, [pc, #504]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013da:	2101      	movs	r1, #1
 80013dc:	438a      	bics	r2, r1
 80013de:	65da      	str	r2, [r3, #92]	; 0x5c
 80013e0:	4b7c      	ldr	r3, [pc, #496]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013e4:	4b7b      	ldr	r3, [pc, #492]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80013e6:	2104      	movs	r1, #4
 80013e8:	438a      	bics	r2, r1
 80013ea:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d014      	beq.n	800141e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f4:	f7ff fb28 	bl	8000a48 <HAL_GetTick>
 80013f8:	0003      	movs	r3, r0
 80013fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013fc:	e009      	b.n	8001412 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013fe:	f7ff fb23 	bl	8000a48 <HAL_GetTick>
 8001402:	0002      	movs	r2, r0
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	4a74      	ldr	r2, [pc, #464]	; (80015dc <HAL_RCC_OscConfig+0x60c>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e0db      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001412:	4b70      	ldr	r3, [pc, #448]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001414:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001416:	2202      	movs	r2, #2
 8001418:	4013      	ands	r3, r2
 800141a:	d0f0      	beq.n	80013fe <HAL_RCC_OscConfig+0x42e>
 800141c:	e013      	b.n	8001446 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800141e:	f7ff fb13 	bl	8000a48 <HAL_GetTick>
 8001422:	0003      	movs	r3, r0
 8001424:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001426:	e009      	b.n	800143c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001428:	f7ff fb0e 	bl	8000a48 <HAL_GetTick>
 800142c:	0002      	movs	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	4a6a      	ldr	r2, [pc, #424]	; (80015dc <HAL_RCC_OscConfig+0x60c>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d901      	bls.n	800143c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001438:	2303      	movs	r3, #3
 800143a:	e0c6      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800143c:	4b65      	ldr	r3, [pc, #404]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 800143e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001440:	2202      	movs	r2, #2
 8001442:	4013      	ands	r3, r2
 8001444:	d1f0      	bne.n	8001428 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001446:	231f      	movs	r3, #31
 8001448:	18fb      	adds	r3, r7, r3
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d105      	bne.n	800145c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001450:	4b60      	ldr	r3, [pc, #384]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001452:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001454:	4b5f      	ldr	r3, [pc, #380]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001456:	4962      	ldr	r1, [pc, #392]	; (80015e0 <HAL_RCC_OscConfig+0x610>)
 8001458:	400a      	ands	r2, r1
 800145a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	69db      	ldr	r3, [r3, #28]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d100      	bne.n	8001466 <HAL_RCC_OscConfig+0x496>
 8001464:	e0b0      	b.n	80015c8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001466:	4b5b      	ldr	r3, [pc, #364]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2238      	movs	r2, #56	; 0x38
 800146c:	4013      	ands	r3, r2
 800146e:	2b10      	cmp	r3, #16
 8001470:	d100      	bne.n	8001474 <HAL_RCC_OscConfig+0x4a4>
 8001472:	e078      	b.n	8001566 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	69db      	ldr	r3, [r3, #28]
 8001478:	2b02      	cmp	r3, #2
 800147a:	d153      	bne.n	8001524 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800147c:	4b55      	ldr	r3, [pc, #340]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b54      	ldr	r3, [pc, #336]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001482:	4958      	ldr	r1, [pc, #352]	; (80015e4 <HAL_RCC_OscConfig+0x614>)
 8001484:	400a      	ands	r2, r1
 8001486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001488:	f7ff fade 	bl	8000a48 <HAL_GetTick>
 800148c:	0003      	movs	r3, r0
 800148e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001490:	e008      	b.n	80014a4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001492:	f7ff fad9 	bl	8000a48 <HAL_GetTick>
 8001496:	0002      	movs	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e092      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014a4:	4b4b      	ldr	r3, [pc, #300]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	2380      	movs	r3, #128	; 0x80
 80014aa:	049b      	lsls	r3, r3, #18
 80014ac:	4013      	ands	r3, r2
 80014ae:	d1f0      	bne.n	8001492 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014b0:	4b48      	ldr	r3, [pc, #288]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	4a4c      	ldr	r2, [pc, #304]	; (80015e8 <HAL_RCC_OscConfig+0x618>)
 80014b6:	4013      	ands	r3, r2
 80014b8:	0019      	movs	r1, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a1a      	ldr	r2, [r3, #32]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c2:	431a      	orrs	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c8:	021b      	lsls	r3, r3, #8
 80014ca:	431a      	orrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d0:	431a      	orrs	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	431a      	orrs	r2, r3
 80014d8:	4b3e      	ldr	r3, [pc, #248]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80014da:	430a      	orrs	r2, r1
 80014dc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014de:	4b3d      	ldr	r3, [pc, #244]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	4b3c      	ldr	r3, [pc, #240]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80014e4:	2180      	movs	r1, #128	; 0x80
 80014e6:	0449      	lsls	r1, r1, #17
 80014e8:	430a      	orrs	r2, r1
 80014ea:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80014ec:	4b39      	ldr	r3, [pc, #228]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80014ee:	68da      	ldr	r2, [r3, #12]
 80014f0:	4b38      	ldr	r3, [pc, #224]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 80014f2:	2180      	movs	r1, #128	; 0x80
 80014f4:	0549      	lsls	r1, r1, #21
 80014f6:	430a      	orrs	r2, r1
 80014f8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014fa:	f7ff faa5 	bl	8000a48 <HAL_GetTick>
 80014fe:	0003      	movs	r3, r0
 8001500:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001504:	f7ff faa0 	bl	8000a48 <HAL_GetTick>
 8001508:	0002      	movs	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e059      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001516:	4b2f      	ldr	r3, [pc, #188]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	2380      	movs	r3, #128	; 0x80
 800151c:	049b      	lsls	r3, r3, #18
 800151e:	4013      	ands	r3, r2
 8001520:	d0f0      	beq.n	8001504 <HAL_RCC_OscConfig+0x534>
 8001522:	e051      	b.n	80015c8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001524:	4b2b      	ldr	r3, [pc, #172]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b2a      	ldr	r3, [pc, #168]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 800152a:	492e      	ldr	r1, [pc, #184]	; (80015e4 <HAL_RCC_OscConfig+0x614>)
 800152c:	400a      	ands	r2, r1
 800152e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001530:	f7ff fa8a 	bl	8000a48 <HAL_GetTick>
 8001534:	0003      	movs	r3, r0
 8001536:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800153a:	f7ff fa85 	bl	8000a48 <HAL_GetTick>
 800153e:	0002      	movs	r2, r0
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b02      	cmp	r3, #2
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e03e      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800154c:	4b21      	ldr	r3, [pc, #132]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	2380      	movs	r3, #128	; 0x80
 8001552:	049b      	lsls	r3, r3, #18
 8001554:	4013      	ands	r3, r2
 8001556:	d1f0      	bne.n	800153a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001558:	4b1e      	ldr	r3, [pc, #120]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	4b1d      	ldr	r3, [pc, #116]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 800155e:	4923      	ldr	r1, [pc, #140]	; (80015ec <HAL_RCC_OscConfig+0x61c>)
 8001560:	400a      	ands	r2, r1
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	e030      	b.n	80015c8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	69db      	ldr	r3, [r3, #28]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d101      	bne.n	8001572 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e02b      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001572:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <HAL_RCC_OscConfig+0x604>)
 8001574:	68db      	ldr	r3, [r3, #12]
 8001576:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	2203      	movs	r2, #3
 800157c:	401a      	ands	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a1b      	ldr	r3, [r3, #32]
 8001582:	429a      	cmp	r2, r3
 8001584:	d11e      	bne.n	80015c4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	2270      	movs	r2, #112	; 0x70
 800158a:	401a      	ands	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001590:	429a      	cmp	r2, r3
 8001592:	d117      	bne.n	80015c4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	23fe      	movs	r3, #254	; 0xfe
 8001598:	01db      	lsls	r3, r3, #7
 800159a:	401a      	ands	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d10e      	bne.n	80015c4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80015a6:	697a      	ldr	r2, [r7, #20]
 80015a8:	23f8      	movs	r3, #248	; 0xf8
 80015aa:	039b      	lsls	r3, r3, #14
 80015ac:	401a      	ands	r2, r3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d106      	bne.n	80015c4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	0f5b      	lsrs	r3, r3, #29
 80015ba:	075a      	lsls	r2, r3, #29
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d001      	beq.n	80015c8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e000      	b.n	80015ca <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	0018      	movs	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	b008      	add	sp, #32
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	46c0      	nop			; (mov r8, r8)
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40007000 	.word	0x40007000
 80015dc:	00001388 	.word	0x00001388
 80015e0:	efffffff 	.word	0xefffffff
 80015e4:	feffffff 	.word	0xfeffffff
 80015e8:	1fc1808c 	.word	0x1fc1808c
 80015ec:	effefffc 	.word	0xeffefffc

080015f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e0e9      	b.n	80017d8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001604:	4b76      	ldr	r3, [pc, #472]	; (80017e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2207      	movs	r2, #7
 800160a:	4013      	ands	r3, r2
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	d91e      	bls.n	8001650 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001612:	4b73      	ldr	r3, [pc, #460]	; (80017e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2207      	movs	r2, #7
 8001618:	4393      	bics	r3, r2
 800161a:	0019      	movs	r1, r3
 800161c:	4b70      	ldr	r3, [pc, #448]	; (80017e0 <HAL_RCC_ClockConfig+0x1f0>)
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	430a      	orrs	r2, r1
 8001622:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001624:	f7ff fa10 	bl	8000a48 <HAL_GetTick>
 8001628:	0003      	movs	r3, r0
 800162a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800162c:	e009      	b.n	8001642 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800162e:	f7ff fa0b 	bl	8000a48 <HAL_GetTick>
 8001632:	0002      	movs	r2, r0
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	4a6a      	ldr	r2, [pc, #424]	; (80017e4 <HAL_RCC_ClockConfig+0x1f4>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e0ca      	b.n	80017d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001642:	4b67      	ldr	r3, [pc, #412]	; (80017e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2207      	movs	r2, #7
 8001648:	4013      	ands	r3, r2
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	429a      	cmp	r2, r3
 800164e:	d1ee      	bne.n	800162e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2202      	movs	r2, #2
 8001656:	4013      	ands	r3, r2
 8001658:	d015      	beq.n	8001686 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2204      	movs	r2, #4
 8001660:	4013      	ands	r3, r2
 8001662:	d006      	beq.n	8001672 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001664:	4b60      	ldr	r3, [pc, #384]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001666:	689a      	ldr	r2, [r3, #8]
 8001668:	4b5f      	ldr	r3, [pc, #380]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 800166a:	21e0      	movs	r1, #224	; 0xe0
 800166c:	01c9      	lsls	r1, r1, #7
 800166e:	430a      	orrs	r2, r1
 8001670:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001672:	4b5d      	ldr	r3, [pc, #372]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	4a5d      	ldr	r2, [pc, #372]	; (80017ec <HAL_RCC_ClockConfig+0x1fc>)
 8001678:	4013      	ands	r3, r2
 800167a:	0019      	movs	r1, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	4b59      	ldr	r3, [pc, #356]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001682:	430a      	orrs	r2, r1
 8001684:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2201      	movs	r2, #1
 800168c:	4013      	ands	r3, r2
 800168e:	d057      	beq.n	8001740 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d107      	bne.n	80016a8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001698:	4b53      	ldr	r3, [pc, #332]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	2380      	movs	r3, #128	; 0x80
 800169e:	029b      	lsls	r3, r3, #10
 80016a0:	4013      	ands	r3, r2
 80016a2:	d12b      	bne.n	80016fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e097      	b.n	80017d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d107      	bne.n	80016c0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016b0:	4b4d      	ldr	r3, [pc, #308]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	2380      	movs	r3, #128	; 0x80
 80016b6:	049b      	lsls	r3, r3, #18
 80016b8:	4013      	ands	r3, r2
 80016ba:	d11f      	bne.n	80016fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e08b      	b.n	80017d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d107      	bne.n	80016d8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016c8:	4b47      	ldr	r3, [pc, #284]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	2380      	movs	r3, #128	; 0x80
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	4013      	ands	r3, r2
 80016d2:	d113      	bne.n	80016fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e07f      	b.n	80017d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	2b03      	cmp	r3, #3
 80016de:	d106      	bne.n	80016ee <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016e0:	4b41      	ldr	r3, [pc, #260]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 80016e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016e4:	2202      	movs	r2, #2
 80016e6:	4013      	ands	r3, r2
 80016e8:	d108      	bne.n	80016fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e074      	b.n	80017d8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016ee:	4b3e      	ldr	r3, [pc, #248]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 80016f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016f2:	2202      	movs	r2, #2
 80016f4:	4013      	ands	r3, r2
 80016f6:	d101      	bne.n	80016fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e06d      	b.n	80017d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016fc:	4b3a      	ldr	r3, [pc, #232]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	2207      	movs	r2, #7
 8001702:	4393      	bics	r3, r2
 8001704:	0019      	movs	r1, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	4b37      	ldr	r3, [pc, #220]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 800170c:	430a      	orrs	r2, r1
 800170e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001710:	f7ff f99a 	bl	8000a48 <HAL_GetTick>
 8001714:	0003      	movs	r3, r0
 8001716:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001718:	e009      	b.n	800172e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800171a:	f7ff f995 	bl	8000a48 <HAL_GetTick>
 800171e:	0002      	movs	r2, r0
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	4a2f      	ldr	r2, [pc, #188]	; (80017e4 <HAL_RCC_ClockConfig+0x1f4>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d901      	bls.n	800172e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e054      	b.n	80017d8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800172e:	4b2e      	ldr	r3, [pc, #184]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	2238      	movs	r2, #56	; 0x38
 8001734:	401a      	ands	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	00db      	lsls	r3, r3, #3
 800173c:	429a      	cmp	r2, r3
 800173e:	d1ec      	bne.n	800171a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001740:	4b27      	ldr	r3, [pc, #156]	; (80017e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2207      	movs	r2, #7
 8001746:	4013      	ands	r3, r2
 8001748:	683a      	ldr	r2, [r7, #0]
 800174a:	429a      	cmp	r2, r3
 800174c:	d21e      	bcs.n	800178c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800174e:	4b24      	ldr	r3, [pc, #144]	; (80017e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2207      	movs	r2, #7
 8001754:	4393      	bics	r3, r2
 8001756:	0019      	movs	r1, r3
 8001758:	4b21      	ldr	r3, [pc, #132]	; (80017e0 <HAL_RCC_ClockConfig+0x1f0>)
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	430a      	orrs	r2, r1
 800175e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001760:	f7ff f972 	bl	8000a48 <HAL_GetTick>
 8001764:	0003      	movs	r3, r0
 8001766:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001768:	e009      	b.n	800177e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800176a:	f7ff f96d 	bl	8000a48 <HAL_GetTick>
 800176e:	0002      	movs	r2, r0
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	4a1b      	ldr	r2, [pc, #108]	; (80017e4 <HAL_RCC_ClockConfig+0x1f4>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d901      	bls.n	800177e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e02c      	b.n	80017d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800177e:	4b18      	ldr	r3, [pc, #96]	; (80017e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2207      	movs	r2, #7
 8001784:	4013      	ands	r3, r2
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	429a      	cmp	r2, r3
 800178a:	d1ee      	bne.n	800176a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2204      	movs	r2, #4
 8001792:	4013      	ands	r3, r2
 8001794:	d009      	beq.n	80017aa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001796:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	4a15      	ldr	r2, [pc, #84]	; (80017f0 <HAL_RCC_ClockConfig+0x200>)
 800179c:	4013      	ands	r3, r2
 800179e:	0019      	movs	r1, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68da      	ldr	r2, [r3, #12]
 80017a4:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 80017a6:	430a      	orrs	r2, r1
 80017a8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80017aa:	f000 f829 	bl	8001800 <HAL_RCC_GetSysClockFreq>
 80017ae:	0001      	movs	r1, r0
 80017b0:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <HAL_RCC_ClockConfig+0x1f8>)
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	0a1b      	lsrs	r3, r3, #8
 80017b6:	220f      	movs	r2, #15
 80017b8:	401a      	ands	r2, r3
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <HAL_RCC_ClockConfig+0x204>)
 80017bc:	0092      	lsls	r2, r2, #2
 80017be:	58d3      	ldr	r3, [r2, r3]
 80017c0:	221f      	movs	r2, #31
 80017c2:	4013      	ands	r3, r2
 80017c4:	000a      	movs	r2, r1
 80017c6:	40da      	lsrs	r2, r3
 80017c8:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <HAL_RCC_ClockConfig+0x208>)
 80017ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80017cc:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <HAL_RCC_ClockConfig+0x20c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	0018      	movs	r0, r3
 80017d2:	f7ff f841 	bl	8000858 <HAL_InitTick>
 80017d6:	0003      	movs	r3, r0
}
 80017d8:	0018      	movs	r0, r3
 80017da:	46bd      	mov	sp, r7
 80017dc:	b004      	add	sp, #16
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40022000 	.word	0x40022000
 80017e4:	00001388 	.word	0x00001388
 80017e8:	40021000 	.word	0x40021000
 80017ec:	fffff0ff 	.word	0xfffff0ff
 80017f0:	ffff8fff 	.word	0xffff8fff
 80017f4:	08004c24 	.word	0x08004c24
 80017f8:	20000000 	.word	0x20000000
 80017fc:	20000004 	.word	0x20000004

08001800 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001806:	4b3c      	ldr	r3, [pc, #240]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	2238      	movs	r2, #56	; 0x38
 800180c:	4013      	ands	r3, r2
 800180e:	d10f      	bne.n	8001830 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001810:	4b39      	ldr	r3, [pc, #228]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	0adb      	lsrs	r3, r3, #11
 8001816:	2207      	movs	r2, #7
 8001818:	4013      	ands	r3, r2
 800181a:	2201      	movs	r2, #1
 800181c:	409a      	lsls	r2, r3
 800181e:	0013      	movs	r3, r2
 8001820:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001822:	6839      	ldr	r1, [r7, #0]
 8001824:	4835      	ldr	r0, [pc, #212]	; (80018fc <HAL_RCC_GetSysClockFreq+0xfc>)
 8001826:	f7fe fc6f 	bl	8000108 <__udivsi3>
 800182a:	0003      	movs	r3, r0
 800182c:	613b      	str	r3, [r7, #16]
 800182e:	e05d      	b.n	80018ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001830:	4b31      	ldr	r3, [pc, #196]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	2238      	movs	r2, #56	; 0x38
 8001836:	4013      	ands	r3, r2
 8001838:	2b08      	cmp	r3, #8
 800183a:	d102      	bne.n	8001842 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800183c:	4b30      	ldr	r3, [pc, #192]	; (8001900 <HAL_RCC_GetSysClockFreq+0x100>)
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	e054      	b.n	80018ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001842:	4b2d      	ldr	r3, [pc, #180]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2238      	movs	r2, #56	; 0x38
 8001848:	4013      	ands	r3, r2
 800184a:	2b10      	cmp	r3, #16
 800184c:	d138      	bne.n	80018c0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800184e:	4b2a      	ldr	r3, [pc, #168]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	2203      	movs	r2, #3
 8001854:	4013      	ands	r3, r2
 8001856:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001858:	4b27      	ldr	r3, [pc, #156]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	091b      	lsrs	r3, r3, #4
 800185e:	2207      	movs	r2, #7
 8001860:	4013      	ands	r3, r2
 8001862:	3301      	adds	r3, #1
 8001864:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2b03      	cmp	r3, #3
 800186a:	d10d      	bne.n	8001888 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800186c:	68b9      	ldr	r1, [r7, #8]
 800186e:	4824      	ldr	r0, [pc, #144]	; (8001900 <HAL_RCC_GetSysClockFreq+0x100>)
 8001870:	f7fe fc4a 	bl	8000108 <__udivsi3>
 8001874:	0003      	movs	r3, r0
 8001876:	0019      	movs	r1, r3
 8001878:	4b1f      	ldr	r3, [pc, #124]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	0a1b      	lsrs	r3, r3, #8
 800187e:	227f      	movs	r2, #127	; 0x7f
 8001880:	4013      	ands	r3, r2
 8001882:	434b      	muls	r3, r1
 8001884:	617b      	str	r3, [r7, #20]
        break;
 8001886:	e00d      	b.n	80018a4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001888:	68b9      	ldr	r1, [r7, #8]
 800188a:	481c      	ldr	r0, [pc, #112]	; (80018fc <HAL_RCC_GetSysClockFreq+0xfc>)
 800188c:	f7fe fc3c 	bl	8000108 <__udivsi3>
 8001890:	0003      	movs	r3, r0
 8001892:	0019      	movs	r1, r3
 8001894:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	0a1b      	lsrs	r3, r3, #8
 800189a:	227f      	movs	r2, #127	; 0x7f
 800189c:	4013      	ands	r3, r2
 800189e:	434b      	muls	r3, r1
 80018a0:	617b      	str	r3, [r7, #20]
        break;
 80018a2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80018a4:	4b14      	ldr	r3, [pc, #80]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	0f5b      	lsrs	r3, r3, #29
 80018aa:	2207      	movs	r2, #7
 80018ac:	4013      	ands	r3, r2
 80018ae:	3301      	adds	r3, #1
 80018b0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80018b2:	6879      	ldr	r1, [r7, #4]
 80018b4:	6978      	ldr	r0, [r7, #20]
 80018b6:	f7fe fc27 	bl	8000108 <__udivsi3>
 80018ba:	0003      	movs	r3, r0
 80018bc:	613b      	str	r3, [r7, #16]
 80018be:	e015      	b.n	80018ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80018c0:	4b0d      	ldr	r3, [pc, #52]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	2238      	movs	r2, #56	; 0x38
 80018c6:	4013      	ands	r3, r2
 80018c8:	2b20      	cmp	r3, #32
 80018ca:	d103      	bne.n	80018d4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	021b      	lsls	r3, r3, #8
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	e00b      	b.n	80018ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80018d4:	4b08      	ldr	r3, [pc, #32]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	2238      	movs	r2, #56	; 0x38
 80018da:	4013      	ands	r3, r2
 80018dc:	2b18      	cmp	r3, #24
 80018de:	d103      	bne.n	80018e8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80018e0:	23fa      	movs	r3, #250	; 0xfa
 80018e2:	01db      	lsls	r3, r3, #7
 80018e4:	613b      	str	r3, [r7, #16]
 80018e6:	e001      	b.n	80018ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80018ec:	693b      	ldr	r3, [r7, #16]
}
 80018ee:	0018      	movs	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	b006      	add	sp, #24
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	46c0      	nop			; (mov r8, r8)
 80018f8:	40021000 	.word	0x40021000
 80018fc:	00f42400 	.word	0x00f42400
 8001900:	007a1200 	.word	0x007a1200

08001904 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001908:	4b02      	ldr	r3, [pc, #8]	; (8001914 <HAL_RCC_GetHCLKFreq+0x10>)
 800190a:	681b      	ldr	r3, [r3, #0]
}
 800190c:	0018      	movs	r0, r3
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	46c0      	nop			; (mov r8, r8)
 8001914:	20000000 	.word	0x20000000

08001918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001918:	b5b0      	push	{r4, r5, r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800191c:	f7ff fff2 	bl	8001904 <HAL_RCC_GetHCLKFreq>
 8001920:	0004      	movs	r4, r0
 8001922:	f7ff fb49 	bl	8000fb8 <LL_RCC_GetAPB1Prescaler>
 8001926:	0003      	movs	r3, r0
 8001928:	0b1a      	lsrs	r2, r3, #12
 800192a:	4b05      	ldr	r3, [pc, #20]	; (8001940 <HAL_RCC_GetPCLK1Freq+0x28>)
 800192c:	0092      	lsls	r2, r2, #2
 800192e:	58d3      	ldr	r3, [r2, r3]
 8001930:	221f      	movs	r2, #31
 8001932:	4013      	ands	r3, r2
 8001934:	40dc      	lsrs	r4, r3
 8001936:	0023      	movs	r3, r4
}
 8001938:	0018      	movs	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	bdb0      	pop	{r4, r5, r7, pc}
 800193e:	46c0      	nop			; (mov r8, r8)
 8001940:	08004c64 	.word	0x08004c64

08001944 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2207      	movs	r2, #7
 8001952:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001954:	4b0e      	ldr	r3, [pc, #56]	; (8001990 <HAL_RCC_GetClockConfig+0x4c>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	2207      	movs	r2, #7
 800195a:	401a      	ands	r2, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001960:	4b0b      	ldr	r3, [pc, #44]	; (8001990 <HAL_RCC_GetClockConfig+0x4c>)
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	23f0      	movs	r3, #240	; 0xf0
 8001966:	011b      	lsls	r3, r3, #4
 8001968:	401a      	ands	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800196e:	4b08      	ldr	r3, [pc, #32]	; (8001990 <HAL_RCC_GetClockConfig+0x4c>)
 8001970:	689a      	ldr	r2, [r3, #8]
 8001972:	23e0      	movs	r3, #224	; 0xe0
 8001974:	01db      	lsls	r3, r3, #7
 8001976:	401a      	ands	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800197c:	4b05      	ldr	r3, [pc, #20]	; (8001994 <HAL_RCC_GetClockConfig+0x50>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2207      	movs	r2, #7
 8001982:	401a      	ands	r2, r3
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	601a      	str	r2, [r3, #0]
}
 8001988:	46c0      	nop			; (mov r8, r8)
 800198a:	46bd      	mov	sp, r7
 800198c:	b002      	add	sp, #8
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40021000 	.word	0x40021000
 8001994:	40022000 	.word	0x40022000

08001998 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80019a0:	2313      	movs	r3, #19
 80019a2:	18fb      	adds	r3, r7, r3
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80019a8:	2312      	movs	r3, #18
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	2200      	movs	r2, #0
 80019ae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	2380      	movs	r3, #128	; 0x80
 80019b6:	029b      	lsls	r3, r3, #10
 80019b8:	4013      	ands	r3, r2
 80019ba:	d100      	bne.n	80019be <HAL_RCCEx_PeriphCLKConfig+0x26>
 80019bc:	e0a3      	b.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019be:	2011      	movs	r0, #17
 80019c0:	183b      	adds	r3, r7, r0
 80019c2:	2200      	movs	r2, #0
 80019c4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019c6:	4b86      	ldr	r3, [pc, #536]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019ca:	2380      	movs	r3, #128	; 0x80
 80019cc:	055b      	lsls	r3, r3, #21
 80019ce:	4013      	ands	r3, r2
 80019d0:	d110      	bne.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d2:	4b83      	ldr	r3, [pc, #524]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019d6:	4b82      	ldr	r3, [pc, #520]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019d8:	2180      	movs	r1, #128	; 0x80
 80019da:	0549      	lsls	r1, r1, #21
 80019dc:	430a      	orrs	r2, r1
 80019de:	63da      	str	r2, [r3, #60]	; 0x3c
 80019e0:	4b7f      	ldr	r3, [pc, #508]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019e4:	2380      	movs	r3, #128	; 0x80
 80019e6:	055b      	lsls	r3, r3, #21
 80019e8:	4013      	ands	r3, r2
 80019ea:	60bb      	str	r3, [r7, #8]
 80019ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019ee:	183b      	adds	r3, r7, r0
 80019f0:	2201      	movs	r2, #1
 80019f2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019f4:	4b7b      	ldr	r3, [pc, #492]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b7a      	ldr	r3, [pc, #488]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80019fa:	2180      	movs	r1, #128	; 0x80
 80019fc:	0049      	lsls	r1, r1, #1
 80019fe:	430a      	orrs	r2, r1
 8001a00:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001a02:	f7ff f821 	bl	8000a48 <HAL_GetTick>
 8001a06:	0003      	movs	r3, r0
 8001a08:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001a0a:	e00b      	b.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a0c:	f7ff f81c 	bl	8000a48 <HAL_GetTick>
 8001a10:	0002      	movs	r2, r0
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d904      	bls.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001a1a:	2313      	movs	r3, #19
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	2203      	movs	r2, #3
 8001a20:	701a      	strb	r2, [r3, #0]
        break;
 8001a22:	e005      	b.n	8001a30 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001a24:	4b6f      	ldr	r3, [pc, #444]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d0ed      	beq.n	8001a0c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001a30:	2313      	movs	r3, #19
 8001a32:	18fb      	adds	r3, r7, r3
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d154      	bne.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001a3a:	4b69      	ldr	r3, [pc, #420]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a3c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a3e:	23c0      	movs	r3, #192	; 0xc0
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	4013      	ands	r3, r2
 8001a44:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d019      	beq.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d014      	beq.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001a56:	4b62      	ldr	r3, [pc, #392]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a5a:	4a63      	ldr	r2, [pc, #396]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001a60:	4b5f      	ldr	r3, [pc, #380]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a62:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a64:	4b5e      	ldr	r3, [pc, #376]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a66:	2180      	movs	r1, #128	; 0x80
 8001a68:	0249      	lsls	r1, r1, #9
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001a6e:	4b5c      	ldr	r3, [pc, #368]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a70:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a72:	4b5b      	ldr	r3, [pc, #364]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a74:	495d      	ldr	r1, [pc, #372]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001a76:	400a      	ands	r2, r1
 8001a78:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001a7a:	4b59      	ldr	r3, [pc, #356]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2201      	movs	r2, #1
 8001a84:	4013      	ands	r3, r2
 8001a86:	d016      	beq.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a88:	f7fe ffde 	bl	8000a48 <HAL_GetTick>
 8001a8c:	0003      	movs	r3, r0
 8001a8e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a90:	e00c      	b.n	8001aac <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a92:	f7fe ffd9 	bl	8000a48 <HAL_GetTick>
 8001a96:	0002      	movs	r2, r0
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	4a54      	ldr	r2, [pc, #336]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d904      	bls.n	8001aac <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001aa2:	2313      	movs	r3, #19
 8001aa4:	18fb      	adds	r3, r7, r3
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	701a      	strb	r2, [r3, #0]
            break;
 8001aaa:	e004      	b.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001aac:	4b4c      	ldr	r3, [pc, #304]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d0ed      	beq.n	8001a92 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001ab6:	2313      	movs	r3, #19
 8001ab8:	18fb      	adds	r3, r7, r3
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d10a      	bne.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ac0:	4b47      	ldr	r3, [pc, #284]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ac4:	4a48      	ldr	r2, [pc, #288]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	0019      	movs	r1, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	699a      	ldr	r2, [r3, #24]
 8001ace:	4b44      	ldr	r3, [pc, #272]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001ad4:	e00c      	b.n	8001af0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001ad6:	2312      	movs	r3, #18
 8001ad8:	18fb      	adds	r3, r7, r3
 8001ada:	2213      	movs	r2, #19
 8001adc:	18ba      	adds	r2, r7, r2
 8001ade:	7812      	ldrb	r2, [r2, #0]
 8001ae0:	701a      	strb	r2, [r3, #0]
 8001ae2:	e005      	b.n	8001af0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ae4:	2312      	movs	r3, #18
 8001ae6:	18fb      	adds	r3, r7, r3
 8001ae8:	2213      	movs	r2, #19
 8001aea:	18ba      	adds	r2, r7, r2
 8001aec:	7812      	ldrb	r2, [r2, #0]
 8001aee:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001af0:	2311      	movs	r3, #17
 8001af2:	18fb      	adds	r3, r7, r3
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d105      	bne.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001afa:	4b39      	ldr	r3, [pc, #228]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001afc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001afe:	4b38      	ldr	r3, [pc, #224]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b00:	493c      	ldr	r1, [pc, #240]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b02:	400a      	ands	r2, r1
 8001b04:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	d009      	beq.n	8001b24 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b10:	4b33      	ldr	r3, [pc, #204]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b14:	2203      	movs	r2, #3
 8001b16:	4393      	bics	r3, r2
 8001b18:	0019      	movs	r1, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685a      	ldr	r2, [r3, #4]
 8001b1e:	4b30      	ldr	r3, [pc, #192]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b20:	430a      	orrs	r2, r1
 8001b22:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2202      	movs	r2, #2
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	d009      	beq.n	8001b42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b2e:	4b2c      	ldr	r3, [pc, #176]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b32:	220c      	movs	r2, #12
 8001b34:	4393      	bics	r3, r2
 8001b36:	0019      	movs	r1, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689a      	ldr	r2, [r3, #8]
 8001b3c:	4b28      	ldr	r3, [pc, #160]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2220      	movs	r2, #32
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d009      	beq.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b4c:	4b24      	ldr	r3, [pc, #144]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b50:	4a29      	ldr	r2, [pc, #164]	; (8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001b52:	4013      	ands	r3, r2
 8001b54:	0019      	movs	r1, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	68da      	ldr	r2, [r3, #12]
 8001b5a:	4b21      	ldr	r3, [pc, #132]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	2380      	movs	r3, #128	; 0x80
 8001b66:	01db      	lsls	r3, r3, #7
 8001b68:	4013      	ands	r3, r2
 8001b6a:	d015      	beq.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b6c:	4b1c      	ldr	r3, [pc, #112]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	0899      	lsrs	r1, r3, #2
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	695a      	ldr	r2, [r3, #20]
 8001b78:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	695a      	ldr	r2, [r3, #20]
 8001b82:	2380      	movs	r3, #128	; 0x80
 8001b84:	05db      	lsls	r3, r3, #23
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d106      	bne.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001b8a:	4b15      	ldr	r3, [pc, #84]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b8c:	68da      	ldr	r2, [r3, #12]
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b90:	2180      	movs	r1, #128	; 0x80
 8001b92:	0249      	lsls	r1, r1, #9
 8001b94:	430a      	orrs	r2, r1
 8001b96:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	011b      	lsls	r3, r3, #4
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d016      	beq.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001ba4:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ba8:	4a14      	ldr	r2, [pc, #80]	; (8001bfc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001baa:	4013      	ands	r3, r2
 8001bac:	0019      	movs	r1, r3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691a      	ldr	r2, [r3, #16]
 8001bb2:	4b0b      	ldr	r3, [pc, #44]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	691a      	ldr	r2, [r3, #16]
 8001bbc:	2380      	movs	r3, #128	; 0x80
 8001bbe:	01db      	lsls	r3, r3, #7
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d106      	bne.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001bc4:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bc6:	68da      	ldr	r2, [r3, #12]
 8001bc8:	4b05      	ldr	r3, [pc, #20]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bca:	2180      	movs	r1, #128	; 0x80
 8001bcc:	0249      	lsls	r1, r1, #9
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001bd2:	2312      	movs	r3, #18
 8001bd4:	18fb      	adds	r3, r7, r3
 8001bd6:	781b      	ldrb	r3, [r3, #0]
}
 8001bd8:	0018      	movs	r0, r3
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	b006      	add	sp, #24
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40007000 	.word	0x40007000
 8001be8:	fffffcff 	.word	0xfffffcff
 8001bec:	fffeffff 	.word	0xfffeffff
 8001bf0:	00001388 	.word	0x00001388
 8001bf4:	efffffff 	.word	0xefffffff
 8001bf8:	ffffcfff 	.word	0xffffcfff
 8001bfc:	ffff3fff 	.word	0xffff3fff

08001c00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e04a      	b.n	8001ca8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	223d      	movs	r2, #61	; 0x3d
 8001c16:	5c9b      	ldrb	r3, [r3, r2]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d107      	bne.n	8001c2e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	223c      	movs	r2, #60	; 0x3c
 8001c22:	2100      	movs	r1, #0
 8001c24:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f000 f841 	bl	8001cb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	223d      	movs	r2, #61	; 0x3d
 8001c32:	2102      	movs	r1, #2
 8001c34:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	0019      	movs	r1, r3
 8001c40:	0010      	movs	r0, r2
 8001c42:	f000 f9e5 	bl	8002010 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2248      	movs	r2, #72	; 0x48
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	223e      	movs	r2, #62	; 0x3e
 8001c52:	2101      	movs	r1, #1
 8001c54:	5499      	strb	r1, [r3, r2]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	223f      	movs	r2, #63	; 0x3f
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	5499      	strb	r1, [r3, r2]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2240      	movs	r2, #64	; 0x40
 8001c62:	2101      	movs	r1, #1
 8001c64:	5499      	strb	r1, [r3, r2]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2241      	movs	r2, #65	; 0x41
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	5499      	strb	r1, [r3, r2]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2242      	movs	r2, #66	; 0x42
 8001c72:	2101      	movs	r1, #1
 8001c74:	5499      	strb	r1, [r3, r2]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2243      	movs	r2, #67	; 0x43
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2244      	movs	r2, #68	; 0x44
 8001c82:	2101      	movs	r1, #1
 8001c84:	5499      	strb	r1, [r3, r2]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2245      	movs	r2, #69	; 0x45
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	5499      	strb	r1, [r3, r2]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2246      	movs	r2, #70	; 0x46
 8001c92:	2101      	movs	r1, #1
 8001c94:	5499      	strb	r1, [r3, r2]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2247      	movs	r2, #71	; 0x47
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	223d      	movs	r2, #61	; 0x3d
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	0018      	movs	r0, r3
 8001caa:	46bd      	mov	sp, r7
 8001cac:	b002      	add	sp, #8
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001cb8:	46c0      	nop			; (mov r8, r8)
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	b002      	add	sp, #8
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	223d      	movs	r2, #61	; 0x3d
 8001ccc:	5c9b      	ldrb	r3, [r3, r2]
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d001      	beq.n	8001cd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e03c      	b.n	8001d52 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	223d      	movs	r2, #61	; 0x3d
 8001cdc:	2102      	movs	r1, #2
 8001cde:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68da      	ldr	r2, [r3, #12]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2101      	movs	r1, #1
 8001cec:	430a      	orrs	r2, r1
 8001cee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a19      	ldr	r2, [pc, #100]	; (8001d5c <HAL_TIM_Base_Start_IT+0x9c>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d009      	beq.n	8001d0e <HAL_TIM_Base_Start_IT+0x4e>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a18      	ldr	r2, [pc, #96]	; (8001d60 <HAL_TIM_Base_Start_IT+0xa0>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d004      	beq.n	8001d0e <HAL_TIM_Base_Start_IT+0x4e>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a16      	ldr	r2, [pc, #88]	; (8001d64 <HAL_TIM_Base_Start_IT+0xa4>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d116      	bne.n	8001d3c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	4a14      	ldr	r2, [pc, #80]	; (8001d68 <HAL_TIM_Base_Start_IT+0xa8>)
 8001d16:	4013      	ands	r3, r2
 8001d18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2b06      	cmp	r3, #6
 8001d1e:	d016      	beq.n	8001d4e <HAL_TIM_Base_Start_IT+0x8e>
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	2380      	movs	r3, #128	; 0x80
 8001d24:	025b      	lsls	r3, r3, #9
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d011      	beq.n	8001d4e <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2101      	movs	r1, #1
 8001d36:	430a      	orrs	r2, r1
 8001d38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d3a:	e008      	b.n	8001d4e <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2101      	movs	r1, #1
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	e000      	b.n	8001d50 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d4e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	0018      	movs	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b004      	add	sp, #16
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	46c0      	nop			; (mov r8, r8)
 8001d5c:	40012c00 	.word	0x40012c00
 8001d60:	40000400 	.word	0x40000400
 8001d64:	40014000 	.word	0x40014000
 8001d68:	00010007 	.word	0x00010007

08001d6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d124      	bne.n	8001dcc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	2202      	movs	r2, #2
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d11d      	bne.n	8001dcc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2203      	movs	r2, #3
 8001d96:	4252      	negs	r2, r2
 8001d98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	2203      	movs	r2, #3
 8001da8:	4013      	ands	r3, r2
 8001daa:	d004      	beq.n	8001db6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	0018      	movs	r0, r3
 8001db0:	f000 f916 	bl	8001fe0 <HAL_TIM_IC_CaptureCallback>
 8001db4:	e007      	b.n	8001dc6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	0018      	movs	r0, r3
 8001dba:	f000 f909 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	0018      	movs	r0, r3
 8001dc2:	f000 f915 	bl	8001ff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	2204      	movs	r2, #4
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	d125      	bne.n	8001e26 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	2204      	movs	r2, #4
 8001de2:	4013      	ands	r3, r2
 8001de4:	2b04      	cmp	r3, #4
 8001de6:	d11e      	bne.n	8001e26 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2205      	movs	r2, #5
 8001dee:	4252      	negs	r2, r2
 8001df0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2202      	movs	r2, #2
 8001df6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	699a      	ldr	r2, [r3, #24]
 8001dfe:	23c0      	movs	r3, #192	; 0xc0
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4013      	ands	r3, r2
 8001e04:	d004      	beq.n	8001e10 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	0018      	movs	r0, r3
 8001e0a:	f000 f8e9 	bl	8001fe0 <HAL_TIM_IC_CaptureCallback>
 8001e0e:	e007      	b.n	8001e20 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	0018      	movs	r0, r3
 8001e14:	f000 f8dc 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	f000 f8e8 	bl	8001ff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	2208      	movs	r2, #8
 8001e2e:	4013      	ands	r3, r2
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d124      	bne.n	8001e7e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	2208      	movs	r2, #8
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	2b08      	cmp	r3, #8
 8001e40:	d11d      	bne.n	8001e7e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2209      	movs	r2, #9
 8001e48:	4252      	negs	r2, r2
 8001e4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2204      	movs	r2, #4
 8001e50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	69db      	ldr	r3, [r3, #28]
 8001e58:	2203      	movs	r2, #3
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d004      	beq.n	8001e68 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	0018      	movs	r0, r3
 8001e62:	f000 f8bd 	bl	8001fe0 <HAL_TIM_IC_CaptureCallback>
 8001e66:	e007      	b.n	8001e78 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f000 f8b0 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	0018      	movs	r0, r3
 8001e74:	f000 f8bc 	bl	8001ff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	2210      	movs	r2, #16
 8001e86:	4013      	ands	r3, r2
 8001e88:	2b10      	cmp	r3, #16
 8001e8a:	d125      	bne.n	8001ed8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	2210      	movs	r2, #16
 8001e94:	4013      	ands	r3, r2
 8001e96:	2b10      	cmp	r3, #16
 8001e98:	d11e      	bne.n	8001ed8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2211      	movs	r2, #17
 8001ea0:	4252      	negs	r2, r2
 8001ea2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2208      	movs	r2, #8
 8001ea8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	69da      	ldr	r2, [r3, #28]
 8001eb0:	23c0      	movs	r3, #192	; 0xc0
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d004      	beq.n	8001ec2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	0018      	movs	r0, r3
 8001ebc:	f000 f890 	bl	8001fe0 <HAL_TIM_IC_CaptureCallback>
 8001ec0:	e007      	b.n	8001ed2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	f000 f883 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f000 f88f 	bl	8001ff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d10f      	bne.n	8001f06 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	2201      	movs	r2, #1
 8001eee:	4013      	ands	r3, r2
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d108      	bne.n	8001f06 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2202      	movs	r2, #2
 8001efa:	4252      	negs	r2, r2
 8001efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	0018      	movs	r0, r3
 8001f02:	f7fe fc0d 	bl	8000720 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	2280      	movs	r2, #128	; 0x80
 8001f0e:	4013      	ands	r3, r2
 8001f10:	2b80      	cmp	r3, #128	; 0x80
 8001f12:	d10f      	bne.n	8001f34 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	2280      	movs	r2, #128	; 0x80
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	2b80      	cmp	r3, #128	; 0x80
 8001f20:	d108      	bne.n	8001f34 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2281      	movs	r2, #129	; 0x81
 8001f28:	4252      	negs	r2, r2
 8001f2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	0018      	movs	r0, r3
 8001f30:	f000 f8ec 	bl	800210c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	691a      	ldr	r2, [r3, #16]
 8001f3a:	2380      	movs	r3, #128	; 0x80
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	401a      	ands	r2, r3
 8001f40:	2380      	movs	r3, #128	; 0x80
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d10e      	bne.n	8001f66 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	2280      	movs	r2, #128	; 0x80
 8001f50:	4013      	ands	r3, r2
 8001f52:	2b80      	cmp	r3, #128	; 0x80
 8001f54:	d107      	bne.n	8001f66 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a1c      	ldr	r2, [pc, #112]	; (8001fcc <HAL_TIM_IRQHandler+0x260>)
 8001f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	0018      	movs	r0, r3
 8001f62:	f000 f8db 	bl	800211c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	2240      	movs	r2, #64	; 0x40
 8001f6e:	4013      	ands	r3, r2
 8001f70:	2b40      	cmp	r3, #64	; 0x40
 8001f72:	d10f      	bne.n	8001f94 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	2240      	movs	r2, #64	; 0x40
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	2b40      	cmp	r3, #64	; 0x40
 8001f80:	d108      	bne.n	8001f94 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2241      	movs	r2, #65	; 0x41
 8001f88:	4252      	negs	r2, r2
 8001f8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	0018      	movs	r0, r3
 8001f90:	f000 f836 	bl	8002000 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	2b20      	cmp	r3, #32
 8001fa0:	d10f      	bne.n	8001fc2 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	2220      	movs	r2, #32
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b20      	cmp	r3, #32
 8001fae:	d108      	bne.n	8001fc2 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2221      	movs	r2, #33	; 0x21
 8001fb6:	4252      	negs	r2, r2
 8001fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	f000 f89d 	bl	80020fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fc2:	46c0      	nop			; (mov r8, r8)
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	b002      	add	sp, #8
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	fffffeff 	.word	0xfffffeff

08001fd0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fd8:	46c0      	nop			; (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	b002      	add	sp, #8
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fe8:	46c0      	nop			; (mov r8, r8)
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b002      	add	sp, #8
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ff8:	46c0      	nop			; (mov r8, r8)
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	b002      	add	sp, #8
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002008:	46c0      	nop			; (mov r8, r8)
 800200a:	46bd      	mov	sp, r7
 800200c:	b002      	add	sp, #8
 800200e:	bd80      	pop	{r7, pc}

08002010 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a2f      	ldr	r2, [pc, #188]	; (80020e0 <TIM_Base_SetConfig+0xd0>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d003      	beq.n	8002030 <TIM_Base_SetConfig+0x20>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a2e      	ldr	r2, [pc, #184]	; (80020e4 <TIM_Base_SetConfig+0xd4>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d108      	bne.n	8002042 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2270      	movs	r2, #112	; 0x70
 8002034:	4393      	bics	r3, r2
 8002036:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	4313      	orrs	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a26      	ldr	r2, [pc, #152]	; (80020e0 <TIM_Base_SetConfig+0xd0>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d013      	beq.n	8002072 <TIM_Base_SetConfig+0x62>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a25      	ldr	r2, [pc, #148]	; (80020e4 <TIM_Base_SetConfig+0xd4>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d00f      	beq.n	8002072 <TIM_Base_SetConfig+0x62>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a24      	ldr	r2, [pc, #144]	; (80020e8 <TIM_Base_SetConfig+0xd8>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d00b      	beq.n	8002072 <TIM_Base_SetConfig+0x62>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a23      	ldr	r2, [pc, #140]	; (80020ec <TIM_Base_SetConfig+0xdc>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d007      	beq.n	8002072 <TIM_Base_SetConfig+0x62>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a22      	ldr	r2, [pc, #136]	; (80020f0 <TIM_Base_SetConfig+0xe0>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d003      	beq.n	8002072 <TIM_Base_SetConfig+0x62>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a21      	ldr	r2, [pc, #132]	; (80020f4 <TIM_Base_SetConfig+0xe4>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d108      	bne.n	8002084 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	4a20      	ldr	r2, [pc, #128]	; (80020f8 <TIM_Base_SetConfig+0xe8>)
 8002076:	4013      	ands	r3, r2
 8002078:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	4313      	orrs	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2280      	movs	r2, #128	; 0x80
 8002088:	4393      	bics	r3, r2
 800208a:	001a      	movs	r2, r3
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	695b      	ldr	r3, [r3, #20]
 8002090:	4313      	orrs	r3, r2
 8002092:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	68fa      	ldr	r2, [r7, #12]
 8002098:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a0c      	ldr	r2, [pc, #48]	; (80020e0 <TIM_Base_SetConfig+0xd0>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d00b      	beq.n	80020ca <TIM_Base_SetConfig+0xba>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a0d      	ldr	r2, [pc, #52]	; (80020ec <TIM_Base_SetConfig+0xdc>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d007      	beq.n	80020ca <TIM_Base_SetConfig+0xba>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a0c      	ldr	r2, [pc, #48]	; (80020f0 <TIM_Base_SetConfig+0xe0>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d003      	beq.n	80020ca <TIM_Base_SetConfig+0xba>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a0b      	ldr	r2, [pc, #44]	; (80020f4 <TIM_Base_SetConfig+0xe4>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d103      	bne.n	80020d2 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	691a      	ldr	r2, [r3, #16]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2201      	movs	r2, #1
 80020d6:	615a      	str	r2, [r3, #20]
}
 80020d8:	46c0      	nop			; (mov r8, r8)
 80020da:	46bd      	mov	sp, r7
 80020dc:	b004      	add	sp, #16
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40012c00 	.word	0x40012c00
 80020e4:	40000400 	.word	0x40000400
 80020e8:	40002000 	.word	0x40002000
 80020ec:	40014000 	.word	0x40014000
 80020f0:	40014400 	.word	0x40014400
 80020f4:	40014800 	.word	0x40014800
 80020f8:	fffffcff 	.word	0xfffffcff

080020fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002104:	46c0      	nop			; (mov r8, r8)
 8002106:	46bd      	mov	sp, r7
 8002108:	b002      	add	sp, #8
 800210a:	bd80      	pop	{r7, pc}

0800210c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002114:	46c0      	nop			; (mov r8, r8)
 8002116:	46bd      	mov	sp, r7
 8002118:	b002      	add	sp, #8
 800211a:	bd80      	pop	{r7, pc}

0800211c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002124:	46c0      	nop			; (mov r8, r8)
 8002126:	46bd      	mov	sp, r7
 8002128:	b002      	add	sp, #8
 800212a:	bd80      	pop	{r7, pc}

0800212c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e046      	b.n	80021cc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2288      	movs	r2, #136	; 0x88
 8002142:	589b      	ldr	r3, [r3, r2]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d107      	bne.n	8002158 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2284      	movs	r2, #132	; 0x84
 800214c:	2100      	movs	r1, #0
 800214e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	0018      	movs	r0, r3
 8002154:	f7fe fb20 	bl	8000798 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2288      	movs	r2, #136	; 0x88
 800215c:	2124      	movs	r1, #36	; 0x24
 800215e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2101      	movs	r1, #1
 800216c:	438a      	bics	r2, r1
 800216e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	0018      	movs	r0, r3
 8002174:	f000 f8cc 	bl	8002310 <UART_SetConfig>
 8002178:	0003      	movs	r3, r0
 800217a:	2b01      	cmp	r3, #1
 800217c:	d101      	bne.n	8002182 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e024      	b.n	80021cc <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002186:	2b00      	cmp	r3, #0
 8002188:	d003      	beq.n	8002192 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	0018      	movs	r0, r3
 800218e:	f000 fa63 	bl	8002658 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	490d      	ldr	r1, [pc, #52]	; (80021d4 <HAL_UART_Init+0xa8>)
 800219e:	400a      	ands	r2, r1
 80021a0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	212a      	movs	r1, #42	; 0x2a
 80021ae:	438a      	bics	r2, r1
 80021b0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2101      	movs	r1, #1
 80021be:	430a      	orrs	r2, r1
 80021c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	0018      	movs	r0, r3
 80021c6:	f000 fafb 	bl	80027c0 <UART_CheckIdleState>
 80021ca:	0003      	movs	r3, r0
}
 80021cc:	0018      	movs	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b002      	add	sp, #8
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	ffffb7ff 	.word	0xffffb7ff

080021d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b08a      	sub	sp, #40	; 0x28
 80021dc:	af02      	add	r7, sp, #8
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	603b      	str	r3, [r7, #0]
 80021e4:	1dbb      	adds	r3, r7, #6
 80021e6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2288      	movs	r2, #136	; 0x88
 80021ec:	589b      	ldr	r3, [r3, r2]
 80021ee:	2b20      	cmp	r3, #32
 80021f0:	d000      	beq.n	80021f4 <HAL_UART_Transmit+0x1c>
 80021f2:	e088      	b.n	8002306 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_UART_Transmit+0x2a>
 80021fa:	1dbb      	adds	r3, r7, #6
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d101      	bne.n	8002206 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e080      	b.n	8002308 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	689a      	ldr	r2, [r3, #8]
 800220a:	2380      	movs	r3, #128	; 0x80
 800220c:	015b      	lsls	r3, r3, #5
 800220e:	429a      	cmp	r2, r3
 8002210:	d109      	bne.n	8002226 <HAL_UART_Transmit+0x4e>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d105      	bne.n	8002226 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	2201      	movs	r2, #1
 800221e:	4013      	ands	r3, r2
 8002220:	d001      	beq.n	8002226 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e070      	b.n	8002308 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2290      	movs	r2, #144	; 0x90
 800222a:	2100      	movs	r1, #0
 800222c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2288      	movs	r2, #136	; 0x88
 8002232:	2121      	movs	r1, #33	; 0x21
 8002234:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002236:	f7fe fc07 	bl	8000a48 <HAL_GetTick>
 800223a:	0003      	movs	r3, r0
 800223c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	1dba      	adds	r2, r7, #6
 8002242:	2154      	movs	r1, #84	; 0x54
 8002244:	8812      	ldrh	r2, [r2, #0]
 8002246:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	1dba      	adds	r2, r7, #6
 800224c:	2156      	movs	r1, #86	; 0x56
 800224e:	8812      	ldrh	r2, [r2, #0]
 8002250:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	689a      	ldr	r2, [r3, #8]
 8002256:	2380      	movs	r3, #128	; 0x80
 8002258:	015b      	lsls	r3, r3, #5
 800225a:	429a      	cmp	r2, r3
 800225c:	d108      	bne.n	8002270 <HAL_UART_Transmit+0x98>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d104      	bne.n	8002270 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002266:	2300      	movs	r3, #0
 8002268:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	61bb      	str	r3, [r7, #24]
 800226e:	e003      	b.n	8002278 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002274:	2300      	movs	r3, #0
 8002276:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002278:	e02c      	b.n	80022d4 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	9300      	str	r3, [sp, #0]
 8002282:	0013      	movs	r3, r2
 8002284:	2200      	movs	r2, #0
 8002286:	2180      	movs	r1, #128	; 0x80
 8002288:	f000 fae8 	bl	800285c <UART_WaitOnFlagUntilTimeout>
 800228c:	1e03      	subs	r3, r0, #0
 800228e:	d001      	beq.n	8002294 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e039      	b.n	8002308 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10b      	bne.n	80022b2 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	881b      	ldrh	r3, [r3, #0]
 800229e:	001a      	movs	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	05d2      	lsls	r2, r2, #23
 80022a6:	0dd2      	lsrs	r2, r2, #23
 80022a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	3302      	adds	r3, #2
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	e007      	b.n	80022c2 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	781a      	ldrb	r2, [r3, #0]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	3301      	adds	r3, #1
 80022c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2256      	movs	r2, #86	; 0x56
 80022c6:	5a9b      	ldrh	r3, [r3, r2]
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	3b01      	subs	r3, #1
 80022cc:	b299      	uxth	r1, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2256      	movs	r2, #86	; 0x56
 80022d2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2256      	movs	r2, #86	; 0x56
 80022d8:	5a9b      	ldrh	r3, [r3, r2]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1cc      	bne.n	800227a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022e0:	697a      	ldr	r2, [r7, #20]
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	9300      	str	r3, [sp, #0]
 80022e8:	0013      	movs	r3, r2
 80022ea:	2200      	movs	r2, #0
 80022ec:	2140      	movs	r1, #64	; 0x40
 80022ee:	f000 fab5 	bl	800285c <UART_WaitOnFlagUntilTimeout>
 80022f2:	1e03      	subs	r3, r0, #0
 80022f4:	d001      	beq.n	80022fa <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e006      	b.n	8002308 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2288      	movs	r2, #136	; 0x88
 80022fe:	2120      	movs	r1, #32
 8002300:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	e000      	b.n	8002308 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8002306:	2302      	movs	r3, #2
  }
}
 8002308:	0018      	movs	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	b008      	add	sp, #32
 800230e:	bd80      	pop	{r7, pc}

08002310 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b088      	sub	sp, #32
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002318:	231a      	movs	r3, #26
 800231a:	18fb      	adds	r3, r7, r3
 800231c:	2200      	movs	r2, #0
 800231e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	431a      	orrs	r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	431a      	orrs	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	4313      	orrs	r3, r2
 8002336:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4abc      	ldr	r2, [pc, #752]	; (8002630 <UART_SetConfig+0x320>)
 8002340:	4013      	ands	r3, r2
 8002342:	0019      	movs	r1, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	69fa      	ldr	r2, [r7, #28]
 800234a:	430a      	orrs	r2, r1
 800234c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	4ab7      	ldr	r2, [pc, #732]	; (8002634 <UART_SetConfig+0x324>)
 8002356:	4013      	ands	r3, r2
 8002358:	0019      	movs	r1, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68da      	ldr	r2, [r3, #12]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	430a      	orrs	r2, r1
 8002364:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a1b      	ldr	r3, [r3, #32]
 8002370:	69fa      	ldr	r2, [r7, #28]
 8002372:	4313      	orrs	r3, r2
 8002374:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	4aae      	ldr	r2, [pc, #696]	; (8002638 <UART_SetConfig+0x328>)
 800237e:	4013      	ands	r3, r2
 8002380:	0019      	movs	r1, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	69fa      	ldr	r2, [r7, #28]
 8002388:	430a      	orrs	r2, r1
 800238a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002392:	220f      	movs	r2, #15
 8002394:	4393      	bics	r3, r2
 8002396:	0019      	movs	r1, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4aa4      	ldr	r2, [pc, #656]	; (800263c <UART_SetConfig+0x32c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d127      	bne.n	80023fe <UART_SetConfig+0xee>
 80023ae:	4ba4      	ldr	r3, [pc, #656]	; (8002640 <UART_SetConfig+0x330>)
 80023b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b2:	2203      	movs	r2, #3
 80023b4:	4013      	ands	r3, r2
 80023b6:	2b03      	cmp	r3, #3
 80023b8:	d017      	beq.n	80023ea <UART_SetConfig+0xda>
 80023ba:	d81b      	bhi.n	80023f4 <UART_SetConfig+0xe4>
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d00a      	beq.n	80023d6 <UART_SetConfig+0xc6>
 80023c0:	d818      	bhi.n	80023f4 <UART_SetConfig+0xe4>
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d002      	beq.n	80023cc <UART_SetConfig+0xbc>
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d00a      	beq.n	80023e0 <UART_SetConfig+0xd0>
 80023ca:	e013      	b.n	80023f4 <UART_SetConfig+0xe4>
 80023cc:	231b      	movs	r3, #27
 80023ce:	18fb      	adds	r3, r7, r3
 80023d0:	2200      	movs	r2, #0
 80023d2:	701a      	strb	r2, [r3, #0]
 80023d4:	e058      	b.n	8002488 <UART_SetConfig+0x178>
 80023d6:	231b      	movs	r3, #27
 80023d8:	18fb      	adds	r3, r7, r3
 80023da:	2202      	movs	r2, #2
 80023dc:	701a      	strb	r2, [r3, #0]
 80023de:	e053      	b.n	8002488 <UART_SetConfig+0x178>
 80023e0:	231b      	movs	r3, #27
 80023e2:	18fb      	adds	r3, r7, r3
 80023e4:	2204      	movs	r2, #4
 80023e6:	701a      	strb	r2, [r3, #0]
 80023e8:	e04e      	b.n	8002488 <UART_SetConfig+0x178>
 80023ea:	231b      	movs	r3, #27
 80023ec:	18fb      	adds	r3, r7, r3
 80023ee:	2208      	movs	r2, #8
 80023f0:	701a      	strb	r2, [r3, #0]
 80023f2:	e049      	b.n	8002488 <UART_SetConfig+0x178>
 80023f4:	231b      	movs	r3, #27
 80023f6:	18fb      	adds	r3, r7, r3
 80023f8:	2210      	movs	r2, #16
 80023fa:	701a      	strb	r2, [r3, #0]
 80023fc:	e044      	b.n	8002488 <UART_SetConfig+0x178>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a90      	ldr	r2, [pc, #576]	; (8002644 <UART_SetConfig+0x334>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d127      	bne.n	8002458 <UART_SetConfig+0x148>
 8002408:	4b8d      	ldr	r3, [pc, #564]	; (8002640 <UART_SetConfig+0x330>)
 800240a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800240c:	220c      	movs	r2, #12
 800240e:	4013      	ands	r3, r2
 8002410:	2b0c      	cmp	r3, #12
 8002412:	d017      	beq.n	8002444 <UART_SetConfig+0x134>
 8002414:	d81b      	bhi.n	800244e <UART_SetConfig+0x13e>
 8002416:	2b08      	cmp	r3, #8
 8002418:	d00a      	beq.n	8002430 <UART_SetConfig+0x120>
 800241a:	d818      	bhi.n	800244e <UART_SetConfig+0x13e>
 800241c:	2b00      	cmp	r3, #0
 800241e:	d002      	beq.n	8002426 <UART_SetConfig+0x116>
 8002420:	2b04      	cmp	r3, #4
 8002422:	d00a      	beq.n	800243a <UART_SetConfig+0x12a>
 8002424:	e013      	b.n	800244e <UART_SetConfig+0x13e>
 8002426:	231b      	movs	r3, #27
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	2200      	movs	r2, #0
 800242c:	701a      	strb	r2, [r3, #0]
 800242e:	e02b      	b.n	8002488 <UART_SetConfig+0x178>
 8002430:	231b      	movs	r3, #27
 8002432:	18fb      	adds	r3, r7, r3
 8002434:	2202      	movs	r2, #2
 8002436:	701a      	strb	r2, [r3, #0]
 8002438:	e026      	b.n	8002488 <UART_SetConfig+0x178>
 800243a:	231b      	movs	r3, #27
 800243c:	18fb      	adds	r3, r7, r3
 800243e:	2204      	movs	r2, #4
 8002440:	701a      	strb	r2, [r3, #0]
 8002442:	e021      	b.n	8002488 <UART_SetConfig+0x178>
 8002444:	231b      	movs	r3, #27
 8002446:	18fb      	adds	r3, r7, r3
 8002448:	2208      	movs	r2, #8
 800244a:	701a      	strb	r2, [r3, #0]
 800244c:	e01c      	b.n	8002488 <UART_SetConfig+0x178>
 800244e:	231b      	movs	r3, #27
 8002450:	18fb      	adds	r3, r7, r3
 8002452:	2210      	movs	r2, #16
 8002454:	701a      	strb	r2, [r3, #0]
 8002456:	e017      	b.n	8002488 <UART_SetConfig+0x178>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a7a      	ldr	r2, [pc, #488]	; (8002648 <UART_SetConfig+0x338>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d104      	bne.n	800246c <UART_SetConfig+0x15c>
 8002462:	231b      	movs	r3, #27
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	2200      	movs	r2, #0
 8002468:	701a      	strb	r2, [r3, #0]
 800246a:	e00d      	b.n	8002488 <UART_SetConfig+0x178>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a76      	ldr	r2, [pc, #472]	; (800264c <UART_SetConfig+0x33c>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d104      	bne.n	8002480 <UART_SetConfig+0x170>
 8002476:	231b      	movs	r3, #27
 8002478:	18fb      	adds	r3, r7, r3
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
 800247e:	e003      	b.n	8002488 <UART_SetConfig+0x178>
 8002480:	231b      	movs	r3, #27
 8002482:	18fb      	adds	r3, r7, r3
 8002484:	2210      	movs	r2, #16
 8002486:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	69da      	ldr	r2, [r3, #28]
 800248c:	2380      	movs	r3, #128	; 0x80
 800248e:	021b      	lsls	r3, r3, #8
 8002490:	429a      	cmp	r2, r3
 8002492:	d000      	beq.n	8002496 <UART_SetConfig+0x186>
 8002494:	e065      	b.n	8002562 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8002496:	231b      	movs	r3, #27
 8002498:	18fb      	adds	r3, r7, r3
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2b08      	cmp	r3, #8
 800249e:	d015      	beq.n	80024cc <UART_SetConfig+0x1bc>
 80024a0:	dc18      	bgt.n	80024d4 <UART_SetConfig+0x1c4>
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	d00d      	beq.n	80024c2 <UART_SetConfig+0x1b2>
 80024a6:	dc15      	bgt.n	80024d4 <UART_SetConfig+0x1c4>
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d002      	beq.n	80024b2 <UART_SetConfig+0x1a2>
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d005      	beq.n	80024bc <UART_SetConfig+0x1ac>
 80024b0:	e010      	b.n	80024d4 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024b2:	f7ff fa31 	bl	8001918 <HAL_RCC_GetPCLK1Freq>
 80024b6:	0003      	movs	r3, r0
 80024b8:	617b      	str	r3, [r7, #20]
        break;
 80024ba:	e012      	b.n	80024e2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024bc:	4b64      	ldr	r3, [pc, #400]	; (8002650 <UART_SetConfig+0x340>)
 80024be:	617b      	str	r3, [r7, #20]
        break;
 80024c0:	e00f      	b.n	80024e2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024c2:	f7ff f99d 	bl	8001800 <HAL_RCC_GetSysClockFreq>
 80024c6:	0003      	movs	r3, r0
 80024c8:	617b      	str	r3, [r7, #20]
        break;
 80024ca:	e00a      	b.n	80024e2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024cc:	2380      	movs	r3, #128	; 0x80
 80024ce:	021b      	lsls	r3, r3, #8
 80024d0:	617b      	str	r3, [r7, #20]
        break;
 80024d2:	e006      	b.n	80024e2 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80024d8:	231a      	movs	r3, #26
 80024da:	18fb      	adds	r3, r7, r3
 80024dc:	2201      	movs	r2, #1
 80024de:	701a      	strb	r2, [r3, #0]
        break;
 80024e0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d100      	bne.n	80024ea <UART_SetConfig+0x1da>
 80024e8:	e08d      	b.n	8002606 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024ee:	4b59      	ldr	r3, [pc, #356]	; (8002654 <UART_SetConfig+0x344>)
 80024f0:	0052      	lsls	r2, r2, #1
 80024f2:	5ad3      	ldrh	r3, [r2, r3]
 80024f4:	0019      	movs	r1, r3
 80024f6:	6978      	ldr	r0, [r7, #20]
 80024f8:	f7fd fe06 	bl	8000108 <__udivsi3>
 80024fc:	0003      	movs	r3, r0
 80024fe:	005a      	lsls	r2, r3, #1
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	085b      	lsrs	r3, r3, #1
 8002506:	18d2      	adds	r2, r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	0019      	movs	r1, r3
 800250e:	0010      	movs	r0, r2
 8002510:	f7fd fdfa 	bl	8000108 <__udivsi3>
 8002514:	0003      	movs	r3, r0
 8002516:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	2b0f      	cmp	r3, #15
 800251c:	d91c      	bls.n	8002558 <UART_SetConfig+0x248>
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	2380      	movs	r3, #128	; 0x80
 8002522:	025b      	lsls	r3, r3, #9
 8002524:	429a      	cmp	r2, r3
 8002526:	d217      	bcs.n	8002558 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	b29a      	uxth	r2, r3
 800252c:	200e      	movs	r0, #14
 800252e:	183b      	adds	r3, r7, r0
 8002530:	210f      	movs	r1, #15
 8002532:	438a      	bics	r2, r1
 8002534:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	085b      	lsrs	r3, r3, #1
 800253a:	b29b      	uxth	r3, r3
 800253c:	2207      	movs	r2, #7
 800253e:	4013      	ands	r3, r2
 8002540:	b299      	uxth	r1, r3
 8002542:	183b      	adds	r3, r7, r0
 8002544:	183a      	adds	r2, r7, r0
 8002546:	8812      	ldrh	r2, [r2, #0]
 8002548:	430a      	orrs	r2, r1
 800254a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	183a      	adds	r2, r7, r0
 8002552:	8812      	ldrh	r2, [r2, #0]
 8002554:	60da      	str	r2, [r3, #12]
 8002556:	e056      	b.n	8002606 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002558:	231a      	movs	r3, #26
 800255a:	18fb      	adds	r3, r7, r3
 800255c:	2201      	movs	r2, #1
 800255e:	701a      	strb	r2, [r3, #0]
 8002560:	e051      	b.n	8002606 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002562:	231b      	movs	r3, #27
 8002564:	18fb      	adds	r3, r7, r3
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b08      	cmp	r3, #8
 800256a:	d015      	beq.n	8002598 <UART_SetConfig+0x288>
 800256c:	dc18      	bgt.n	80025a0 <UART_SetConfig+0x290>
 800256e:	2b04      	cmp	r3, #4
 8002570:	d00d      	beq.n	800258e <UART_SetConfig+0x27e>
 8002572:	dc15      	bgt.n	80025a0 <UART_SetConfig+0x290>
 8002574:	2b00      	cmp	r3, #0
 8002576:	d002      	beq.n	800257e <UART_SetConfig+0x26e>
 8002578:	2b02      	cmp	r3, #2
 800257a:	d005      	beq.n	8002588 <UART_SetConfig+0x278>
 800257c:	e010      	b.n	80025a0 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800257e:	f7ff f9cb 	bl	8001918 <HAL_RCC_GetPCLK1Freq>
 8002582:	0003      	movs	r3, r0
 8002584:	617b      	str	r3, [r7, #20]
        break;
 8002586:	e012      	b.n	80025ae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002588:	4b31      	ldr	r3, [pc, #196]	; (8002650 <UART_SetConfig+0x340>)
 800258a:	617b      	str	r3, [r7, #20]
        break;
 800258c:	e00f      	b.n	80025ae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800258e:	f7ff f937 	bl	8001800 <HAL_RCC_GetSysClockFreq>
 8002592:	0003      	movs	r3, r0
 8002594:	617b      	str	r3, [r7, #20]
        break;
 8002596:	e00a      	b.n	80025ae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002598:	2380      	movs	r3, #128	; 0x80
 800259a:	021b      	lsls	r3, r3, #8
 800259c:	617b      	str	r3, [r7, #20]
        break;
 800259e:	e006      	b.n	80025ae <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80025a4:	231a      	movs	r3, #26
 80025a6:	18fb      	adds	r3, r7, r3
 80025a8:	2201      	movs	r2, #1
 80025aa:	701a      	strb	r2, [r3, #0]
        break;
 80025ac:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d028      	beq.n	8002606 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025b8:	4b26      	ldr	r3, [pc, #152]	; (8002654 <UART_SetConfig+0x344>)
 80025ba:	0052      	lsls	r2, r2, #1
 80025bc:	5ad3      	ldrh	r3, [r2, r3]
 80025be:	0019      	movs	r1, r3
 80025c0:	6978      	ldr	r0, [r7, #20]
 80025c2:	f7fd fda1 	bl	8000108 <__udivsi3>
 80025c6:	0003      	movs	r3, r0
 80025c8:	001a      	movs	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	085b      	lsrs	r3, r3, #1
 80025d0:	18d2      	adds	r2, r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	0019      	movs	r1, r3
 80025d8:	0010      	movs	r0, r2
 80025da:	f7fd fd95 	bl	8000108 <__udivsi3>
 80025de:	0003      	movs	r3, r0
 80025e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	2b0f      	cmp	r3, #15
 80025e6:	d90a      	bls.n	80025fe <UART_SetConfig+0x2ee>
 80025e8:	693a      	ldr	r2, [r7, #16]
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	025b      	lsls	r3, r3, #9
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d205      	bcs.n	80025fe <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	60da      	str	r2, [r3, #12]
 80025fc:	e003      	b.n	8002606 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80025fe:	231a      	movs	r3, #26
 8002600:	18fb      	adds	r3, r7, r3
 8002602:	2201      	movs	r2, #1
 8002604:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	226a      	movs	r2, #106	; 0x6a
 800260a:	2101      	movs	r1, #1
 800260c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2268      	movs	r2, #104	; 0x68
 8002612:	2101      	movs	r1, #1
 8002614:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8002622:	231a      	movs	r3, #26
 8002624:	18fb      	adds	r3, r7, r3
 8002626:	781b      	ldrb	r3, [r3, #0]
}
 8002628:	0018      	movs	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	b008      	add	sp, #32
 800262e:	bd80      	pop	{r7, pc}
 8002630:	cfff69f3 	.word	0xcfff69f3
 8002634:	ffffcfff 	.word	0xffffcfff
 8002638:	11fff4ff 	.word	0x11fff4ff
 800263c:	40013800 	.word	0x40013800
 8002640:	40021000 	.word	0x40021000
 8002644:	40004400 	.word	0x40004400
 8002648:	40004800 	.word	0x40004800
 800264c:	40004c00 	.word	0x40004c00
 8002650:	00f42400 	.word	0x00f42400
 8002654:	08004c84 	.word	0x08004c84

08002658 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002664:	2201      	movs	r2, #1
 8002666:	4013      	ands	r3, r2
 8002668:	d00b      	beq.n	8002682 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	4a4a      	ldr	r2, [pc, #296]	; (800279c <UART_AdvFeatureConfig+0x144>)
 8002672:	4013      	ands	r3, r2
 8002674:	0019      	movs	r1, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	430a      	orrs	r2, r1
 8002680:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002686:	2202      	movs	r2, #2
 8002688:	4013      	ands	r3, r2
 800268a:	d00b      	beq.n	80026a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	4a43      	ldr	r2, [pc, #268]	; (80027a0 <UART_AdvFeatureConfig+0x148>)
 8002694:	4013      	ands	r3, r2
 8002696:	0019      	movs	r1, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026a8:	2204      	movs	r2, #4
 80026aa:	4013      	ands	r3, r2
 80026ac:	d00b      	beq.n	80026c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	4a3b      	ldr	r2, [pc, #236]	; (80027a4 <UART_AdvFeatureConfig+0x14c>)
 80026b6:	4013      	ands	r3, r2
 80026b8:	0019      	movs	r1, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ca:	2208      	movs	r2, #8
 80026cc:	4013      	ands	r3, r2
 80026ce:	d00b      	beq.n	80026e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	4a34      	ldr	r2, [pc, #208]	; (80027a8 <UART_AdvFeatureConfig+0x150>)
 80026d8:	4013      	ands	r3, r2
 80026da:	0019      	movs	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ec:	2210      	movs	r2, #16
 80026ee:	4013      	ands	r3, r2
 80026f0:	d00b      	beq.n	800270a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	4a2c      	ldr	r2, [pc, #176]	; (80027ac <UART_AdvFeatureConfig+0x154>)
 80026fa:	4013      	ands	r3, r2
 80026fc:	0019      	movs	r1, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	430a      	orrs	r2, r1
 8002708:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800270e:	2220      	movs	r2, #32
 8002710:	4013      	ands	r3, r2
 8002712:	d00b      	beq.n	800272c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	4a25      	ldr	r2, [pc, #148]	; (80027b0 <UART_AdvFeatureConfig+0x158>)
 800271c:	4013      	ands	r3, r2
 800271e:	0019      	movs	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	430a      	orrs	r2, r1
 800272a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002730:	2240      	movs	r2, #64	; 0x40
 8002732:	4013      	ands	r3, r2
 8002734:	d01d      	beq.n	8002772 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	4a1d      	ldr	r2, [pc, #116]	; (80027b4 <UART_AdvFeatureConfig+0x15c>)
 800273e:	4013      	ands	r3, r2
 8002740:	0019      	movs	r1, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002752:	2380      	movs	r3, #128	; 0x80
 8002754:	035b      	lsls	r3, r3, #13
 8002756:	429a      	cmp	r2, r3
 8002758:	d10b      	bne.n	8002772 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	4a15      	ldr	r2, [pc, #84]	; (80027b8 <UART_AdvFeatureConfig+0x160>)
 8002762:	4013      	ands	r3, r2
 8002764:	0019      	movs	r1, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	430a      	orrs	r2, r1
 8002770:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	2280      	movs	r2, #128	; 0x80
 8002778:	4013      	ands	r3, r2
 800277a:	d00b      	beq.n	8002794 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	4a0e      	ldr	r2, [pc, #56]	; (80027bc <UART_AdvFeatureConfig+0x164>)
 8002784:	4013      	ands	r3, r2
 8002786:	0019      	movs	r1, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	605a      	str	r2, [r3, #4]
  }
}
 8002794:	46c0      	nop			; (mov r8, r8)
 8002796:	46bd      	mov	sp, r7
 8002798:	b002      	add	sp, #8
 800279a:	bd80      	pop	{r7, pc}
 800279c:	fffdffff 	.word	0xfffdffff
 80027a0:	fffeffff 	.word	0xfffeffff
 80027a4:	fffbffff 	.word	0xfffbffff
 80027a8:	ffff7fff 	.word	0xffff7fff
 80027ac:	ffffefff 	.word	0xffffefff
 80027b0:	ffffdfff 	.word	0xffffdfff
 80027b4:	ffefffff 	.word	0xffefffff
 80027b8:	ff9fffff 	.word	0xff9fffff
 80027bc:	fff7ffff 	.word	0xfff7ffff

080027c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af02      	add	r7, sp, #8
 80027c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2290      	movs	r2, #144	; 0x90
 80027cc:	2100      	movs	r1, #0
 80027ce:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80027d0:	f7fe f93a 	bl	8000a48 <HAL_GetTick>
 80027d4:	0003      	movs	r3, r0
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2208      	movs	r2, #8
 80027e0:	4013      	ands	r3, r2
 80027e2:	2b08      	cmp	r3, #8
 80027e4:	d10c      	bne.n	8002800 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2280      	movs	r2, #128	; 0x80
 80027ea:	0391      	lsls	r1, r2, #14
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	4a1a      	ldr	r2, [pc, #104]	; (8002858 <UART_CheckIdleState+0x98>)
 80027f0:	9200      	str	r2, [sp, #0]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f000 f832 	bl	800285c <UART_WaitOnFlagUntilTimeout>
 80027f8:	1e03      	subs	r3, r0, #0
 80027fa:	d001      	beq.n	8002800 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e026      	b.n	800284e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2204      	movs	r2, #4
 8002808:	4013      	ands	r3, r2
 800280a:	2b04      	cmp	r3, #4
 800280c:	d10c      	bne.n	8002828 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2280      	movs	r2, #128	; 0x80
 8002812:	03d1      	lsls	r1, r2, #15
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	4a10      	ldr	r2, [pc, #64]	; (8002858 <UART_CheckIdleState+0x98>)
 8002818:	9200      	str	r2, [sp, #0]
 800281a:	2200      	movs	r2, #0
 800281c:	f000 f81e 	bl	800285c <UART_WaitOnFlagUntilTimeout>
 8002820:	1e03      	subs	r3, r0, #0
 8002822:	d001      	beq.n	8002828 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e012      	b.n	800284e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2288      	movs	r2, #136	; 0x88
 800282c:	2120      	movs	r1, #32
 800282e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	228c      	movs	r2, #140	; 0x8c
 8002834:	2120      	movs	r1, #32
 8002836:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2284      	movs	r2, #132	; 0x84
 8002848:	2100      	movs	r1, #0
 800284a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	0018      	movs	r0, r3
 8002850:	46bd      	mov	sp, r7
 8002852:	b004      	add	sp, #16
 8002854:	bd80      	pop	{r7, pc}
 8002856:	46c0      	nop			; (mov r8, r8)
 8002858:	01ffffff 	.word	0x01ffffff

0800285c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b094      	sub	sp, #80	; 0x50
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	1dfb      	adds	r3, r7, #7
 800286a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800286c:	e0a7      	b.n	80029be <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002870:	3301      	adds	r3, #1
 8002872:	d100      	bne.n	8002876 <UART_WaitOnFlagUntilTimeout+0x1a>
 8002874:	e0a3      	b.n	80029be <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002876:	f7fe f8e7 	bl	8000a48 <HAL_GetTick>
 800287a:	0002      	movs	r2, r0
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002882:	429a      	cmp	r2, r3
 8002884:	d302      	bcc.n	800288c <UART_WaitOnFlagUntilTimeout+0x30>
 8002886:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002888:	2b00      	cmp	r3, #0
 800288a:	d13f      	bne.n	800290c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800288c:	f3ef 8310 	mrs	r3, PRIMASK
 8002890:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002892:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002894:	647b      	str	r3, [r7, #68]	; 0x44
 8002896:	2301      	movs	r3, #1
 8002898:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800289a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800289c:	f383 8810 	msr	PRIMASK, r3
}
 80028a0:	46c0      	nop			; (mov r8, r8)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	494e      	ldr	r1, [pc, #312]	; (80029e8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80028ae:	400a      	ands	r2, r1
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028b4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028b8:	f383 8810 	msr	PRIMASK, r3
}
 80028bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028be:	f3ef 8310 	mrs	r3, PRIMASK
 80028c2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80028c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028c6:	643b      	str	r3, [r7, #64]	; 0x40
 80028c8:	2301      	movs	r3, #1
 80028ca:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ce:	f383 8810 	msr	PRIMASK, r3
}
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2101      	movs	r1, #1
 80028e0:	438a      	bics	r2, r1
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028ea:	f383 8810 	msr	PRIMASK, r3
}
 80028ee:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2288      	movs	r2, #136	; 0x88
 80028f4:	2120      	movs	r1, #32
 80028f6:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	228c      	movs	r2, #140	; 0x8c
 80028fc:	2120      	movs	r1, #32
 80028fe:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2284      	movs	r2, #132	; 0x84
 8002904:	2100      	movs	r1, #0
 8002906:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e069      	b.n	80029e0 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2204      	movs	r2, #4
 8002914:	4013      	ands	r3, r2
 8002916:	d052      	beq.n	80029be <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	69da      	ldr	r2, [r3, #28]
 800291e:	2380      	movs	r3, #128	; 0x80
 8002920:	011b      	lsls	r3, r3, #4
 8002922:	401a      	ands	r2, r3
 8002924:	2380      	movs	r3, #128	; 0x80
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	429a      	cmp	r2, r3
 800292a:	d148      	bne.n	80029be <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2280      	movs	r2, #128	; 0x80
 8002932:	0112      	lsls	r2, r2, #4
 8002934:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002936:	f3ef 8310 	mrs	r3, PRIMASK
 800293a:	613b      	str	r3, [r7, #16]
  return(result);
 800293c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800293e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002940:	2301      	movs	r3, #1
 8002942:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	f383 8810 	msr	PRIMASK, r3
}
 800294a:	46c0      	nop			; (mov r8, r8)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4924      	ldr	r1, [pc, #144]	; (80029e8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002958:	400a      	ands	r2, r1
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800295e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	f383 8810 	msr	PRIMASK, r3
}
 8002966:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002968:	f3ef 8310 	mrs	r3, PRIMASK
 800296c:	61fb      	str	r3, [r7, #28]
  return(result);
 800296e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002970:	64bb      	str	r3, [r7, #72]	; 0x48
 8002972:	2301      	movs	r3, #1
 8002974:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002976:	6a3b      	ldr	r3, [r7, #32]
 8002978:	f383 8810 	msr	PRIMASK, r3
}
 800297c:	46c0      	nop			; (mov r8, r8)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2101      	movs	r1, #1
 800298a:	438a      	bics	r2, r1
 800298c:	609a      	str	r2, [r3, #8]
 800298e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002994:	f383 8810 	msr	PRIMASK, r3
}
 8002998:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2288      	movs	r2, #136	; 0x88
 800299e:	2120      	movs	r1, #32
 80029a0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	228c      	movs	r2, #140	; 0x8c
 80029a6:	2120      	movs	r1, #32
 80029a8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2290      	movs	r2, #144	; 0x90
 80029ae:	2120      	movs	r1, #32
 80029b0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2284      	movs	r2, #132	; 0x84
 80029b6:	2100      	movs	r1, #0
 80029b8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e010      	b.n	80029e0 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	69db      	ldr	r3, [r3, #28]
 80029c4:	68ba      	ldr	r2, [r7, #8]
 80029c6:	4013      	ands	r3, r2
 80029c8:	68ba      	ldr	r2, [r7, #8]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	425a      	negs	r2, r3
 80029ce:	4153      	adcs	r3, r2
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	001a      	movs	r2, r3
 80029d4:	1dfb      	adds	r3, r7, #7
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d100      	bne.n	80029de <UART_WaitOnFlagUntilTimeout+0x182>
 80029dc:	e747      	b.n	800286e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029de:	2300      	movs	r3, #0
}
 80029e0:	0018      	movs	r0, r3
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b014      	add	sp, #80	; 0x50
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	fffffe5f 	.word	0xfffffe5f

080029ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2284      	movs	r2, #132	; 0x84
 80029f8:	5c9b      	ldrb	r3, [r3, r2]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_UARTEx_DisableFifoMode+0x16>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e027      	b.n	8002a52 <HAL_UARTEx_DisableFifoMode+0x66>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2284      	movs	r2, #132	; 0x84
 8002a06:	2101      	movs	r1, #1
 8002a08:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2288      	movs	r2, #136	; 0x88
 8002a0e:	2124      	movs	r1, #36	; 0x24
 8002a10:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2101      	movs	r1, #1
 8002a26:	438a      	bics	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4a0b      	ldr	r2, [pc, #44]	; (8002a5c <HAL_UARTEx_DisableFifoMode+0x70>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2288      	movs	r2, #136	; 0x88
 8002a44:	2120      	movs	r1, #32
 8002a46:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2284      	movs	r2, #132	; 0x84
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	0018      	movs	r0, r3
 8002a54:	46bd      	mov	sp, r7
 8002a56:	b004      	add	sp, #16
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	dfffffff 	.word	0xdfffffff

08002a60 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2284      	movs	r2, #132	; 0x84
 8002a6e:	5c9b      	ldrb	r3, [r3, r2]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d101      	bne.n	8002a78 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002a74:	2302      	movs	r3, #2
 8002a76:	e02e      	b.n	8002ad6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2284      	movs	r2, #132	; 0x84
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2288      	movs	r2, #136	; 0x88
 8002a84:	2124      	movs	r1, #36	; 0x24
 8002a86:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	438a      	bics	r2, r1
 8002a9e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	08d9      	lsrs	r1, r3, #3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	f000 f854 	bl	8002b64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2288      	movs	r2, #136	; 0x88
 8002ac8:	2120      	movs	r1, #32
 8002aca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2284      	movs	r2, #132	; 0x84
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	b004      	add	sp, #16
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2284      	movs	r2, #132	; 0x84
 8002aee:	5c9b      	ldrb	r3, [r3, r2]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e02f      	b.n	8002b58 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2284      	movs	r2, #132	; 0x84
 8002afc:	2101      	movs	r1, #1
 8002afe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2288      	movs	r2, #136	; 0x88
 8002b04:	2124      	movs	r1, #36	; 0x24
 8002b06:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	438a      	bics	r2, r1
 8002b1e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	4a0e      	ldr	r2, [pc, #56]	; (8002b60 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002b28:	4013      	ands	r3, r2
 8002b2a:	0019      	movs	r1, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	0018      	movs	r0, r3
 8002b3a:	f000 f813 	bl	8002b64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2288      	movs	r2, #136	; 0x88
 8002b4a:	2120      	movs	r1, #32
 8002b4c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2284      	movs	r2, #132	; 0x84
 8002b52:	2100      	movs	r1, #0
 8002b54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	0018      	movs	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b004      	add	sp, #16
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	f1ffffff 	.word	0xf1ffffff

08002b64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d108      	bne.n	8002b86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	226a      	movs	r2, #106	; 0x6a
 8002b78:	2101      	movs	r1, #1
 8002b7a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2268      	movs	r2, #104	; 0x68
 8002b80:	2101      	movs	r1, #1
 8002b82:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002b84:	e043      	b.n	8002c0e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002b86:	260f      	movs	r6, #15
 8002b88:	19bb      	adds	r3, r7, r6
 8002b8a:	2208      	movs	r2, #8
 8002b8c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002b8e:	200e      	movs	r0, #14
 8002b90:	183b      	adds	r3, r7, r0
 8002b92:	2208      	movs	r2, #8
 8002b94:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	0e5b      	lsrs	r3, r3, #25
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	240d      	movs	r4, #13
 8002ba2:	193b      	adds	r3, r7, r4
 8002ba4:	2107      	movs	r1, #7
 8002ba6:	400a      	ands	r2, r1
 8002ba8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	0f5b      	lsrs	r3, r3, #29
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	250c      	movs	r5, #12
 8002bb6:	197b      	adds	r3, r7, r5
 8002bb8:	2107      	movs	r1, #7
 8002bba:	400a      	ands	r2, r1
 8002bbc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002bbe:	183b      	adds	r3, r7, r0
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	197a      	adds	r2, r7, r5
 8002bc4:	7812      	ldrb	r2, [r2, #0]
 8002bc6:	4914      	ldr	r1, [pc, #80]	; (8002c18 <UARTEx_SetNbDataToProcess+0xb4>)
 8002bc8:	5c8a      	ldrb	r2, [r1, r2]
 8002bca:	435a      	muls	r2, r3
 8002bcc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002bce:	197b      	adds	r3, r7, r5
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	4a12      	ldr	r2, [pc, #72]	; (8002c1c <UARTEx_SetNbDataToProcess+0xb8>)
 8002bd4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002bd6:	0019      	movs	r1, r3
 8002bd8:	f7fd fb20 	bl	800021c <__divsi3>
 8002bdc:	0003      	movs	r3, r0
 8002bde:	b299      	uxth	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	226a      	movs	r2, #106	; 0x6a
 8002be4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002be6:	19bb      	adds	r3, r7, r6
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	193a      	adds	r2, r7, r4
 8002bec:	7812      	ldrb	r2, [r2, #0]
 8002bee:	490a      	ldr	r1, [pc, #40]	; (8002c18 <UARTEx_SetNbDataToProcess+0xb4>)
 8002bf0:	5c8a      	ldrb	r2, [r1, r2]
 8002bf2:	435a      	muls	r2, r3
 8002bf4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002bf6:	193b      	adds	r3, r7, r4
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	4a08      	ldr	r2, [pc, #32]	; (8002c1c <UARTEx_SetNbDataToProcess+0xb8>)
 8002bfc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002bfe:	0019      	movs	r1, r3
 8002c00:	f7fd fb0c 	bl	800021c <__divsi3>
 8002c04:	0003      	movs	r3, r0
 8002c06:	b299      	uxth	r1, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2268      	movs	r2, #104	; 0x68
 8002c0c:	5299      	strh	r1, [r3, r2]
}
 8002c0e:	46c0      	nop			; (mov r8, r8)
 8002c10:	46bd      	mov	sp, r7
 8002c12:	b005      	add	sp, #20
 8002c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	08004c9c 	.word	0x08004c9c
 8002c1c:	08004ca4 	.word	0x08004ca4

08002c20 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	3308      	adds	r3, #8
 8002c2c:	001a      	movs	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2201      	movs	r2, #1
 8002c36:	4252      	negs	r2, r2
 8002c38:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3308      	adds	r3, #8
 8002c3e:	001a      	movs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3308      	adds	r3, #8
 8002c48:	001a      	movs	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002c54:	46c0      	nop			; (mov r8, r8)
 8002c56:	46bd      	mov	sp, r7
 8002c58:	b002      	add	sp, #8
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	b002      	add	sp, #8
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b084      	sub	sp, #16
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
 8002c7a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	3301      	adds	r3, #1
 8002c86:	d103      	bne.n	8002c90 <vListInsert+0x1e>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	e00c      	b.n	8002caa <vListInsert+0x38>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3308      	adds	r3, #8
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	e002      	b.n	8002c9e <vListInsert+0x2c>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68ba      	ldr	r2, [r7, #8]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d2f6      	bcs.n	8002c98 <vListInsert+0x26>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	1c5a      	adds	r2, r3, #1
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	601a      	str	r2, [r3, #0]
}
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	b004      	add	sp, #16
 8002cdc:	bd80      	pop	{r7, pc}

08002cde <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002cde:	b580      	push	{r7, lr}
 8002ce0:	b084      	sub	sp, #16
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	6892      	ldr	r2, [r2, #8]
 8002cf4:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6852      	ldr	r2, [r2, #4]
 8002cfe:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d103      	bne.n	8002d12 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	689a      	ldr	r2, [r3, #8]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	1e5a      	subs	r2, r3, #1
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
}
 8002d26:	0018      	movs	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b004      	add	sp, #16
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002d2e:	b5b0      	push	{r4, r5, r7, lr}
 8002d30:	b084      	sub	sp, #16
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <xQueueGenericReset+0x1c>
 8002d46:	b672      	cpsid	i
 8002d48:	e7fe      	b.n	8002d48 <xQueueGenericReset+0x1a>

    if( ( pxQueue != NULL ) &&
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d100      	bne.n	8002d52 <xQueueGenericReset+0x24>
 8002d50:	e06a      	b.n	8002e28 <xQueueGenericReset+0xfa>
        ( pxQueue->uxLength >= 1U ) &&
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d066      	beq.n	8002e28 <xQueueGenericReset+0xfa>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d62:	2400      	movs	r4, #0
 8002d64:	0c15      	lsrs	r5, r2, #16
 8002d66:	0c19      	lsrs	r1, r3, #16
 8002d68:	b2a8      	uxth	r0, r5
 8002d6a:	2800      	cmp	r0, #0
 8002d6c:	d104      	bne.n	8002d78 <xQueueGenericReset+0x4a>
 8002d6e:	b288      	uxth	r0, r1
 8002d70:	2800      	cmp	r0, #0
 8002d72:	d013      	beq.n	8002d9c <xQueueGenericReset+0x6e>
 8002d74:	1c10      	adds	r0, r2, #0
 8002d76:	e004      	b.n	8002d82 <xQueueGenericReset+0x54>
 8002d78:	b289      	uxth	r1, r1
 8002d7a:	2900      	cmp	r1, #0
 8002d7c:	d10d      	bne.n	8002d9a <xQueueGenericReset+0x6c>
 8002d7e:	1c29      	adds	r1, r5, #0
 8002d80:	1c18      	adds	r0, r3, #0
 8002d82:	b292      	uxth	r2, r2
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	435a      	muls	r2, r3
 8002d88:	b283      	uxth	r3, r0
 8002d8a:	b289      	uxth	r1, r1
 8002d8c:	434b      	muls	r3, r1
 8002d8e:	0c12      	lsrs	r2, r2, #16
 8002d90:	189b      	adds	r3, r3, r2
 8002d92:	141b      	asrs	r3, r3, #16
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d000      	beq.n	8002d9c <xQueueGenericReset+0x6e>
 8002d9a:	2401      	movs	r4, #1
 8002d9c:	1e23      	subs	r3, r4, #0
        ( pxQueue->uxLength >= 1U ) &&
 8002d9e:	d143      	bne.n	8002e28 <xQueueGenericReset+0xfa>
    {
        taskENTER_CRITICAL();
 8002da0:	f001 fc96 	bl	80046d0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db0:	434b      	muls	r3, r1
 8002db2:	18d2      	adds	r2, r2, r3
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dce:	1e59      	subs	r1, r3, #1
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd4:	434b      	muls	r3, r1
 8002dd6:	18d2      	adds	r2, r2, r3
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	2244      	movs	r2, #68	; 0x44
 8002de0:	21ff      	movs	r1, #255	; 0xff
 8002de2:	5499      	strb	r1, [r3, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	2245      	movs	r2, #69	; 0x45
 8002de8:	21ff      	movs	r1, #255	; 0xff
 8002dea:	5499      	strb	r1, [r3, r2]

            if( xNewQueue == pdFALSE )
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d10d      	bne.n	8002e0e <xQueueGenericReset+0xe0>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d013      	beq.n	8002e22 <xQueueGenericReset+0xf4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	3310      	adds	r3, #16
 8002dfe:	0018      	movs	r0, r3
 8002e00:	f000 fee8 	bl	8003bd4 <xTaskRemoveFromEventList>
 8002e04:	1e03      	subs	r3, r0, #0
 8002e06:	d00c      	beq.n	8002e22 <xQueueGenericReset+0xf4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002e08:	f001 fc52 	bl	80046b0 <vPortYield>
 8002e0c:	e009      	b.n	8002e22 <xQueueGenericReset+0xf4>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	3310      	adds	r3, #16
 8002e12:	0018      	movs	r0, r3
 8002e14:	f7ff ff04 	bl	8002c20 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	3324      	adds	r3, #36	; 0x24
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f7ff feff 	bl	8002c20 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002e22:	f001 fc67 	bl	80046f4 <vPortExitCritical>
 8002e26:	e001      	b.n	8002e2c <xQueueGenericReset+0xfe>
    }
    else
    {
        xReturn = pdFAIL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <xQueueGenericReset+0x108>
 8002e32:	b672      	cpsid	i
 8002e34:	e7fe      	b.n	8002e34 <xQueueGenericReset+0x106>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002e36:	68fb      	ldr	r3, [r7, #12]
}
 8002e38:	0018      	movs	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	b004      	add	sp, #16
 8002e3e:	bdb0      	pop	{r4, r5, r7, pc}

08002e40 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e42:	b08b      	sub	sp, #44	; 0x2c
 8002e44:	af02      	add	r7, sp, #8
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	1dfb      	adds	r3, r7, #7
 8002e4c:	701a      	strb	r2, [r3, #0]
        Queue_t * pxNewQueue = NULL;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d047      	beq.n	8002ee8 <xQueueGenericCreate+0xa8>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002e58:	2000      	movs	r0, #0
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	0c19      	lsrs	r1, r3, #16
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	1c1e      	adds	r6, r3, #0
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	0c1b      	lsrs	r3, r3, #16
 8002e66:	68fa      	ldr	r2, [r7, #12]
 8002e68:	1c15      	adds	r5, r2, #0
 8002e6a:	b28a      	uxth	r2, r1
 8002e6c:	2a00      	cmp	r2, #0
 8002e6e:	d105      	bne.n	8002e7c <xQueueGenericCreate+0x3c>
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	2a00      	cmp	r2, #0
 8002e74:	d013      	beq.n	8002e9e <xQueueGenericCreate+0x5e>
 8002e76:	1c19      	adds	r1, r3, #0
 8002e78:	1c34      	adds	r4, r6, #0
 8002e7a:	e003      	b.n	8002e84 <xQueueGenericCreate+0x44>
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10c      	bne.n	8002e9c <xQueueGenericCreate+0x5c>
 8002e82:	1c2c      	adds	r4, r5, #0
 8002e84:	b2b3      	uxth	r3, r6
 8002e86:	b2aa      	uxth	r2, r5
 8002e88:	435a      	muls	r2, r3
 8002e8a:	b2a3      	uxth	r3, r4
 8002e8c:	b289      	uxth	r1, r1
 8002e8e:	434b      	muls	r3, r1
 8002e90:	0c12      	lsrs	r2, r2, #16
 8002e92:	189b      	adds	r3, r3, r2
 8002e94:	141b      	asrs	r3, r3, #16
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d000      	beq.n	8002e9e <xQueueGenericCreate+0x5e>
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	1e03      	subs	r3, r0, #0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002ea0:	d122      	bne.n	8002ee8 <xQueueGenericCreate+0xa8>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	4353      	muls	r3, r2
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002ea8:	3351      	adds	r3, #81	; 0x51
 8002eaa:	d81d      	bhi.n	8002ee8 <xQueueGenericCreate+0xa8>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	68ba      	ldr	r2, [r7, #8]
 8002eb0:	4353      	muls	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	3350      	adds	r3, #80	; 0x50
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f001 fca1 	bl	8004800 <pvPortMalloc>
 8002ebe:	0003      	movs	r3, r0
 8002ec0:	61fb      	str	r3, [r7, #28]

            if( pxNewQueue != NULL )
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d014      	beq.n	8002ef2 <xQueueGenericCreate+0xb2>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	3350      	adds	r3, #80	; 0x50
 8002ed0:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ed2:	1dfb      	adds	r3, r7, #7
 8002ed4:	781c      	ldrb	r4, [r3, #0]
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	68b9      	ldr	r1, [r7, #8]
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	0023      	movs	r3, r4
 8002ee2:	f000 f80b 	bl	8002efc <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002ee6:	e004      	b.n	8002ef2 <xQueueGenericCreate+0xb2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <xQueueGenericCreate+0xb2>
 8002eee:	b672      	cpsid	i
 8002ef0:	e7fe      	b.n	8002ef0 <xQueueGenericCreate+0xb0>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002ef2:	69fb      	ldr	r3, [r7, #28]
    }
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	b009      	add	sp, #36	; 0x24
 8002efa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002efc <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
 8002f08:	001a      	movs	r2, r3
 8002f0a:	1cfb      	adds	r3, r7, #3
 8002f0c:	701a      	strb	r2, [r3, #0]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d103      	bne.n	8002f1c <prvInitialiseNewQueue+0x20>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	601a      	str	r2, [r3, #0]
 8002f1a:	e002      	b.n	8002f22 <prvInitialiseNewQueue+0x26>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	2101      	movs	r1, #1
 8002f32:	0018      	movs	r0, r3
 8002f34:	f7ff fefb 	bl	8002d2e <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	1cfa      	adds	r2, r7, #3
 8002f3c:	214c      	movs	r1, #76	; 0x4c
 8002f3e:	7812      	ldrb	r2, [r2, #0]
 8002f40:	545a      	strb	r2, [r3, r1]
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b004      	add	sp, #16
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b08a      	sub	sp, #40	; 0x28
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	60f8      	str	r0, [r7, #12]
 8002f52:	60b9      	str	r1, [r7, #8]
 8002f54:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002f56:	2300      	movs	r3, #0
 8002f58:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002f5e:	6a3b      	ldr	r3, [r7, #32]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d101      	bne.n	8002f68 <xQueueReceive+0x1e>
 8002f64:	b672      	cpsid	i
 8002f66:	e7fe      	b.n	8002f66 <xQueueReceive+0x1c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d103      	bne.n	8002f76 <xQueueReceive+0x2c>
 8002f6e:	6a3b      	ldr	r3, [r7, #32]
 8002f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <xQueueReceive+0x30>
 8002f76:	2301      	movs	r3, #1
 8002f78:	e000      	b.n	8002f7c <xQueueReceive+0x32>
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d101      	bne.n	8002f84 <xQueueReceive+0x3a>
 8002f80:	b672      	cpsid	i
 8002f82:	e7fe      	b.n	8002f82 <xQueueReceive+0x38>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002f84:	f001 f810 	bl	8003fa8 <xTaskGetSchedulerState>
 8002f88:	1e03      	subs	r3, r0, #0
 8002f8a:	d102      	bne.n	8002f92 <xQueueReceive+0x48>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <xQueueReceive+0x4c>
 8002f92:	2301      	movs	r3, #1
 8002f94:	e000      	b.n	8002f98 <xQueueReceive+0x4e>
 8002f96:	2300      	movs	r3, #0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d101      	bne.n	8002fa0 <xQueueReceive+0x56>
 8002f9c:	b672      	cpsid	i
 8002f9e:	e7fe      	b.n	8002f9e <xQueueReceive+0x54>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002fa0:	f001 fb96 	bl	80046d0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fa4:	6a3b      	ldr	r3, [r7, #32]
 8002fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa8:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d01a      	beq.n	8002fe6 <xQueueReceive+0x9c>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002fb0:	68ba      	ldr	r2, [r7, #8]
 8002fb2:	6a3b      	ldr	r3, [r7, #32]
 8002fb4:	0011      	movs	r1, r2
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f000 f87c 	bl	80030b4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	1e5a      	subs	r2, r3, #1
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fc4:	6a3b      	ldr	r3, [r7, #32]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d008      	beq.n	8002fde <xQueueReceive+0x94>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002fcc:	6a3b      	ldr	r3, [r7, #32]
 8002fce:	3310      	adds	r3, #16
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	f000 fdff 	bl	8003bd4 <xTaskRemoveFromEventList>
 8002fd6:	1e03      	subs	r3, r0, #0
 8002fd8:	d001      	beq.n	8002fde <xQueueReceive+0x94>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002fda:	f001 fb69 	bl	80046b0 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002fde:	f001 fb89 	bl	80046f4 <vPortExitCritical>
                return pdPASS;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e062      	b.n	80030ac <xQueueReceive+0x162>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d103      	bne.n	8002ff4 <xQueueReceive+0xaa>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002fec:	f001 fb82 	bl	80046f4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e05b      	b.n	80030ac <xQueueReceive+0x162>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d106      	bne.n	8003008 <xQueueReceive+0xbe>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002ffa:	2314      	movs	r3, #20
 8002ffc:	18fb      	adds	r3, r7, r3
 8002ffe:	0018      	movs	r0, r3
 8003000:	f000 feb2 	bl	8003d68 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003004:	2301      	movs	r3, #1
 8003006:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003008:	f001 fb74 	bl	80046f4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800300c:	f000 fb26 	bl	800365c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003010:	f001 fb5e 	bl	80046d0 <vPortEnterCritical>
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	2244      	movs	r2, #68	; 0x44
 8003018:	5c9b      	ldrb	r3, [r3, r2]
 800301a:	b25b      	sxtb	r3, r3
 800301c:	3301      	adds	r3, #1
 800301e:	d103      	bne.n	8003028 <xQueueReceive+0xde>
 8003020:	6a3b      	ldr	r3, [r7, #32]
 8003022:	2244      	movs	r2, #68	; 0x44
 8003024:	2100      	movs	r1, #0
 8003026:	5499      	strb	r1, [r3, r2]
 8003028:	6a3b      	ldr	r3, [r7, #32]
 800302a:	2245      	movs	r2, #69	; 0x45
 800302c:	5c9b      	ldrb	r3, [r3, r2]
 800302e:	b25b      	sxtb	r3, r3
 8003030:	3301      	adds	r3, #1
 8003032:	d103      	bne.n	800303c <xQueueReceive+0xf2>
 8003034:	6a3b      	ldr	r3, [r7, #32]
 8003036:	2245      	movs	r2, #69	; 0x45
 8003038:	2100      	movs	r1, #0
 800303a:	5499      	strb	r1, [r3, r2]
 800303c:	f001 fb5a 	bl	80046f4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003040:	1d3a      	adds	r2, r7, #4
 8003042:	2314      	movs	r3, #20
 8003044:	18fb      	adds	r3, r7, r3
 8003046:	0011      	movs	r1, r2
 8003048:	0018      	movs	r0, r3
 800304a:	f000 fea1 	bl	8003d90 <xTaskCheckForTimeOut>
 800304e:	1e03      	subs	r3, r0, #0
 8003050:	d11e      	bne.n	8003090 <xQueueReceive+0x146>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003052:	6a3b      	ldr	r3, [r7, #32]
 8003054:	0018      	movs	r0, r3
 8003056:	f000 f8b1 	bl	80031bc <prvIsQueueEmpty>
 800305a:	1e03      	subs	r3, r0, #0
 800305c:	d011      	beq.n	8003082 <xQueueReceive+0x138>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800305e:	6a3b      	ldr	r3, [r7, #32]
 8003060:	3324      	adds	r3, #36	; 0x24
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	0011      	movs	r1, r2
 8003066:	0018      	movs	r0, r3
 8003068:	f000 fd58 	bl	8003b1c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800306c:	6a3b      	ldr	r3, [r7, #32]
 800306e:	0018      	movs	r0, r3
 8003070:	f000 f846 	bl	8003100 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003074:	f000 fafe 	bl	8003674 <xTaskResumeAll>
 8003078:	1e03      	subs	r3, r0, #0
 800307a:	d191      	bne.n	8002fa0 <xQueueReceive+0x56>
                {
                    portYIELD_WITHIN_API();
 800307c:	f001 fb18 	bl	80046b0 <vPortYield>
 8003080:	e78e      	b.n	8002fa0 <xQueueReceive+0x56>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	0018      	movs	r0, r3
 8003086:	f000 f83b 	bl	8003100 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800308a:	f000 faf3 	bl	8003674 <xTaskResumeAll>
 800308e:	e787      	b.n	8002fa0 <xQueueReceive+0x56>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003090:	6a3b      	ldr	r3, [r7, #32]
 8003092:	0018      	movs	r0, r3
 8003094:	f000 f834 	bl	8003100 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003098:	f000 faec 	bl	8003674 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800309c:	6a3b      	ldr	r3, [r7, #32]
 800309e:	0018      	movs	r0, r3
 80030a0:	f000 f88c 	bl	80031bc <prvIsQueueEmpty>
 80030a4:	1e03      	subs	r3, r0, #0
 80030a6:	d100      	bne.n	80030aa <xQueueReceive+0x160>
 80030a8:	e77a      	b.n	8002fa0 <xQueueReceive+0x56>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80030aa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80030ac:	0018      	movs	r0, r3
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b00a      	add	sp, #40	; 0x28
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d018      	beq.n	80030f8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	18d2      	adds	r2, r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	68da      	ldr	r2, [r3, #12]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d303      	bcc.n	80030e8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68d9      	ldr	r1, [r3, #12]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	0018      	movs	r0, r3
 80030f4:	f001 fd4e 	bl	8004b94 <memcpy>
    }
}
 80030f8:	46c0      	nop			; (mov r8, r8)
 80030fa:	46bd      	mov	sp, r7
 80030fc:	b002      	add	sp, #8
 80030fe:	bd80      	pop	{r7, pc}

08003100 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003108:	f001 fae2 	bl	80046d0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800310c:	230f      	movs	r3, #15
 800310e:	18fb      	adds	r3, r7, r3
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	2145      	movs	r1, #69	; 0x45
 8003114:	5c52      	ldrb	r2, [r2, r1]
 8003116:	701a      	strb	r2, [r3, #0]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003118:	e013      	b.n	8003142 <prvUnlockQueue+0x42>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	2b00      	cmp	r3, #0
 8003120:	d016      	beq.n	8003150 <prvUnlockQueue+0x50>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	3324      	adds	r3, #36	; 0x24
 8003126:	0018      	movs	r0, r3
 8003128:	f000 fd54 	bl	8003bd4 <xTaskRemoveFromEventList>
 800312c:	1e03      	subs	r3, r0, #0
 800312e:	d001      	beq.n	8003134 <prvUnlockQueue+0x34>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8003130:	f000 fe82 	bl	8003e38 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003134:	210f      	movs	r1, #15
 8003136:	187b      	adds	r3, r7, r1
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	3b01      	subs	r3, #1
 800313c:	b2da      	uxtb	r2, r3
 800313e:	187b      	adds	r3, r7, r1
 8003140:	701a      	strb	r2, [r3, #0]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003142:	230f      	movs	r3, #15
 8003144:	18fb      	adds	r3, r7, r3
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	b25b      	sxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	dce5      	bgt.n	800311a <prvUnlockQueue+0x1a>
 800314e:	e000      	b.n	8003152 <prvUnlockQueue+0x52>
                    break;
 8003150:	46c0      	nop			; (mov r8, r8)
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2245      	movs	r2, #69	; 0x45
 8003156:	21ff      	movs	r1, #255	; 0xff
 8003158:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 800315a:	f001 facb 	bl	80046f4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800315e:	f001 fab7 	bl	80046d0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003162:	230e      	movs	r3, #14
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	2144      	movs	r1, #68	; 0x44
 800316a:	5c52      	ldrb	r2, [r2, r1]
 800316c:	701a      	strb	r2, [r3, #0]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800316e:	e013      	b.n	8003198 <prvUnlockQueue+0x98>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d016      	beq.n	80031a6 <prvUnlockQueue+0xa6>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3310      	adds	r3, #16
 800317c:	0018      	movs	r0, r3
 800317e:	f000 fd29 	bl	8003bd4 <xTaskRemoveFromEventList>
 8003182:	1e03      	subs	r3, r0, #0
 8003184:	d001      	beq.n	800318a <prvUnlockQueue+0x8a>
                {
                    vTaskMissedYield();
 8003186:	f000 fe57 	bl	8003e38 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800318a:	210e      	movs	r1, #14
 800318c:	187b      	adds	r3, r7, r1
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	3b01      	subs	r3, #1
 8003192:	b2da      	uxtb	r2, r3
 8003194:	187b      	adds	r3, r7, r1
 8003196:	701a      	strb	r2, [r3, #0]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003198:	230e      	movs	r3, #14
 800319a:	18fb      	adds	r3, r7, r3
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	b25b      	sxtb	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	dce5      	bgt.n	8003170 <prvUnlockQueue+0x70>
 80031a4:	e000      	b.n	80031a8 <prvUnlockQueue+0xa8>
            }
            else
            {
                break;
 80031a6:	46c0      	nop			; (mov r8, r8)
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2244      	movs	r2, #68	; 0x44
 80031ac:	21ff      	movs	r1, #255	; 0xff
 80031ae:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 80031b0:	f001 faa0 	bl	80046f4 <vPortExitCritical>
}
 80031b4:	46c0      	nop			; (mov r8, r8)
 80031b6:	46bd      	mov	sp, r7
 80031b8:	b004      	add	sp, #16
 80031ba:	bd80      	pop	{r7, pc}

080031bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80031c4:	f001 fa84 	bl	80046d0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d102      	bne.n	80031d6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80031d0:	2301      	movs	r3, #1
 80031d2:	60fb      	str	r3, [r7, #12]
 80031d4:	e001      	b.n	80031da <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80031d6:	2300      	movs	r3, #0
 80031d8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80031da:	f001 fa8b 	bl	80046f4 <vPortExitCritical>

    return xReturn;
 80031de:	68fb      	ldr	r3, [r7, #12]
}
 80031e0:	0018      	movs	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	b004      	add	sp, #16
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <vQueueAddToRegistry+0x18>
 80031fc:	b672      	cpsid	i
 80031fe:	e7fe      	b.n	80031fe <vQueueAddToRegistry+0x16>

        if( pcQueueName != NULL )
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d025      	beq.n	8003252 <vQueueAddToRegistry+0x6a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003206:	2300      	movs	r3, #0
 8003208:	60fb      	str	r3, [r7, #12]
 800320a:	e01f      	b.n	800324c <vQueueAddToRegistry+0x64>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800320c:	4a17      	ldr	r2, [pc, #92]	; (800326c <vQueueAddToRegistry+0x84>)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	18d3      	adds	r3, r2, r3
 8003214:	3304      	adds	r3, #4
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	429a      	cmp	r2, r3
 800321c:	d105      	bne.n	800322a <vQueueAddToRegistry+0x42>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	00da      	lsls	r2, r3, #3
 8003222:	4b12      	ldr	r3, [pc, #72]	; (800326c <vQueueAddToRegistry+0x84>)
 8003224:	18d3      	adds	r3, r2, r3
 8003226:	60bb      	str	r3, [r7, #8]
                    break;
 8003228:	e013      	b.n	8003252 <vQueueAddToRegistry+0x6a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d10a      	bne.n	8003246 <vQueueAddToRegistry+0x5e>
 8003230:	4b0e      	ldr	r3, [pc, #56]	; (800326c <vQueueAddToRegistry+0x84>)
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	00d2      	lsls	r2, r2, #3
 8003236:	58d3      	ldr	r3, [r2, r3]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d104      	bne.n	8003246 <vQueueAddToRegistry+0x5e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	00da      	lsls	r2, r3, #3
 8003240:	4b0a      	ldr	r3, [pc, #40]	; (800326c <vQueueAddToRegistry+0x84>)
 8003242:	18d3      	adds	r3, r2, r3
 8003244:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	3301      	adds	r3, #1
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2b07      	cmp	r3, #7
 8003250:	d9dc      	bls.n	800320c <vQueueAddToRegistry+0x24>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d005      	beq.n	8003264 <vQueueAddToRegistry+0x7c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8003264:	46c0      	nop			; (mov r8, r8)
 8003266:	46bd      	mov	sp, r7
 8003268:	b004      	add	sp, #16
 800326a:	bd80      	pop	{r7, pc}
 800326c:	20000114 	.word	0x20000114

08003270 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003280:	f001 fa26 	bl	80046d0 <vPortEnterCritical>
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	2244      	movs	r2, #68	; 0x44
 8003288:	5c9b      	ldrb	r3, [r3, r2]
 800328a:	b25b      	sxtb	r3, r3
 800328c:	3301      	adds	r3, #1
 800328e:	d103      	bne.n	8003298 <vQueueWaitForMessageRestricted+0x28>
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	2244      	movs	r2, #68	; 0x44
 8003294:	2100      	movs	r1, #0
 8003296:	5499      	strb	r1, [r3, r2]
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	2245      	movs	r2, #69	; 0x45
 800329c:	5c9b      	ldrb	r3, [r3, r2]
 800329e:	b25b      	sxtb	r3, r3
 80032a0:	3301      	adds	r3, #1
 80032a2:	d103      	bne.n	80032ac <vQueueWaitForMessageRestricted+0x3c>
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	2245      	movs	r2, #69	; 0x45
 80032a8:	2100      	movs	r1, #0
 80032aa:	5499      	strb	r1, [r3, r2]
 80032ac:	f001 fa22 	bl	80046f4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d106      	bne.n	80032c6 <vQueueWaitForMessageRestricted+0x56>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	3324      	adds	r3, #36	; 0x24
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	68b9      	ldr	r1, [r7, #8]
 80032c0:	0018      	movs	r0, r3
 80032c2:	f000 fc49 	bl	8003b58 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	0018      	movs	r0, r3
 80032ca:	f7ff ff19 	bl	8003100 <prvUnlockQueue>
    }
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	46bd      	mov	sp, r7
 80032d2:	b006      	add	sp, #24
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80032d6:	b590      	push	{r4, r7, lr}
 80032d8:	b08d      	sub	sp, #52	; 0x34
 80032da:	af04      	add	r7, sp, #16
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	603b      	str	r3, [r7, #0]
 80032e2:	1dbb      	adds	r3, r7, #6
 80032e4:	801a      	strh	r2, [r3, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80032e6:	1dbb      	adds	r3, r7, #6
 80032e8:	881b      	ldrh	r3, [r3, #0]
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	0018      	movs	r0, r3
 80032ee:	f001 fa87 	bl	8004800 <pvPortMalloc>
 80032f2:	0003      	movs	r3, r0
 80032f4:	617b      	str	r3, [r7, #20]

            if( pxStack != NULL )
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d016      	beq.n	800332a <xTaskCreate+0x54>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80032fc:	2054      	movs	r0, #84	; 0x54
 80032fe:	f001 fa7f 	bl	8004800 <pvPortMalloc>
 8003302:	0003      	movs	r3, r0
 8003304:	61fb      	str	r3, [r7, #28]

                if( pxNewTCB != NULL )
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d009      	beq.n	8003320 <xTaskCreate+0x4a>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	2254      	movs	r2, #84	; 0x54
 8003310:	2100      	movs	r1, #0
 8003312:	0018      	movs	r0, r3
 8003314:	f001 fc47 	bl	8004ba6 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	631a      	str	r2, [r3, #48]	; 0x30
 800331e:	e006      	b.n	800332e <xTaskCreate+0x58>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	0018      	movs	r0, r3
 8003324:	f001 fb14 	bl	8004950 <vPortFree>
 8003328:	e001      	b.n	800332e <xTaskCreate+0x58>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800332a:	2300      	movs	r3, #0
 800332c:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d016      	beq.n	8003362 <xTaskCreate+0x8c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003334:	1dbb      	adds	r3, r7, #6
 8003336:	881a      	ldrh	r2, [r3, #0]
 8003338:	683c      	ldr	r4, [r7, #0]
 800333a:	68b9      	ldr	r1, [r7, #8]
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	2300      	movs	r3, #0
 8003340:	9303      	str	r3, [sp, #12]
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	9302      	str	r3, [sp, #8]
 8003346:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003348:	9301      	str	r3, [sp, #4]
 800334a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334c:	9300      	str	r3, [sp, #0]
 800334e:	0023      	movs	r3, r4
 8003350:	f000 f810 	bl	8003374 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	0018      	movs	r0, r3
 8003358:	f000 f88c 	bl	8003474 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800335c:	2301      	movs	r3, #1
 800335e:	61bb      	str	r3, [r7, #24]
 8003360:	e002      	b.n	8003368 <xTaskCreate+0x92>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003362:	2301      	movs	r3, #1
 8003364:	425b      	negs	r3, r3
 8003366:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003368:	69bb      	ldr	r3, [r7, #24]
    }
 800336a:	0018      	movs	r0, r3
 800336c:	46bd      	mov	sp, r7
 800336e:	b009      	add	sp, #36	; 0x24
 8003370:	bd90      	pop	{r4, r7, pc}
	...

08003374 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
 8003380:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003384:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	001a      	movs	r2, r3
 800338c:	21a5      	movs	r1, #165	; 0xa5
 800338e:	f001 fc0a 	bl	8004ba6 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003394:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4935      	ldr	r1, [pc, #212]	; (8003470 <prvInitialiseNewTask+0xfc>)
 800339a:	468c      	mov	ip, r1
 800339c:	4463      	add	r3, ip
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	18d3      	adds	r3, r2, r3
 80033a2:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	2207      	movs	r2, #7
 80033a8:	4393      	bics	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	2207      	movs	r2, #7
 80033b0:	4013      	ands	r3, r2
 80033b2:	d001      	beq.n	80033b8 <prvInitialiseNewTask+0x44>
 80033b4:	b672      	cpsid	i
 80033b6:	e7fe      	b.n	80033b6 <prvInitialiseNewTask+0x42>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d01f      	beq.n	80033fe <prvInitialiseNewTask+0x8a>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033be:	2300      	movs	r3, #0
 80033c0:	617b      	str	r3, [r7, #20]
 80033c2:	e013      	b.n	80033ec <prvInitialiseNewTask+0x78>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80033c4:	68ba      	ldr	r2, [r7, #8]
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	18d3      	adds	r3, r2, r3
 80033ca:	7818      	ldrb	r0, [r3, #0]
 80033cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033ce:	2134      	movs	r1, #52	; 0x34
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	18d3      	adds	r3, r2, r3
 80033d4:	185b      	adds	r3, r3, r1
 80033d6:	1c02      	adds	r2, r0, #0
 80033d8:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	18d3      	adds	r3, r2, r3
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d006      	beq.n	80033f4 <prvInitialiseNewTask+0x80>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	3301      	adds	r3, #1
 80033ea:	617b      	str	r3, [r7, #20]
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	2b04      	cmp	r3, #4
 80033f0:	d9e8      	bls.n	80033c4 <prvInitialiseNewTask+0x50>
 80033f2:	e000      	b.n	80033f6 <prvInitialiseNewTask+0x82>
            {
                break;
 80033f4:	46c0      	nop			; (mov r8, r8)
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80033f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f8:	2238      	movs	r2, #56	; 0x38
 80033fa:	2100      	movs	r1, #0
 80033fc:	5499      	strb	r1, [r3, r2]
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80033fe:	6a3b      	ldr	r3, [r7, #32]
 8003400:	2b04      	cmp	r3, #4
 8003402:	d901      	bls.n	8003408 <prvInitialiseNewTask+0x94>
 8003404:	b672      	cpsid	i
 8003406:	e7fe      	b.n	8003406 <prvInitialiseNewTask+0x92>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003408:	6a3b      	ldr	r3, [r7, #32]
 800340a:	2b04      	cmp	r3, #4
 800340c:	d901      	bls.n	8003412 <prvInitialiseNewTask+0x9e>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800340e:	2304      	movs	r3, #4
 8003410:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003414:	6a3a      	ldr	r2, [r7, #32]
 8003416:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8003418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800341a:	6a3a      	ldr	r2, [r7, #32]
 800341c:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800341e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003420:	3304      	adds	r3, #4
 8003422:	0018      	movs	r0, r3
 8003424:	f7ff fc1a 	bl	8002c5c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800342a:	3318      	adds	r3, #24
 800342c:	0018      	movs	r0, r3
 800342e:	f7ff fc15 	bl	8002c5c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003434:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003436:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	2205      	movs	r2, #5
 800343c:	1ad2      	subs	r2, r2, r3
 800343e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003440:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003444:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003446:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	68f9      	ldr	r1, [r7, #12]
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	0018      	movs	r0, r3
 8003450:	f001 f8a2 	bl	8004598 <pxPortInitialiseStack>
 8003454:	0002      	movs	r2, r0
 8003456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003458:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800345a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345c:	2b00      	cmp	r3, #0
 800345e:	d002      	beq.n	8003466 <prvInitialiseNewTask+0xf2>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003464:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003466:	46c0      	nop			; (mov r8, r8)
 8003468:	46bd      	mov	sp, r7
 800346a:	b006      	add	sp, #24
 800346c:	bd80      	pop	{r7, pc}
 800346e:	46c0      	nop			; (mov r8, r8)
 8003470:	3fffffff 	.word	0x3fffffff

08003474 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800347c:	f001 f928 	bl	80046d0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003480:	4b3d      	ldr	r3, [pc, #244]	; (8003578 <prvAddNewTaskToReadyList+0x104>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	1c5a      	adds	r2, r3, #1
 8003486:	4b3c      	ldr	r3, [pc, #240]	; (8003578 <prvAddNewTaskToReadyList+0x104>)
 8003488:	601a      	str	r2, [r3, #0]

        if( pxCurrentTCB == NULL )
 800348a:	4b3c      	ldr	r3, [pc, #240]	; (800357c <prvAddNewTaskToReadyList+0x108>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d109      	bne.n	80034a6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003492:	4b3a      	ldr	r3, [pc, #232]	; (800357c <prvAddNewTaskToReadyList+0x108>)
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	601a      	str	r2, [r3, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003498:	4b37      	ldr	r3, [pc, #220]	; (8003578 <prvAddNewTaskToReadyList+0x104>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d110      	bne.n	80034c2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80034a0:	f000 fce4 	bl	8003e6c <prvInitialiseTaskLists>
 80034a4:	e00d      	b.n	80034c2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80034a6:	4b36      	ldr	r3, [pc, #216]	; (8003580 <prvAddNewTaskToReadyList+0x10c>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d109      	bne.n	80034c2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80034ae:	4b33      	ldr	r3, [pc, #204]	; (800357c <prvAddNewTaskToReadyList+0x108>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d802      	bhi.n	80034c2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80034bc:	4b2f      	ldr	r3, [pc, #188]	; (800357c <prvAddNewTaskToReadyList+0x108>)
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	601a      	str	r2, [r3, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80034c2:	4b30      	ldr	r3, [pc, #192]	; (8003584 <prvAddNewTaskToReadyList+0x110>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	4b2e      	ldr	r3, [pc, #184]	; (8003584 <prvAddNewTaskToReadyList+0x110>)
 80034ca:	601a      	str	r2, [r3, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80034cc:	4b2d      	ldr	r3, [pc, #180]	; (8003584 <prvAddNewTaskToReadyList+0x110>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034d8:	4b2b      	ldr	r3, [pc, #172]	; (8003588 <prvAddNewTaskToReadyList+0x114>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d903      	bls.n	80034e8 <prvAddNewTaskToReadyList+0x74>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034e4:	4b28      	ldr	r3, [pc, #160]	; (8003588 <prvAddNewTaskToReadyList+0x114>)
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034ec:	4927      	ldr	r1, [pc, #156]	; (800358c <prvAddNewTaskToReadyList+0x118>)
 80034ee:	0013      	movs	r3, r2
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	189b      	adds	r3, r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	18cb      	adds	r3, r1, r3
 80034f8:	3304      	adds	r3, #4
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68fa      	ldr	r2, [r7, #12]
 8003502:	609a      	str	r2, [r3, #8]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	60da      	str	r2, [r3, #12]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	3204      	adds	r2, #4
 8003514:	605a      	str	r2, [r3, #4]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	1d1a      	adds	r2, r3, #4
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	609a      	str	r2, [r3, #8]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003522:	0013      	movs	r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	189b      	adds	r3, r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	4a18      	ldr	r2, [pc, #96]	; (800358c <prvAddNewTaskToReadyList+0x118>)
 800352c:	189a      	adds	r2, r3, r2
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	615a      	str	r2, [r3, #20]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003536:	4915      	ldr	r1, [pc, #84]	; (800358c <prvAddNewTaskToReadyList+0x118>)
 8003538:	0013      	movs	r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	189b      	adds	r3, r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	585b      	ldr	r3, [r3, r1]
 8003542:	1c58      	adds	r0, r3, #1
 8003544:	4911      	ldr	r1, [pc, #68]	; (800358c <prvAddNewTaskToReadyList+0x118>)
 8003546:	0013      	movs	r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	189b      	adds	r3, r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	5058      	str	r0, [r3, r1]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003550:	f001 f8d0 	bl	80046f4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <prvAddNewTaskToReadyList+0x10c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d008      	beq.n	800356e <prvAddNewTaskToReadyList+0xfa>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800355c:	4b07      	ldr	r3, [pc, #28]	; (800357c <prvAddNewTaskToReadyList+0x108>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003566:	429a      	cmp	r2, r3
 8003568:	d201      	bcs.n	800356e <prvAddNewTaskToReadyList+0xfa>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800356a:	f001 f8a1 	bl	80046b0 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	46bd      	mov	sp, r7
 8003572:	b004      	add	sp, #16
 8003574:	bd80      	pop	{r7, pc}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	2000022c 	.word	0x2000022c
 800357c:	20000154 	.word	0x20000154
 8003580:	20000238 	.word	0x20000238
 8003584:	20000248 	.word	0x20000248
 8003588:	20000234 	.word	0x20000234
 800358c:	20000158 	.word	0x20000158

08003590 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8003598:	2300      	movs	r3, #0
 800359a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d010      	beq.n	80035c4 <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80035a2:	4b0d      	ldr	r3, [pc, #52]	; (80035d8 <vTaskDelay+0x48>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <vTaskDelay+0x1e>
 80035aa:	b672      	cpsid	i
 80035ac:	e7fe      	b.n	80035ac <vTaskDelay+0x1c>
            vTaskSuspendAll();
 80035ae:	f000 f855 	bl	800365c <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2100      	movs	r1, #0
 80035b6:	0018      	movs	r0, r3
 80035b8:	f000 fd12 	bl	8003fe0 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80035bc:	f000 f85a 	bl	8003674 <xTaskResumeAll>
 80035c0:	0003      	movs	r3, r0
 80035c2:	60fb      	str	r3, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 80035ca:	f001 f871 	bl	80046b0 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80035ce:	46c0      	nop			; (mov r8, r8)
 80035d0:	46bd      	mov	sp, r7
 80035d2:	b004      	add	sp, #16
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	46c0      	nop			; (mov r8, r8)
 80035d8:	20000254 	.word	0x20000254

080035dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80035e2:	4917      	ldr	r1, [pc, #92]	; (8003640 <vTaskStartScheduler+0x64>)
 80035e4:	4817      	ldr	r0, [pc, #92]	; (8003644 <vTaskStartScheduler+0x68>)
 80035e6:	4b18      	ldr	r3, [pc, #96]	; (8003648 <vTaskStartScheduler+0x6c>)
 80035e8:	9301      	str	r3, [sp, #4]
 80035ea:	2300      	movs	r3, #0
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	2300      	movs	r3, #0
 80035f0:	223c      	movs	r2, #60	; 0x3c
 80035f2:	f7ff fe70 	bl	80032d6 <xTaskCreate>
 80035f6:	0003      	movs	r3, r0
 80035f8:	607b      	str	r3, [r7, #4]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d103      	bne.n	8003608 <vTaskStartScheduler+0x2c>
        {
            xReturn = xTimerCreateTimerTask();
 8003600:	f000 fd5c 	bl	80040bc <xTimerCreateTimerTask>
 8003604:	0003      	movs	r3, r0
 8003606:	607b      	str	r3, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d10d      	bne.n	800362a <vTaskStartScheduler+0x4e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 800360e:	b672      	cpsid	i
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8003610:	4b0e      	ldr	r3, [pc, #56]	; (800364c <vTaskStartScheduler+0x70>)
 8003612:	2201      	movs	r2, #1
 8003614:	4252      	negs	r2, r2
 8003616:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003618:	4b0d      	ldr	r3, [pc, #52]	; (8003650 <vTaskStartScheduler+0x74>)
 800361a:	2201      	movs	r2, #1
 800361c:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800361e:	4b0d      	ldr	r3, [pc, #52]	; (8003654 <vTaskStartScheduler+0x78>)
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8003624:	f001 f820 	bl	8004668 <xPortStartScheduler>
 8003628:	e004      	b.n	8003634 <vTaskStartScheduler+0x58>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	3301      	adds	r3, #1
 800362e:	d101      	bne.n	8003634 <vTaskStartScheduler+0x58>
 8003630:	b672      	cpsid	i
 8003632:	e7fe      	b.n	8003632 <vTaskStartScheduler+0x56>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003634:	4b08      	ldr	r3, [pc, #32]	; (8003658 <vTaskStartScheduler+0x7c>)
 8003636:	681b      	ldr	r3, [r3, #0]
}
 8003638:	46c0      	nop			; (mov r8, r8)
 800363a:	46bd      	mov	sp, r7
 800363c:	b002      	add	sp, #8
 800363e:	bd80      	pop	{r7, pc}
 8003640:	08004c0c 	.word	0x08004c0c
 8003644:	08003e4d 	.word	0x08003e4d
 8003648:	20000250 	.word	0x20000250
 800364c:	2000024c 	.word	0x2000024c
 8003650:	20000238 	.word	0x20000238
 8003654:	20000230 	.word	0x20000230
 8003658:	2000000c 	.word	0x2000000c

0800365c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003660:	4b03      	ldr	r3, [pc, #12]	; (8003670 <vTaskSuspendAll+0x14>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	1c5a      	adds	r2, r3, #1
 8003666:	4b02      	ldr	r3, [pc, #8]	; (8003670 <vTaskSuspendAll+0x14>)
 8003668:	601a      	str	r2, [r3, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	20000254 	.word	0x20000254

08003674 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800367a:	2300      	movs	r3, #0
 800367c:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 800367e:	2300      	movs	r3, #0
 8003680:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003682:	4b68      	ldr	r3, [pc, #416]	; (8003824 <xTaskResumeAll+0x1b0>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <xTaskResumeAll+0x1a>
 800368a:	b672      	cpsid	i
 800368c:	e7fe      	b.n	800368c <xTaskResumeAll+0x18>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800368e:	f001 f81f 	bl	80046d0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003692:	4b64      	ldr	r3, [pc, #400]	; (8003824 <xTaskResumeAll+0x1b0>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	1e5a      	subs	r2, r3, #1
 8003698:	4b62      	ldr	r3, [pc, #392]	; (8003824 <xTaskResumeAll+0x1b0>)
 800369a:	601a      	str	r2, [r3, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800369c:	4b61      	ldr	r3, [pc, #388]	; (8003824 <xTaskResumeAll+0x1b0>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d000      	beq.n	80036a6 <xTaskResumeAll+0x32>
 80036a4:	e0b7      	b.n	8003816 <xTaskResumeAll+0x1a2>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80036a6:	4b60      	ldr	r3, [pc, #384]	; (8003828 <xTaskResumeAll+0x1b4>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d100      	bne.n	80036b0 <xTaskResumeAll+0x3c>
 80036ae:	e0b2      	b.n	8003816 <xTaskResumeAll+0x1a2>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036b0:	e089      	b.n	80037c6 <xTaskResumeAll+0x152>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036b2:	4b5e      	ldr	r3, [pc, #376]	; (800382c <xTaskResumeAll+0x1b8>)
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036be:	60bb      	str	r3, [r7, #8]
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	69db      	ldr	r3, [r3, #28]
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	6a12      	ldr	r2, [r2, #32]
 80036c8:	609a      	str	r2, [r3, #8]
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	69d2      	ldr	r2, [r2, #28]
 80036d2:	605a      	str	r2, [r3, #4]
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	3318      	adds	r3, #24
 80036dc:	429a      	cmp	r2, r3
 80036de:	d103      	bne.n	80036e8 <xTaskResumeAll+0x74>
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	6a1a      	ldr	r2, [r3, #32]
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	605a      	str	r2, [r3, #4]
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	2200      	movs	r2, #0
 80036ec:	629a      	str	r2, [r3, #40]	; 0x28
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	1e5a      	subs	r2, r3, #1
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	695b      	ldr	r3, [r3, #20]
 80036fc:	607b      	str	r3, [r7, #4]
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	68d2      	ldr	r2, [r2, #12]
 8003706:	609a      	str	r2, [r3, #8]
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	697a      	ldr	r2, [r7, #20]
 800370e:	6892      	ldr	r2, [r2, #8]
 8003710:	605a      	str	r2, [r3, #4]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	3304      	adds	r3, #4
 800371a:	429a      	cmp	r2, r3
 800371c:	d103      	bne.n	8003726 <xTaskResumeAll+0xb2>
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	68da      	ldr	r2, [r3, #12]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	605a      	str	r2, [r3, #4]
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	2200      	movs	r2, #0
 800372a:	615a      	str	r2, [r3, #20]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	1e5a      	subs	r2, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800373a:	4b3d      	ldr	r3, [pc, #244]	; (8003830 <xTaskResumeAll+0x1bc>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	429a      	cmp	r2, r3
 8003740:	d903      	bls.n	800374a <xTaskResumeAll+0xd6>
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003746:	4b3a      	ldr	r3, [pc, #232]	; (8003830 <xTaskResumeAll+0x1bc>)
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800374e:	4939      	ldr	r1, [pc, #228]	; (8003834 <xTaskResumeAll+0x1c0>)
 8003750:	0013      	movs	r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	189b      	adds	r3, r3, r2
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	18cb      	adds	r3, r1, r3
 800375a:	3304      	adds	r3, #4
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	603b      	str	r3, [r7, #0]
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	683a      	ldr	r2, [r7, #0]
 8003764:	609a      	str	r2, [r3, #8]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	60da      	str	r2, [r3, #12]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	3204      	adds	r2, #4
 8003776:	605a      	str	r2, [r3, #4]
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	1d1a      	adds	r2, r3, #4
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	609a      	str	r2, [r3, #8]
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003784:	0013      	movs	r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	189b      	adds	r3, r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4a29      	ldr	r2, [pc, #164]	; (8003834 <xTaskResumeAll+0x1c0>)
 800378e:	189a      	adds	r2, r3, r2
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	615a      	str	r2, [r3, #20]
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003798:	4926      	ldr	r1, [pc, #152]	; (8003834 <xTaskResumeAll+0x1c0>)
 800379a:	0013      	movs	r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	189b      	adds	r3, r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	585b      	ldr	r3, [r3, r1]
 80037a4:	1c58      	adds	r0, r3, #1
 80037a6:	4923      	ldr	r1, [pc, #140]	; (8003834 <xTaskResumeAll+0x1c0>)
 80037a8:	0013      	movs	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	189b      	adds	r3, r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	5058      	str	r0, [r3, r1]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037b6:	4b20      	ldr	r3, [pc, #128]	; (8003838 <xTaskResumeAll+0x1c4>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037bc:	429a      	cmp	r2, r3
 80037be:	d302      	bcc.n	80037c6 <xTaskResumeAll+0x152>
                    {
                        xYieldPending = pdTRUE;
 80037c0:	4b1e      	ldr	r3, [pc, #120]	; (800383c <xTaskResumeAll+0x1c8>)
 80037c2:	2201      	movs	r2, #1
 80037c4:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037c6:	4b19      	ldr	r3, [pc, #100]	; (800382c <xTaskResumeAll+0x1b8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d000      	beq.n	80037d0 <xTaskResumeAll+0x15c>
 80037ce:	e770      	b.n	80036b2 <xTaskResumeAll+0x3e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <xTaskResumeAll+0x166>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80037d6:	f000 fbcd 	bl	8003f74 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80037da:	4b19      	ldr	r3, [pc, #100]	; (8003840 <xTaskResumeAll+0x1cc>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00f      	beq.n	8003806 <xTaskResumeAll+0x192>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80037e6:	f000 f83b 	bl	8003860 <xTaskIncrementTick>
 80037ea:	1e03      	subs	r3, r0, #0
 80037ec:	d002      	beq.n	80037f4 <xTaskResumeAll+0x180>
                            {
                                xYieldPending = pdTRUE;
 80037ee:	4b13      	ldr	r3, [pc, #76]	; (800383c <xTaskResumeAll+0x1c8>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1f2      	bne.n	80037e6 <xTaskResumeAll+0x172>

                        xPendedTicks = 0;
 8003800:	4b0f      	ldr	r3, [pc, #60]	; (8003840 <xTaskResumeAll+0x1cc>)
 8003802:	2200      	movs	r2, #0
 8003804:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003806:	4b0d      	ldr	r3, [pc, #52]	; (800383c <xTaskResumeAll+0x1c8>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <xTaskResumeAll+0x1a2>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800380e:	2301      	movs	r3, #1
 8003810:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003812:	f000 ff4d 	bl	80046b0 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003816:	f000 ff6d 	bl	80046f4 <vPortExitCritical>

    return xAlreadyYielded;
 800381a:	693b      	ldr	r3, [r7, #16]
}
 800381c:	0018      	movs	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	b006      	add	sp, #24
 8003822:	bd80      	pop	{r7, pc}
 8003824:	20000254 	.word	0x20000254
 8003828:	2000022c 	.word	0x2000022c
 800382c:	200001ec 	.word	0x200001ec
 8003830:	20000234 	.word	0x20000234
 8003834:	20000158 	.word	0x20000158
 8003838:	20000154 	.word	0x20000154
 800383c:	20000240 	.word	0x20000240
 8003840:	2000023c 	.word	0x2000023c

08003844 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800384a:	4b04      	ldr	r3, [pc, #16]	; (800385c <xTaskGetTickCount+0x18>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003850:	687b      	ldr	r3, [r7, #4]
}
 8003852:	0018      	movs	r0, r3
 8003854:	46bd      	mov	sp, r7
 8003856:	b002      	add	sp, #8
 8003858:	bd80      	pop	{r7, pc}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	20000230 	.word	0x20000230

08003860 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800386a:	4b78      	ldr	r3, [pc, #480]	; (8003a4c <xTaskIncrementTick+0x1ec>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d000      	beq.n	8003874 <xTaskIncrementTick+0x14>
 8003872:	e0e0      	b.n	8003a36 <xTaskIncrementTick+0x1d6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003874:	4b76      	ldr	r3, [pc, #472]	; (8003a50 <xTaskIncrementTick+0x1f0>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	3301      	adds	r3, #1
 800387a:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800387c:	4b74      	ldr	r3, [pc, #464]	; (8003a50 <xTaskIncrementTick+0x1f0>)
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	601a      	str	r2, [r3, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d117      	bne.n	80038b8 <xTaskIncrementTick+0x58>
        {
            taskSWITCH_DELAYED_LISTS();
 8003888:	4b72      	ldr	r3, [pc, #456]	; (8003a54 <xTaskIncrementTick+0x1f4>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <xTaskIncrementTick+0x36>
 8003892:	b672      	cpsid	i
 8003894:	e7fe      	b.n	8003894 <xTaskIncrementTick+0x34>
 8003896:	4b6f      	ldr	r3, [pc, #444]	; (8003a54 <xTaskIncrementTick+0x1f4>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	4b6e      	ldr	r3, [pc, #440]	; (8003a58 <xTaskIncrementTick+0x1f8>)
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	4b6c      	ldr	r3, [pc, #432]	; (8003a54 <xTaskIncrementTick+0x1f4>)
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	4b6c      	ldr	r3, [pc, #432]	; (8003a58 <xTaskIncrementTick+0x1f8>)
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	4b6c      	ldr	r3, [pc, #432]	; (8003a5c <xTaskIncrementTick+0x1fc>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	1c5a      	adds	r2, r3, #1
 80038b0:	4b6a      	ldr	r3, [pc, #424]	; (8003a5c <xTaskIncrementTick+0x1fc>)
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	f000 fb5e 	bl	8003f74 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80038b8:	4b69      	ldr	r3, [pc, #420]	; (8003a60 <xTaskIncrementTick+0x200>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d200      	bcs.n	80038c4 <xTaskIncrementTick+0x64>
 80038c2:	e0a4      	b.n	8003a0e <xTaskIncrementTick+0x1ae>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038c4:	4b63      	ldr	r3, [pc, #396]	; (8003a54 <xTaskIncrementTick+0x1f4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d104      	bne.n	80038d8 <xTaskIncrementTick+0x78>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038ce:	4b64      	ldr	r3, [pc, #400]	; (8003a60 <xTaskIncrementTick+0x200>)
 80038d0:	2201      	movs	r2, #1
 80038d2:	4252      	negs	r2, r2
 80038d4:	601a      	str	r2, [r3, #0]
                    break;
 80038d6:	e09a      	b.n	8003a0e <xTaskIncrementTick+0x1ae>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038d8:	4b5e      	ldr	r3, [pc, #376]	; (8003a54 <xTaskIncrementTick+0x1f4>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d203      	bcs.n	80038f8 <xTaskIncrementTick+0x98>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80038f0:	4b5b      	ldr	r3, [pc, #364]	; (8003a60 <xTaskIncrementTick+0x200>)
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	601a      	str	r2, [r3, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80038f6:	e08a      	b.n	8003a0e <xTaskIncrementTick+0x1ae>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	60bb      	str	r3, [r7, #8]
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	68d2      	ldr	r2, [r2, #12]
 8003906:	609a      	str	r2, [r3, #8]
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	6892      	ldr	r2, [r2, #8]
 8003910:	605a      	str	r2, [r3, #4]
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	3304      	adds	r3, #4
 800391a:	429a      	cmp	r2, r3
 800391c:	d103      	bne.n	8003926 <xTaskIncrementTick+0xc6>
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	68da      	ldr	r2, [r3, #12]
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	605a      	str	r2, [r3, #4]
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	2200      	movs	r2, #0
 800392a:	615a      	str	r2, [r3, #20]
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	1e5a      	subs	r2, r3, #1
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800393a:	2b00      	cmp	r3, #0
 800393c:	d01e      	beq.n	800397c <xTaskIncrementTick+0x11c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003942:	607b      	str	r3, [r7, #4]
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	6a12      	ldr	r2, [r2, #32]
 800394c:	609a      	str	r2, [r3, #8]
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	69d2      	ldr	r2, [r2, #28]
 8003956:	605a      	str	r2, [r3, #4]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	3318      	adds	r3, #24
 8003960:	429a      	cmp	r2, r3
 8003962:	d103      	bne.n	800396c <xTaskIncrementTick+0x10c>
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	6a1a      	ldr	r2, [r3, #32]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	605a      	str	r2, [r3, #4]
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	2200      	movs	r2, #0
 8003970:	629a      	str	r2, [r3, #40]	; 0x28
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	1e5a      	subs	r2, r3, #1
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003980:	4b38      	ldr	r3, [pc, #224]	; (8003a64 <xTaskIncrementTick+0x204>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	429a      	cmp	r2, r3
 8003986:	d903      	bls.n	8003990 <xTaskIncrementTick+0x130>
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800398c:	4b35      	ldr	r3, [pc, #212]	; (8003a64 <xTaskIncrementTick+0x204>)
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003994:	4934      	ldr	r1, [pc, #208]	; (8003a68 <xTaskIncrementTick+0x208>)
 8003996:	0013      	movs	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	189b      	adds	r3, r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	18cb      	adds	r3, r1, r3
 80039a0:	3304      	adds	r3, #4
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	603b      	str	r3, [r7, #0]
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	609a      	str	r2, [r3, #8]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	60da      	str	r2, [r3, #12]
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	3204      	adds	r2, #4
 80039bc:	605a      	str	r2, [r3, #4]
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	1d1a      	adds	r2, r3, #4
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	609a      	str	r2, [r3, #8]
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ca:	0013      	movs	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	189b      	adds	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	4a25      	ldr	r2, [pc, #148]	; (8003a68 <xTaskIncrementTick+0x208>)
 80039d4:	189a      	adds	r2, r3, r2
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	615a      	str	r2, [r3, #20]
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039de:	4922      	ldr	r1, [pc, #136]	; (8003a68 <xTaskIncrementTick+0x208>)
 80039e0:	0013      	movs	r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	189b      	adds	r3, r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	585b      	ldr	r3, [r3, r1]
 80039ea:	1c58      	adds	r0, r3, #1
 80039ec:	491e      	ldr	r1, [pc, #120]	; (8003a68 <xTaskIncrementTick+0x208>)
 80039ee:	0013      	movs	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	189b      	adds	r3, r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	5058      	str	r0, [r3, r1]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039fc:	4b1b      	ldr	r3, [pc, #108]	; (8003a6c <xTaskIncrementTick+0x20c>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d800      	bhi.n	8003a08 <xTaskIncrementTick+0x1a8>
 8003a06:	e75d      	b.n	80038c4 <xTaskIncrementTick+0x64>
                        {
                            xSwitchRequired = pdTRUE;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a0c:	e75a      	b.n	80038c4 <xTaskIncrementTick+0x64>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003a0e:	4b17      	ldr	r3, [pc, #92]	; (8003a6c <xTaskIncrementTick+0x20c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a14:	4914      	ldr	r1, [pc, #80]	; (8003a68 <xTaskIncrementTick+0x208>)
 8003a16:	0013      	movs	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	189b      	adds	r3, r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	585b      	ldr	r3, [r3, r1]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d901      	bls.n	8003a28 <xTaskIncrementTick+0x1c8>
            {
                xSwitchRequired = pdTRUE;
 8003a24:	2301      	movs	r3, #1
 8003a26:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8003a28:	4b11      	ldr	r3, [pc, #68]	; (8003a70 <xTaskIncrementTick+0x210>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d007      	beq.n	8003a40 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 8003a30:	2301      	movs	r3, #1
 8003a32:	61fb      	str	r3, [r7, #28]
 8003a34:	e004      	b.n	8003a40 <xTaskIncrementTick+0x1e0>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003a36:	4b0f      	ldr	r3, [pc, #60]	; (8003a74 <xTaskIncrementTick+0x214>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	1c5a      	adds	r2, r3, #1
 8003a3c:	4b0d      	ldr	r3, [pc, #52]	; (8003a74 <xTaskIncrementTick+0x214>)
 8003a3e:	601a      	str	r2, [r3, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8003a40:	69fb      	ldr	r3, [r7, #28]
}
 8003a42:	0018      	movs	r0, r3
 8003a44:	46bd      	mov	sp, r7
 8003a46:	b008      	add	sp, #32
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	46c0      	nop			; (mov r8, r8)
 8003a4c:	20000254 	.word	0x20000254
 8003a50:	20000230 	.word	0x20000230
 8003a54:	200001e4 	.word	0x200001e4
 8003a58:	200001e8 	.word	0x200001e8
 8003a5c:	20000244 	.word	0x20000244
 8003a60:	2000024c 	.word	0x2000024c
 8003a64:	20000234 	.word	0x20000234
 8003a68:	20000158 	.word	0x20000158
 8003a6c:	20000154 	.word	0x20000154
 8003a70:	20000240 	.word	0x20000240
 8003a74:	2000023c 	.word	0x2000023c

08003a78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a7e:	4b22      	ldr	r3, [pc, #136]	; (8003b08 <vTaskSwitchContext+0x90>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003a86:	4b21      	ldr	r3, [pc, #132]	; (8003b0c <vTaskSwitchContext+0x94>)
 8003a88:	2201      	movs	r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003a8c:	e037      	b.n	8003afe <vTaskSwitchContext+0x86>
        xYieldPending = pdFALSE;
 8003a8e:	4b1f      	ldr	r3, [pc, #124]	; (8003b0c <vTaskSwitchContext+0x94>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a94:	4b1e      	ldr	r3, [pc, #120]	; (8003b10 <vTaskSwitchContext+0x98>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	607b      	str	r3, [r7, #4]
 8003a9a:	e007      	b.n	8003aac <vTaskSwitchContext+0x34>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <vTaskSwitchContext+0x2e>
 8003aa2:	b672      	cpsid	i
 8003aa4:	e7fe      	b.n	8003aa4 <vTaskSwitchContext+0x2c>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	607b      	str	r3, [r7, #4]
 8003aac:	4919      	ldr	r1, [pc, #100]	; (8003b14 <vTaskSwitchContext+0x9c>)
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	0013      	movs	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	189b      	adds	r3, r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	585b      	ldr	r3, [r3, r1]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0ee      	beq.n	8003a9c <vTaskSwitchContext+0x24>
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	0013      	movs	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	189b      	adds	r3, r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4a12      	ldr	r2, [pc, #72]	; (8003b14 <vTaskSwitchContext+0x9c>)
 8003aca:	189b      	adds	r3, r3, r2
 8003acc:	603b      	str	r3, [r7, #0]
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	605a      	str	r2, [r3, #4]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	3308      	adds	r3, #8
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d104      	bne.n	8003aee <vTaskSwitchContext+0x76>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	605a      	str	r2, [r3, #4]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	68da      	ldr	r2, [r3, #12]
 8003af4:	4b08      	ldr	r3, [pc, #32]	; (8003b18 <vTaskSwitchContext+0xa0>)
 8003af6:	601a      	str	r2, [r3, #0]
 8003af8:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <vTaskSwitchContext+0x98>)
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	601a      	str	r2, [r3, #0]
}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	46bd      	mov	sp, r7
 8003b02:	b002      	add	sp, #8
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	46c0      	nop			; (mov r8, r8)
 8003b08:	20000254 	.word	0x20000254
 8003b0c:	20000240 	.word	0x20000240
 8003b10:	20000234 	.word	0x20000234
 8003b14:	20000158 	.word	0x20000158
 8003b18:	20000154 	.word	0x20000154

08003b1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <vTaskPlaceOnEventList+0x14>
 8003b2c:	b672      	cpsid	i
 8003b2e:	e7fe      	b.n	8003b2e <vTaskPlaceOnEventList+0x12>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b30:	4b08      	ldr	r3, [pc, #32]	; (8003b54 <vTaskPlaceOnEventList+0x38>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	3318      	adds	r3, #24
 8003b36:	001a      	movs	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	0011      	movs	r1, r2
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f7ff f898 	bl	8002c72 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	2101      	movs	r1, #1
 8003b46:	0018      	movs	r0, r3
 8003b48:	f000 fa4a 	bl	8003fe0 <prvAddCurrentTaskToDelayedList>
}
 8003b4c:	46c0      	nop			; (mov r8, r8)
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b002      	add	sp, #8
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	20000154 	.word	0x20000154

08003b58 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <vTaskPlaceOnEventListRestricted+0x16>
 8003b6a:	b672      	cpsid	i
 8003b6c:	e7fe      	b.n	8003b6c <vTaskPlaceOnEventListRestricted+0x14>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	617b      	str	r3, [r7, #20]
 8003b74:	4b16      	ldr	r3, [pc, #88]	; (8003bd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	61da      	str	r2, [r3, #28]
 8003b7c:	4b14      	ldr	r3, [pc, #80]	; (8003bd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	6892      	ldr	r2, [r2, #8]
 8003b84:	621a      	str	r2, [r3, #32]
 8003b86:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	3218      	adds	r2, #24
 8003b90:	605a      	str	r2, [r3, #4]
 8003b92:	4b0f      	ldr	r3, [pc, #60]	; (8003bd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	3318      	adds	r3, #24
 8003b98:	001a      	movs	r2, r3
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	609a      	str	r2, [r3, #8]
 8003b9e:	4b0c      	ldr	r3, [pc, #48]	; (8003bd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	629a      	str	r2, [r3, #40]	; 0x28
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	1c5a      	adds	r2, r3, #1
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d002      	beq.n	8003bbc <vTaskPlaceOnEventListRestricted+0x64>
        {
            xTicksToWait = portMAX_DELAY;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	425b      	negs	r3, r3
 8003bba:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	0011      	movs	r1, r2
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	f000 fa0c 	bl	8003fe0 <prvAddCurrentTaskToDelayedList>
    }
 8003bc8:	46c0      	nop			; (mov r8, r8)
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	b006      	add	sp, #24
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	20000154 	.word	0x20000154

08003bd4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b088      	sub	sp, #32
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <xTaskRemoveFromEventList+0x1a>
 8003bea:	b672      	cpsid	i
 8003bec:	e7fe      	b.n	8003bec <xTaskRemoveFromEventList+0x18>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf2:	617b      	str	r3, [r7, #20]
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	69db      	ldr	r3, [r3, #28]
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	6a12      	ldr	r2, [r2, #32]
 8003bfc:	609a      	str	r2, [r3, #8]
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	69d2      	ldr	r2, [r2, #28]
 8003c06:	605a      	str	r2, [r3, #4]
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	3318      	adds	r3, #24
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d103      	bne.n	8003c1c <xTaskRemoveFromEventList+0x48>
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	6a1a      	ldr	r2, [r3, #32]
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	605a      	str	r2, [r3, #4]
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	629a      	str	r2, [r3, #40]	; 0x28
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	1e5a      	subs	r2, r3, #1
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c2c:	4b48      	ldr	r3, [pc, #288]	; (8003d50 <xTaskRemoveFromEventList+0x17c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d15d      	bne.n	8003cf0 <xTaskRemoveFromEventList+0x11c>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	60fb      	str	r3, [r7, #12]
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	68d2      	ldr	r2, [r2, #12]
 8003c42:	609a      	str	r2, [r3, #8]
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	6892      	ldr	r2, [r2, #8]
 8003c4c:	605a      	str	r2, [r3, #4]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	685a      	ldr	r2, [r3, #4]
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	3304      	adds	r3, #4
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d103      	bne.n	8003c62 <xTaskRemoveFromEventList+0x8e>
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	605a      	str	r2, [r3, #4]
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	2200      	movs	r2, #0
 8003c66:	615a      	str	r2, [r3, #20]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	1e5a      	subs	r2, r3, #1
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c76:	4b37      	ldr	r3, [pc, #220]	; (8003d54 <xTaskRemoveFromEventList+0x180>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d903      	bls.n	8003c86 <xTaskRemoveFromEventList+0xb2>
 8003c7e:	69bb      	ldr	r3, [r7, #24]
 8003c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c82:	4b34      	ldr	r3, [pc, #208]	; (8003d54 <xTaskRemoveFromEventList+0x180>)
 8003c84:	601a      	str	r2, [r3, #0]
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c8a:	4933      	ldr	r1, [pc, #204]	; (8003d58 <xTaskRemoveFromEventList+0x184>)
 8003c8c:	0013      	movs	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	189b      	adds	r3, r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	18cb      	adds	r3, r1, r3
 8003c96:	3304      	adds	r3, #4
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	60bb      	str	r3, [r7, #8]
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	68ba      	ldr	r2, [r7, #8]
 8003ca0:	609a      	str	r2, [r3, #8]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	60da      	str	r2, [r3, #12]
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	3204      	adds	r2, #4
 8003cb2:	605a      	str	r2, [r3, #4]
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	1d1a      	adds	r2, r3, #4
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	609a      	str	r2, [r3, #8]
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cc0:	0013      	movs	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	189b      	adds	r3, r3, r2
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	4a23      	ldr	r2, [pc, #140]	; (8003d58 <xTaskRemoveFromEventList+0x184>)
 8003cca:	189a      	adds	r2, r3, r2
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	615a      	str	r2, [r3, #20]
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd4:	4920      	ldr	r1, [pc, #128]	; (8003d58 <xTaskRemoveFromEventList+0x184>)
 8003cd6:	0013      	movs	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	189b      	adds	r3, r3, r2
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	585b      	ldr	r3, [r3, r1]
 8003ce0:	1c58      	adds	r0, r3, #1
 8003ce2:	491d      	ldr	r1, [pc, #116]	; (8003d58 <xTaskRemoveFromEventList+0x184>)
 8003ce4:	0013      	movs	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	189b      	adds	r3, r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	5058      	str	r0, [r3, r1]
 8003cee:	e01b      	b.n	8003d28 <xTaskRemoveFromEventList+0x154>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003cf0:	4b1a      	ldr	r3, [pc, #104]	; (8003d5c <xTaskRemoveFromEventList+0x188>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	613b      	str	r3, [r7, #16]
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	693a      	ldr	r2, [r7, #16]
 8003cfa:	61da      	str	r2, [r3, #28]
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	621a      	str	r2, [r3, #32]
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	3218      	adds	r2, #24
 8003d0c:	605a      	str	r2, [r3, #4]
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	3318      	adds	r3, #24
 8003d12:	001a      	movs	r2, r3
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	609a      	str	r2, [r3, #8]
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	4a10      	ldr	r2, [pc, #64]	; (8003d5c <xTaskRemoveFromEventList+0x188>)
 8003d1c:	629a      	str	r2, [r3, #40]	; 0x28
 8003d1e:	4b0f      	ldr	r3, [pc, #60]	; (8003d5c <xTaskRemoveFromEventList+0x188>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	1c5a      	adds	r2, r3, #1
 8003d24:	4b0d      	ldr	r3, [pc, #52]	; (8003d5c <xTaskRemoveFromEventList+0x188>)
 8003d26:	601a      	str	r2, [r3, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d2c:	4b0c      	ldr	r3, [pc, #48]	; (8003d60 <xTaskRemoveFromEventList+0x18c>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d905      	bls.n	8003d42 <xTaskRemoveFromEventList+0x16e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003d36:	2301      	movs	r3, #1
 8003d38:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003d3a:	4b0a      	ldr	r3, [pc, #40]	; (8003d64 <xTaskRemoveFromEventList+0x190>)
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	e001      	b.n	8003d46 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        xReturn = pdFALSE;
 8003d42:	2300      	movs	r3, #0
 8003d44:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8003d46:	69fb      	ldr	r3, [r7, #28]
}
 8003d48:	0018      	movs	r0, r3
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	b008      	add	sp, #32
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	20000254 	.word	0x20000254
 8003d54:	20000234 	.word	0x20000234
 8003d58:	20000158 	.word	0x20000158
 8003d5c:	200001ec 	.word	0x200001ec
 8003d60:	20000154 	.word	0x20000154
 8003d64:	20000240 	.word	0x20000240

08003d68 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003d70:	4b05      	ldr	r3, [pc, #20]	; (8003d88 <vTaskInternalSetTimeOutState+0x20>)
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003d78:	4b04      	ldr	r3, [pc, #16]	; (8003d8c <vTaskInternalSetTimeOutState+0x24>)
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	605a      	str	r2, [r3, #4]
}
 8003d80:	46c0      	nop			; (mov r8, r8)
 8003d82:	46bd      	mov	sp, r7
 8003d84:	b002      	add	sp, #8
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	20000244 	.word	0x20000244
 8003d8c:	20000230 	.word	0x20000230

08003d90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <xTaskCheckForTimeOut+0x14>
 8003da0:	b672      	cpsid	i
 8003da2:	e7fe      	b.n	8003da2 <xTaskCheckForTimeOut+0x12>
    configASSERT( pxTicksToWait );
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d101      	bne.n	8003dae <xTaskCheckForTimeOut+0x1e>
 8003daa:	b672      	cpsid	i
 8003dac:	e7fe      	b.n	8003dac <xTaskCheckForTimeOut+0x1c>

    taskENTER_CRITICAL();
 8003dae:	f000 fc8f 	bl	80046d0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003db2:	4b1f      	ldr	r3, [pc, #124]	; (8003e30 <xTaskCheckForTimeOut+0xa0>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	d102      	bne.n	8003dd0 <xTaskCheckForTimeOut+0x40>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	617b      	str	r3, [r7, #20]
 8003dce:	e027      	b.n	8003e20 <xTaskCheckForTimeOut+0x90>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	4b17      	ldr	r3, [pc, #92]	; (8003e34 <xTaskCheckForTimeOut+0xa4>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d00a      	beq.n	8003df2 <xTaskCheckForTimeOut+0x62>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d305      	bcc.n	8003df2 <xTaskCheckForTimeOut+0x62>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003de6:	2301      	movs	r3, #1
 8003de8:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	e016      	b.n	8003e20 <xTaskCheckForTimeOut+0x90>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d20c      	bcs.n	8003e16 <xTaskCheckForTimeOut+0x86>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	1ad2      	subs	r2, r2, r3
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	0018      	movs	r0, r3
 8003e0c:	f7ff ffac 	bl	8003d68 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003e10:	2300      	movs	r3, #0
 8003e12:	617b      	str	r3, [r7, #20]
 8003e14:	e004      	b.n	8003e20 <xTaskCheckForTimeOut+0x90>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8003e20:	f000 fc68 	bl	80046f4 <vPortExitCritical>

    return xReturn;
 8003e24:	697b      	ldr	r3, [r7, #20]
}
 8003e26:	0018      	movs	r0, r3
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	b006      	add	sp, #24
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	46c0      	nop			; (mov r8, r8)
 8003e30:	20000230 	.word	0x20000230
 8003e34:	20000244 	.word	0x20000244

08003e38 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003e3c:	4b02      	ldr	r3, [pc, #8]	; (8003e48 <vTaskMissedYield+0x10>)
 8003e3e:	2201      	movs	r2, #1
 8003e40:	601a      	str	r2, [r3, #0]
}
 8003e42:	46c0      	nop			; (mov r8, r8)
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	20000240 	.word	0x20000240

08003e4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003e54:	f000 f84e 	bl	8003ef4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003e58:	4b03      	ldr	r3, [pc, #12]	; (8003e68 <prvIdleTask+0x1c>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d9f9      	bls.n	8003e54 <prvIdleTask+0x8>
            {
                taskYIELD();
 8003e60:	f000 fc26 	bl	80046b0 <vPortYield>
        prvCheckTasksWaitingTermination();
 8003e64:	e7f6      	b.n	8003e54 <prvIdleTask+0x8>
 8003e66:	46c0      	nop			; (mov r8, r8)
 8003e68:	20000158 	.word	0x20000158

08003e6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e72:	2300      	movs	r3, #0
 8003e74:	607b      	str	r3, [r7, #4]
 8003e76:	e00c      	b.n	8003e92 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	0013      	movs	r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	189b      	adds	r3, r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4a14      	ldr	r2, [pc, #80]	; (8003ed4 <prvInitialiseTaskLists+0x68>)
 8003e84:	189b      	adds	r3, r3, r2
 8003e86:	0018      	movs	r0, r3
 8003e88:	f7fe feca 	bl	8002c20 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	607b      	str	r3, [r7, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b04      	cmp	r3, #4
 8003e96:	d9ef      	bls.n	8003e78 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003e98:	4b0f      	ldr	r3, [pc, #60]	; (8003ed8 <prvInitialiseTaskLists+0x6c>)
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f7fe fec0 	bl	8002c20 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003ea0:	4b0e      	ldr	r3, [pc, #56]	; (8003edc <prvInitialiseTaskLists+0x70>)
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	f7fe febc 	bl	8002c20 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003ea8:	4b0d      	ldr	r3, [pc, #52]	; (8003ee0 <prvInitialiseTaskLists+0x74>)
 8003eaa:	0018      	movs	r0, r3
 8003eac:	f7fe feb8 	bl	8002c20 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8003eb0:	4b0c      	ldr	r3, [pc, #48]	; (8003ee4 <prvInitialiseTaskLists+0x78>)
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	f7fe feb4 	bl	8002c20 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <prvInitialiseTaskLists+0x7c>)
 8003eba:	0018      	movs	r0, r3
 8003ebc:	f7fe feb0 	bl	8002c20 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003ec0:	4b0a      	ldr	r3, [pc, #40]	; (8003eec <prvInitialiseTaskLists+0x80>)
 8003ec2:	4a05      	ldr	r2, [pc, #20]	; (8003ed8 <prvInitialiseTaskLists+0x6c>)
 8003ec4:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003ec6:	4b0a      	ldr	r3, [pc, #40]	; (8003ef0 <prvInitialiseTaskLists+0x84>)
 8003ec8:	4a04      	ldr	r2, [pc, #16]	; (8003edc <prvInitialiseTaskLists+0x70>)
 8003eca:	601a      	str	r2, [r3, #0]
}
 8003ecc:	46c0      	nop			; (mov r8, r8)
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	b002      	add	sp, #8
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	20000158 	.word	0x20000158
 8003ed8:	200001bc 	.word	0x200001bc
 8003edc:	200001d0 	.word	0x200001d0
 8003ee0:	200001ec 	.word	0x200001ec
 8003ee4:	20000200 	.word	0x20000200
 8003ee8:	20000218 	.word	0x20000218
 8003eec:	200001e4 	.word	0x200001e4
 8003ef0:	200001e8 	.word	0x200001e8

08003ef4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003efa:	e01a      	b.n	8003f32 <prvCheckTasksWaitingTermination+0x3e>
        {
            taskENTER_CRITICAL();
 8003efc:	f000 fbe8 	bl	80046d0 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f00:	4b10      	ldr	r3, [pc, #64]	; (8003f44 <prvCheckTasksWaitingTermination+0x50>)
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3304      	adds	r3, #4
 8003f0c:	0018      	movs	r0, r3
 8003f0e:	f7fe fee6 	bl	8002cde <uxListRemove>
                --uxCurrentNumberOfTasks;
 8003f12:	4b0d      	ldr	r3, [pc, #52]	; (8003f48 <prvCheckTasksWaitingTermination+0x54>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	1e5a      	subs	r2, r3, #1
 8003f18:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <prvCheckTasksWaitingTermination+0x54>)
 8003f1a:	601a      	str	r2, [r3, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003f1c:	4b0b      	ldr	r3, [pc, #44]	; (8003f4c <prvCheckTasksWaitingTermination+0x58>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	1e5a      	subs	r2, r3, #1
 8003f22:	4b0a      	ldr	r3, [pc, #40]	; (8003f4c <prvCheckTasksWaitingTermination+0x58>)
 8003f24:	601a      	str	r2, [r3, #0]
            }
            taskEXIT_CRITICAL();
 8003f26:	f000 fbe5 	bl	80046f4 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	f000 f80f 	bl	8003f50 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f32:	4b06      	ldr	r3, [pc, #24]	; (8003f4c <prvCheckTasksWaitingTermination+0x58>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1e0      	bne.n	8003efc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003f3a:	46c0      	nop			; (mov r8, r8)
 8003f3c:	46c0      	nop			; (mov r8, r8)
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	b002      	add	sp, #8
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20000200 	.word	0x20000200
 8003f48:	2000022c 	.word	0x2000022c
 8003f4c:	20000214 	.word	0x20000214

08003f50 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5c:	0018      	movs	r0, r3
 8003f5e:	f000 fcf7 	bl	8004950 <vPortFree>
            vPortFree( pxTCB );
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	0018      	movs	r0, r3
 8003f66:	f000 fcf3 	bl	8004950 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003f6a:	46c0      	nop			; (mov r8, r8)
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	b002      	add	sp, #8
 8003f70:	bd80      	pop	{r7, pc}
	...

08003f74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f78:	4b09      	ldr	r3, [pc, #36]	; (8003fa0 <prvResetNextTaskUnblockTime+0x2c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d104      	bne.n	8003f8c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003f82:	4b08      	ldr	r3, [pc, #32]	; (8003fa4 <prvResetNextTaskUnblockTime+0x30>)
 8003f84:	2201      	movs	r2, #1
 8003f86:	4252      	negs	r2, r2
 8003f88:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003f8a:	e005      	b.n	8003f98 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003f8c:	4b04      	ldr	r3, [pc, #16]	; (8003fa0 <prvResetNextTaskUnblockTime+0x2c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	4b03      	ldr	r3, [pc, #12]	; (8003fa4 <prvResetNextTaskUnblockTime+0x30>)
 8003f96:	601a      	str	r2, [r3, #0]
}
 8003f98:	46c0      	nop			; (mov r8, r8)
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	46c0      	nop			; (mov r8, r8)
 8003fa0:	200001e4 	.word	0x200001e4
 8003fa4:	2000024c 	.word	0x2000024c

08003fa8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003fae:	4b0a      	ldr	r3, [pc, #40]	; (8003fd8 <xTaskGetSchedulerState+0x30>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d102      	bne.n	8003fbc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	607b      	str	r3, [r7, #4]
 8003fba:	e008      	b.n	8003fce <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fbc:	4b07      	ldr	r3, [pc, #28]	; (8003fdc <xTaskGetSchedulerState+0x34>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d102      	bne.n	8003fca <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	607b      	str	r3, [r7, #4]
 8003fc8:	e001      	b.n	8003fce <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003fce:	687b      	ldr	r3, [r7, #4]
    }
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	b002      	add	sp, #8
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	20000238 	.word	0x20000238
 8003fdc:	20000254 	.word	0x20000254

08003fe0 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003fea:	4b2e      	ldr	r3, [pc, #184]	; (80040a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ff0:	4b2d      	ldr	r3, [pc, #180]	; (80040a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	f7fe fe71 	bl	8002cde <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	3301      	adds	r3, #1
 8004000:	d124      	bne.n	800404c <prvAddCurrentTaskToDelayedList+0x6c>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d021      	beq.n	800404c <prvAddCurrentTaskToDelayedList+0x6c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004008:	4b28      	ldr	r3, [pc, #160]	; (80040ac <prvAddCurrentTaskToDelayedList+0xcc>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	613b      	str	r3, [r7, #16]
 800400e:	4b26      	ldr	r3, [pc, #152]	; (80040a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	609a      	str	r2, [r3, #8]
 8004016:	4b24      	ldr	r3, [pc, #144]	; (80040a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	6892      	ldr	r2, [r2, #8]
 800401e:	60da      	str	r2, [r3, #12]
 8004020:	4b21      	ldr	r3, [pc, #132]	; (80040a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	3204      	adds	r2, #4
 800402a:	605a      	str	r2, [r3, #4]
 800402c:	4b1e      	ldr	r3, [pc, #120]	; (80040a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	1d1a      	adds	r2, r3, #4
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	609a      	str	r2, [r3, #8]
 8004036:	4b1c      	ldr	r3, [pc, #112]	; (80040a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a1c      	ldr	r2, [pc, #112]	; (80040ac <prvAddCurrentTaskToDelayedList+0xcc>)
 800403c:	615a      	str	r2, [r3, #20]
 800403e:	4b1b      	ldr	r3, [pc, #108]	; (80040ac <prvAddCurrentTaskToDelayedList+0xcc>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	4b19      	ldr	r3, [pc, #100]	; (80040ac <prvAddCurrentTaskToDelayedList+0xcc>)
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	46c0      	nop			; (mov r8, r8)

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800404a:	e026      	b.n	800409a <prvAddCurrentTaskToDelayedList+0xba>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800404c:	697a      	ldr	r2, [r7, #20]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	18d3      	adds	r3, r2, r3
 8004052:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004054:	4b14      	ldr	r3, [pc, #80]	; (80040a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68fa      	ldr	r2, [r7, #12]
 800405a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	429a      	cmp	r2, r3
 8004062:	d209      	bcs.n	8004078 <prvAddCurrentTaskToDelayedList+0x98>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004064:	4b12      	ldr	r3, [pc, #72]	; (80040b0 <prvAddCurrentTaskToDelayedList+0xd0>)
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	4b0f      	ldr	r3, [pc, #60]	; (80040a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	3304      	adds	r3, #4
 800406e:	0019      	movs	r1, r3
 8004070:	0010      	movs	r0, r2
 8004072:	f7fe fdfe 	bl	8002c72 <vListInsert>
}
 8004076:	e010      	b.n	800409a <prvAddCurrentTaskToDelayedList+0xba>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004078:	4b0e      	ldr	r3, [pc, #56]	; (80040b4 <prvAddCurrentTaskToDelayedList+0xd4>)
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	4b0a      	ldr	r3, [pc, #40]	; (80040a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	3304      	adds	r3, #4
 8004082:	0019      	movs	r1, r3
 8004084:	0010      	movs	r0, r2
 8004086:	f7fe fdf4 	bl	8002c72 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800408a:	4b0b      	ldr	r3, [pc, #44]	; (80040b8 <prvAddCurrentTaskToDelayedList+0xd8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	429a      	cmp	r2, r3
 8004092:	d202      	bcs.n	800409a <prvAddCurrentTaskToDelayedList+0xba>
                    xNextTaskUnblockTime = xTimeToWake;
 8004094:	4b08      	ldr	r3, [pc, #32]	; (80040b8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	601a      	str	r2, [r3, #0]
}
 800409a:	46c0      	nop			; (mov r8, r8)
 800409c:	46bd      	mov	sp, r7
 800409e:	b006      	add	sp, #24
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	46c0      	nop			; (mov r8, r8)
 80040a4:	20000230 	.word	0x20000230
 80040a8:	20000154 	.word	0x20000154
 80040ac:	20000218 	.word	0x20000218
 80040b0:	200001e8 	.word	0x200001e8
 80040b4:	200001e4 	.word	0x200001e4
 80040b8:	2000024c 	.word	0x2000024c

080040bc <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80040c2:	2300      	movs	r3, #0
 80040c4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80040c6:	f000 fa2d 	bl	8004524 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80040ca:	4b0d      	ldr	r3, [pc, #52]	; (8004100 <xTimerCreateTimerTask+0x44>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00b      	beq.n	80040ea <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80040d2:	490c      	ldr	r1, [pc, #48]	; (8004104 <xTimerCreateTimerTask+0x48>)
 80040d4:	480c      	ldr	r0, [pc, #48]	; (8004108 <xTimerCreateTimerTask+0x4c>)
 80040d6:	4b0d      	ldr	r3, [pc, #52]	; (800410c <xTimerCreateTimerTask+0x50>)
 80040d8:	9301      	str	r3, [sp, #4]
 80040da:	2302      	movs	r3, #2
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	2300      	movs	r3, #0
 80040e0:	2250      	movs	r2, #80	; 0x50
 80040e2:	f7ff f8f8 	bl	80032d6 <xTaskCreate>
 80040e6:	0003      	movs	r3, r0
 80040e8:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <xTimerCreateTimerTask+0x38>
 80040f0:	b672      	cpsid	i
 80040f2:	e7fe      	b.n	80040f2 <xTimerCreateTimerTask+0x36>
        return xReturn;
 80040f4:	687b      	ldr	r3, [r7, #4]
    }
 80040f6:	0018      	movs	r0, r3
 80040f8:	46bd      	mov	sp, r7
 80040fa:	b002      	add	sp, #8
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	46c0      	nop			; (mov r8, r8)
 8004100:	20000288 	.word	0x20000288
 8004104:	08004c14 	.word	0x08004c14
 8004108:	080041b9 	.word	0x080041b9
 800410c:	2000028c 	.word	0x2000028c

08004110 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800411c:	e009      	b.n	8004132 <prvReloadTimer+0x22>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	699b      	ldr	r3, [r3, #24]
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	18d3      	adds	r3, r2, r3
 8004126:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	0010      	movs	r0, r2
 8004130:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	699a      	ldr	r2, [r3, #24]
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	18d1      	adds	r1, r2, r3
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	68f8      	ldr	r0, [r7, #12]
 8004140:	f000 f8d8 	bl	80042f4 <prvInsertTimerInActiveList>
 8004144:	1e03      	subs	r3, r0, #0
 8004146:	d1ea      	bne.n	800411e <prvReloadTimer+0xe>
        }
    }
 8004148:	46c0      	nop			; (mov r8, r8)
 800414a:	46c0      	nop			; (mov r8, r8)
 800414c:	46bd      	mov	sp, r7
 800414e:	b004      	add	sp, #16
 8004150:	bd80      	pop	{r7, pc}
	...

08004154 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800415e:	4b15      	ldr	r3, [pc, #84]	; (80041b4 <prvProcessExpiredTimer+0x60>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	3304      	adds	r3, #4
 800416c:	0018      	movs	r0, r3
 800416e:	f7fe fdb6 	bl	8002cde <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2228      	movs	r2, #40	; 0x28
 8004176:	5c9b      	ldrb	r3, [r3, r2]
 8004178:	001a      	movs	r2, r3
 800417a:	2304      	movs	r3, #4
 800417c:	4013      	ands	r3, r2
 800417e:	d006      	beq.n	800418e <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	6879      	ldr	r1, [r7, #4]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	0018      	movs	r0, r3
 8004188:	f7ff ffc2 	bl	8004110 <prvReloadTimer>
 800418c:	e008      	b.n	80041a0 <prvProcessExpiredTimer+0x4c>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2228      	movs	r2, #40	; 0x28
 8004192:	5c9b      	ldrb	r3, [r3, r2]
 8004194:	2201      	movs	r2, #1
 8004196:	4393      	bics	r3, r2
 8004198:	b2d9      	uxtb	r1, r3
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2228      	movs	r2, #40	; 0x28
 800419e:	5499      	strb	r1, [r3, r2]
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	0010      	movs	r0, r2
 80041a8:	4798      	blx	r3
    }
 80041aa:	46c0      	nop			; (mov r8, r8)
 80041ac:	46bd      	mov	sp, r7
 80041ae:	b004      	add	sp, #16
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	46c0      	nop			; (mov r8, r8)
 80041b4:	20000280 	.word	0x20000280

080041b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80041c0:	2308      	movs	r3, #8
 80041c2:	18fb      	adds	r3, r7, r3
 80041c4:	0018      	movs	r0, r3
 80041c6:	f000 f853 	bl	8004270 <prvGetNextExpireTime>
 80041ca:	0003      	movs	r3, r0
 80041cc:	60fb      	str	r3, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	0011      	movs	r1, r2
 80041d4:	0018      	movs	r0, r3
 80041d6:	f000 f803 	bl	80041e0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80041da:	f000 f8cd 	bl	8004378 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80041de:	e7ef      	b.n	80041c0 <prvTimerTask+0x8>

080041e0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80041ea:	f7ff fa37 	bl	800365c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80041ee:	2308      	movs	r3, #8
 80041f0:	18fb      	adds	r3, r7, r3
 80041f2:	0018      	movs	r0, r3
 80041f4:	f000 f85e 	bl	80042b4 <prvSampleTimeNow>
 80041f8:	0003      	movs	r3, r0
 80041fa:	60fb      	str	r3, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d12b      	bne.n	800425a <prvProcessTimerOrBlockTask+0x7a>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10c      	bne.n	8004222 <prvProcessTimerOrBlockTask+0x42>
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	429a      	cmp	r2, r3
 800420e:	d808      	bhi.n	8004222 <prvProcessTimerOrBlockTask+0x42>
                {
                    ( void ) xTaskResumeAll();
 8004210:	f7ff fa30 	bl	8003674 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	0011      	movs	r1, r2
 800421a:	0018      	movs	r0, r3
 800421c:	f7ff ff9a 	bl	8004154 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004220:	e01d      	b.n	800425e <prvProcessTimerOrBlockTask+0x7e>
                    if( xListWasEmpty != pdFALSE )
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d008      	beq.n	800423a <prvProcessTimerOrBlockTask+0x5a>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004228:	4b0f      	ldr	r3, [pc, #60]	; (8004268 <prvProcessTimerOrBlockTask+0x88>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d101      	bne.n	8004236 <prvProcessTimerOrBlockTask+0x56>
 8004232:	2301      	movs	r3, #1
 8004234:	e000      	b.n	8004238 <prvProcessTimerOrBlockTask+0x58>
 8004236:	2300      	movs	r3, #0
 8004238:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800423a:	4b0c      	ldr	r3, [pc, #48]	; (800426c <prvProcessTimerOrBlockTask+0x8c>)
 800423c:	6818      	ldr	r0, [r3, #0]
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	0019      	movs	r1, r3
 8004248:	f7ff f812 	bl	8003270 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800424c:	f7ff fa12 	bl	8003674 <xTaskResumeAll>
 8004250:	1e03      	subs	r3, r0, #0
 8004252:	d104      	bne.n	800425e <prvProcessTimerOrBlockTask+0x7e>
                        portYIELD_WITHIN_API();
 8004254:	f000 fa2c 	bl	80046b0 <vPortYield>
    }
 8004258:	e001      	b.n	800425e <prvProcessTimerOrBlockTask+0x7e>
                ( void ) xTaskResumeAll();
 800425a:	f7ff fa0b 	bl	8003674 <xTaskResumeAll>
    }
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	46bd      	mov	sp, r7
 8004262:	b004      	add	sp, #16
 8004264:	bd80      	pop	{r7, pc}
 8004266:	46c0      	nop			; (mov r8, r8)
 8004268:	20000284 	.word	0x20000284
 800426c:	20000288 	.word	0x20000288

08004270 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004278:	4b0d      	ldr	r3, [pc, #52]	; (80042b0 <prvGetNextExpireTime+0x40>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <prvGetNextExpireTime+0x16>
 8004282:	2201      	movs	r2, #1
 8004284:	e000      	b.n	8004288 <prvGetNextExpireTime+0x18>
 8004286:	2200      	movs	r2, #0
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d105      	bne.n	80042a0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004294:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <prvGetNextExpireTime+0x40>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	60fb      	str	r3, [r7, #12]
 800429e:	e001      	b.n	80042a4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80042a0:	2300      	movs	r3, #0
 80042a2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80042a4:	68fb      	ldr	r3, [r7, #12]
    }
 80042a6:	0018      	movs	r0, r3
 80042a8:	46bd      	mov	sp, r7
 80042aa:	b004      	add	sp, #16
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	46c0      	nop			; (mov r8, r8)
 80042b0:	20000280 	.word	0x20000280

080042b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80042bc:	f7ff fac2 	bl	8003844 <xTaskGetTickCount>
 80042c0:	0003      	movs	r3, r0
 80042c2:	60fb      	str	r3, [r7, #12]

        if( xTimeNow < xLastTime )
 80042c4:	4b0a      	ldr	r3, [pc, #40]	; (80042f0 <prvSampleTimeNow+0x3c>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d205      	bcs.n	80042da <prvSampleTimeNow+0x26>
        {
            prvSwitchTimerLists();
 80042ce:	f000 f901 	bl	80044d4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	e002      	b.n	80042e0 <prvSampleTimeNow+0x2c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80042e0:	4b03      	ldr	r3, [pc, #12]	; (80042f0 <prvSampleTimeNow+0x3c>)
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	601a      	str	r2, [r3, #0]

        return xTimeNow;
 80042e6:	68fb      	ldr	r3, [r7, #12]
    }
 80042e8:	0018      	movs	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	b004      	add	sp, #16
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	20000290 	.word	0x20000290

080042f4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	607a      	str	r2, [r7, #4]
 8004300:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004302:	2300      	movs	r3, #0
 8004304:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	68ba      	ldr	r2, [r7, #8]
 800430a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004312:	68ba      	ldr	r2, [r7, #8]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	429a      	cmp	r2, r3
 8004318:	d812      	bhi.n	8004340 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	1ad2      	subs	r2, r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	429a      	cmp	r2, r3
 8004326:	d302      	bcc.n	800432e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004328:	2301      	movs	r3, #1
 800432a:	617b      	str	r3, [r7, #20]
 800432c:	e01b      	b.n	8004366 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800432e:	4b10      	ldr	r3, [pc, #64]	; (8004370 <prvInsertTimerInActiveList+0x7c>)
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	3304      	adds	r3, #4
 8004336:	0019      	movs	r1, r3
 8004338:	0010      	movs	r0, r2
 800433a:	f7fe fc9a 	bl	8002c72 <vListInsert>
 800433e:	e012      	b.n	8004366 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d206      	bcs.n	8004356 <prvInsertTimerInActiveList+0x62>
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	429a      	cmp	r2, r3
 800434e:	d302      	bcc.n	8004356 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004350:	2301      	movs	r3, #1
 8004352:	617b      	str	r3, [r7, #20]
 8004354:	e007      	b.n	8004366 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004356:	4b07      	ldr	r3, [pc, #28]	; (8004374 <prvInsertTimerInActiveList+0x80>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	3304      	adds	r3, #4
 800435e:	0019      	movs	r1, r3
 8004360:	0010      	movs	r0, r2
 8004362:	f7fe fc86 	bl	8002c72 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004366:	697b      	ldr	r3, [r7, #20]
    }
 8004368:	0018      	movs	r0, r3
 800436a:	46bd      	mov	sp, r7
 800436c:	b006      	add	sp, #24
 800436e:	bd80      	pop	{r7, pc}
 8004370:	20000284 	.word	0x20000284
 8004374:	20000280 	.word	0x20000280

08004378 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800437e:	e095      	b.n	80044ac <prvProcessReceivedCommands+0x134>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004380:	1d3b      	adds	r3, r7, #4
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2b00      	cmp	r3, #0
 8004386:	da00      	bge.n	800438a <prvProcessReceivedCommands+0x12>
 8004388:	e08f      	b.n	80044aa <prvProcessReceivedCommands+0x132>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800438a:	1d3b      	adds	r3, r7, #4
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	617b      	str	r3, [r7, #20]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d004      	beq.n	80043a2 <prvProcessReceivedCommands+0x2a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	3304      	adds	r3, #4
 800439c:	0018      	movs	r0, r3
 800439e:	f7fe fc9e 	bl	8002cde <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80043a2:	003b      	movs	r3, r7
 80043a4:	0018      	movs	r0, r3
 80043a6:	f7ff ff85 	bl	80042b4 <prvSampleTimeNow>
 80043aa:	0003      	movs	r3, r0
 80043ac:	613b      	str	r3, [r7, #16]

                switch( xMessage.xMessageID )
 80043ae:	1d3b      	adds	r3, r7, #4
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2b09      	cmp	r3, #9
 80043b4:	d900      	bls.n	80043b8 <prvProcessReceivedCommands+0x40>
 80043b6:	e079      	b.n	80044ac <prvProcessReceivedCommands+0x134>
 80043b8:	009a      	lsls	r2, r3, #2
 80043ba:	4b44      	ldr	r3, [pc, #272]	; (80044cc <prvProcessReceivedCommands+0x154>)
 80043bc:	18d3      	adds	r3, r2, r3
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	469f      	mov	pc, r3
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	2228      	movs	r2, #40	; 0x28
 80043c6:	5c9b      	ldrb	r3, [r3, r2]
 80043c8:	2201      	movs	r2, #1
 80043ca:	4313      	orrs	r3, r2
 80043cc:	b2d9      	uxtb	r1, r3
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	2228      	movs	r2, #40	; 0x28
 80043d2:	5499      	strb	r1, [r3, r2]

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80043d4:	1d3b      	adds	r3, r7, #4
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	18d1      	adds	r1, r2, r3
 80043de:	1d3b      	adds	r3, r7, #4
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	6978      	ldr	r0, [r7, #20]
 80043e6:	f7ff ff85 	bl	80042f4 <prvInsertTimerInActiveList>
 80043ea:	1e03      	subs	r3, r0, #0
 80043ec:	d05e      	beq.n	80044ac <prvProcessReceivedCommands+0x134>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	2228      	movs	r2, #40	; 0x28
 80043f2:	5c9b      	ldrb	r3, [r3, r2]
 80043f4:	001a      	movs	r2, r3
 80043f6:	2304      	movs	r3, #4
 80043f8:	4013      	ands	r3, r2
 80043fa:	d00a      	beq.n	8004412 <prvProcessReceivedCommands+0x9a>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80043fc:	1d3b      	adds	r3, r7, #4
 80043fe:	685a      	ldr	r2, [r3, #4]
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	18d1      	adds	r1, r2, r3
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	0018      	movs	r0, r3
 800440c:	f7ff fe80 	bl	8004110 <prvReloadTimer>
 8004410:	e008      	b.n	8004424 <prvProcessReceivedCommands+0xac>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	2228      	movs	r2, #40	; 0x28
 8004416:	5c9b      	ldrb	r3, [r3, r2]
 8004418:	2201      	movs	r2, #1
 800441a:	4393      	bics	r3, r2
 800441c:	b2d9      	uxtb	r1, r3
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	2228      	movs	r2, #40	; 0x28
 8004422:	5499      	strb	r1, [r3, r2]
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	697a      	ldr	r2, [r7, #20]
 800442a:	0010      	movs	r0, r2
 800442c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800442e:	e03d      	b.n	80044ac <prvProcessReceivedCommands+0x134>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	2228      	movs	r2, #40	; 0x28
 8004434:	5c9b      	ldrb	r3, [r3, r2]
 8004436:	2201      	movs	r2, #1
 8004438:	4393      	bics	r3, r2
 800443a:	b2d9      	uxtb	r1, r3
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	2228      	movs	r2, #40	; 0x28
 8004440:	5499      	strb	r1, [r3, r2]
                        break;
 8004442:	e033      	b.n	80044ac <prvProcessReceivedCommands+0x134>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	2228      	movs	r2, #40	; 0x28
 8004448:	5c9b      	ldrb	r3, [r3, r2]
 800444a:	2201      	movs	r2, #1
 800444c:	4313      	orrs	r3, r2
 800444e:	b2d9      	uxtb	r1, r3
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	2228      	movs	r2, #40	; 0x28
 8004454:	5499      	strb	r1, [r3, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004456:	1d3b      	adds	r3, r7, #4
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <prvProcessReceivedCommands+0xf2>
 8004466:	b672      	cpsid	i
 8004468:	e7fe      	b.n	8004468 <prvProcessReceivedCommands+0xf0>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	699a      	ldr	r2, [r3, #24]
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	18d1      	adds	r1, r2, r3
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	6978      	ldr	r0, [r7, #20]
 8004478:	f7ff ff3c 	bl	80042f4 <prvInsertTimerInActiveList>
                        break;
 800447c:	e016      	b.n	80044ac <prvProcessReceivedCommands+0x134>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2228      	movs	r2, #40	; 0x28
 8004482:	5c9b      	ldrb	r3, [r3, r2]
 8004484:	001a      	movs	r2, r3
 8004486:	2302      	movs	r3, #2
 8004488:	4013      	ands	r3, r2
 800448a:	d104      	bne.n	8004496 <prvProcessReceivedCommands+0x11e>
                            {
                                vPortFree( pxTimer );
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	0018      	movs	r0, r3
 8004490:	f000 fa5e 	bl	8004950 <vPortFree>
 8004494:	e00a      	b.n	80044ac <prvProcessReceivedCommands+0x134>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	2228      	movs	r2, #40	; 0x28
 800449a:	5c9b      	ldrb	r3, [r3, r2]
 800449c:	2201      	movs	r2, #1
 800449e:	4393      	bics	r3, r2
 80044a0:	b2d9      	uxtb	r1, r3
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	2228      	movs	r2, #40	; 0x28
 80044a6:	5499      	strb	r1, [r3, r2]
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80044a8:	e000      	b.n	80044ac <prvProcessReceivedCommands+0x134>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 80044aa:	46c0      	nop			; (mov r8, r8)
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80044ac:	4b08      	ldr	r3, [pc, #32]	; (80044d0 <prvProcessReceivedCommands+0x158>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	1d39      	adds	r1, r7, #4
 80044b2:	2200      	movs	r2, #0
 80044b4:	0018      	movs	r0, r3
 80044b6:	f7fe fd48 	bl	8002f4a <xQueueReceive>
 80044ba:	1e03      	subs	r3, r0, #0
 80044bc:	d000      	beq.n	80044c0 <prvProcessReceivedCommands+0x148>
 80044be:	e75f      	b.n	8004380 <prvProcessReceivedCommands+0x8>
        }
    }
 80044c0:	46c0      	nop			; (mov r8, r8)
 80044c2:	46c0      	nop			; (mov r8, r8)
 80044c4:	46bd      	mov	sp, r7
 80044c6:	b006      	add	sp, #24
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	46c0      	nop			; (mov r8, r8)
 80044cc:	08004cac 	.word	0x08004cac
 80044d0:	20000288 	.word	0x20000288

080044d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b082      	sub	sp, #8
 80044d8:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80044da:	e00b      	b.n	80044f4 <prvSwitchTimerLists+0x20>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80044dc:	4b0f      	ldr	r3, [pc, #60]	; (800451c <prvSwitchTimerLists+0x48>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80044e6:	2301      	movs	r3, #1
 80044e8:	425a      	negs	r2, r3
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	0011      	movs	r1, r2
 80044ee:	0018      	movs	r0, r3
 80044f0:	f7ff fe30 	bl	8004154 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80044f4:	4b09      	ldr	r3, [pc, #36]	; (800451c <prvSwitchTimerLists+0x48>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1ee      	bne.n	80044dc <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80044fe:	4b07      	ldr	r3, [pc, #28]	; (800451c <prvSwitchTimerLists+0x48>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004504:	4b06      	ldr	r3, [pc, #24]	; (8004520 <prvSwitchTimerLists+0x4c>)
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	4b04      	ldr	r3, [pc, #16]	; (800451c <prvSwitchTimerLists+0x48>)
 800450a:	601a      	str	r2, [r3, #0]
        pxOverflowTimerList = pxTemp;
 800450c:	4b04      	ldr	r3, [pc, #16]	; (8004520 <prvSwitchTimerLists+0x4c>)
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	601a      	str	r2, [r3, #0]
    }
 8004512:	46c0      	nop			; (mov r8, r8)
 8004514:	46bd      	mov	sp, r7
 8004516:	b002      	add	sp, #8
 8004518:	bd80      	pop	{r7, pc}
 800451a:	46c0      	nop			; (mov r8, r8)
 800451c:	20000280 	.word	0x20000280
 8004520:	20000284 	.word	0x20000284

08004524 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004524:	b580      	push	{r7, lr}
 8004526:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004528:	f000 f8d2 	bl	80046d0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800452c:	4b14      	ldr	r3, [pc, #80]	; (8004580 <prvCheckForValidListAndQueue+0x5c>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d120      	bne.n	8004576 <prvCheckForValidListAndQueue+0x52>
            {
                vListInitialise( &xActiveTimerList1 );
 8004534:	4b13      	ldr	r3, [pc, #76]	; (8004584 <prvCheckForValidListAndQueue+0x60>)
 8004536:	0018      	movs	r0, r3
 8004538:	f7fe fb72 	bl	8002c20 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800453c:	4b12      	ldr	r3, [pc, #72]	; (8004588 <prvCheckForValidListAndQueue+0x64>)
 800453e:	0018      	movs	r0, r3
 8004540:	f7fe fb6e 	bl	8002c20 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004544:	4b11      	ldr	r3, [pc, #68]	; (800458c <prvCheckForValidListAndQueue+0x68>)
 8004546:	4a0f      	ldr	r2, [pc, #60]	; (8004584 <prvCheckForValidListAndQueue+0x60>)
 8004548:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800454a:	4b11      	ldr	r3, [pc, #68]	; (8004590 <prvCheckForValidListAndQueue+0x6c>)
 800454c:	4a0e      	ldr	r2, [pc, #56]	; (8004588 <prvCheckForValidListAndQueue+0x64>)
 800454e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004550:	2200      	movs	r2, #0
 8004552:	210c      	movs	r1, #12
 8004554:	2005      	movs	r0, #5
 8004556:	f7fe fc73 	bl	8002e40 <xQueueGenericCreate>
 800455a:	0002      	movs	r2, r0
 800455c:	4b08      	ldr	r3, [pc, #32]	; (8004580 <prvCheckForValidListAndQueue+0x5c>)
 800455e:	601a      	str	r2, [r3, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004560:	4b07      	ldr	r3, [pc, #28]	; (8004580 <prvCheckForValidListAndQueue+0x5c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d006      	beq.n	8004576 <prvCheckForValidListAndQueue+0x52>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004568:	4b05      	ldr	r3, [pc, #20]	; (8004580 <prvCheckForValidListAndQueue+0x5c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a09      	ldr	r2, [pc, #36]	; (8004594 <prvCheckForValidListAndQueue+0x70>)
 800456e:	0011      	movs	r1, r2
 8004570:	0018      	movs	r0, r3
 8004572:	f7fe fe39 	bl	80031e8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004576:	f000 f8bd 	bl	80046f4 <vPortExitCritical>
    }
 800457a:	46c0      	nop			; (mov r8, r8)
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	20000288 	.word	0x20000288
 8004584:	20000258 	.word	0x20000258
 8004588:	2000026c 	.word	0x2000026c
 800458c:	20000280 	.word	0x20000280
 8004590:	20000284 	.word	0x20000284
 8004594:	08004c1c 	.word	0x08004c1c

08004598 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	3b04      	subs	r3, #4
 80045a8:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2280      	movs	r2, #128	; 0x80
 80045ae:	0452      	lsls	r2, r2, #17
 80045b0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	3b04      	subs	r3, #4
 80045b6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	3b04      	subs	r3, #4
 80045c2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 80045c4:	4a08      	ldr	r2, [pc, #32]	; (80045e8 <pxPortInitialiseStack+0x50>)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                       /* R12, R3, R2 and R1. */
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	3b14      	subs	r3, #20
 80045ce:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                       /* R11..R4. */
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	3b20      	subs	r3, #32
 80045da:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80045dc:	68fb      	ldr	r3, [r7, #12]
}
 80045de:	0018      	movs	r0, r3
 80045e0:	46bd      	mov	sp, r7
 80045e2:	b004      	add	sp, #16
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	46c0      	nop			; (mov r8, r8)
 80045e8:	080045ed 	.word	0x080045ed

080045ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 80045f2:	2300      	movs	r3, #0
 80045f4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80045f6:	4b08      	ldr	r3, [pc, #32]	; (8004618 <prvTaskExitError+0x2c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	3301      	adds	r3, #1
 80045fc:	d001      	beq.n	8004602 <prvTaskExitError+0x16>
 80045fe:	b672      	cpsid	i
 8004600:	e7fe      	b.n	8004600 <prvTaskExitError+0x14>
    portDISABLE_INTERRUPTS();
 8004602:	b672      	cpsid	i

    while( ulDummy == 0 )
 8004604:	46c0      	nop			; (mov r8, r8)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0fc      	beq.n	8004606 <prvTaskExitError+0x1a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800460c:	46c0      	nop			; (mov r8, r8)
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	46bd      	mov	sp, r7
 8004612:	b002      	add	sp, #8
 8004614:	bd80      	pop	{r7, pc}
 8004616:	46c0      	nop			; (mov r8, r8)
 8004618:	20000010 	.word	0x20000010

0800461c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
    /* This function is no longer used, but retained for backward
     * compatibility. */
}
 8004620:	46c0      	nop			; (mov r8, r8)
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
	...

08004630 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
    /* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
     * table offset register that can be used to locate the initial stack value.
     * Not all M0 parts have the application vector table at address 0. */
    __asm volatile (
 8004630:	4a0b      	ldr	r2, [pc, #44]	; (8004660 <pxCurrentTCBConst2>)
 8004632:	6813      	ldr	r3, [r2, #0]
 8004634:	6818      	ldr	r0, [r3, #0]
 8004636:	3020      	adds	r0, #32
 8004638:	f380 8809 	msr	PSP, r0
 800463c:	2002      	movs	r0, #2
 800463e:	f380 8814 	msr	CONTROL, r0
 8004642:	f3bf 8f6f 	isb	sy
 8004646:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8004648:	46ae      	mov	lr, r5
 800464a:	bc08      	pop	{r3}
 800464c:	bc04      	pop	{r2}
 800464e:	b662      	cpsie	i
 8004650:	4718      	bx	r3
 8004652:	46c0      	nop			; (mov r8, r8)
 8004654:	46c0      	nop			; (mov r8, r8)
 8004656:	46c0      	nop			; (mov r8, r8)
 8004658:	46c0      	nop			; (mov r8, r8)
 800465a:	46c0      	nop			; (mov r8, r8)
 800465c:	46c0      	nop			; (mov r8, r8)
 800465e:	46c0      	nop			; (mov r8, r8)

08004660 <pxCurrentTCBConst2>:
 8004660:	20000154 	.word	0x20000154
        "	bx   r3						\n"/* Finally, jump to the user defined task code. */
        "								\n"
        "	.align 4					\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB	  "
        );
}
 8004664:	46c0      	nop			; (mov r8, r8)
 8004666:	46c0      	nop			; (mov r8, r8)

08004668 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800466c:	4b0e      	ldr	r3, [pc, #56]	; (80046a8 <xPortStartScheduler+0x40>)
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	4b0d      	ldr	r3, [pc, #52]	; (80046a8 <xPortStartScheduler+0x40>)
 8004672:	21ff      	movs	r1, #255	; 0xff
 8004674:	0409      	lsls	r1, r1, #16
 8004676:	430a      	orrs	r2, r1
 8004678:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800467a:	4b0b      	ldr	r3, [pc, #44]	; (80046a8 <xPortStartScheduler+0x40>)
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <xPortStartScheduler+0x40>)
 8004680:	21ff      	movs	r1, #255	; 0xff
 8004682:	0609      	lsls	r1, r1, #24
 8004684:	430a      	orrs	r2, r1
 8004686:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004688:	f000 f898 	bl	80047bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800468c:	4b07      	ldr	r3, [pc, #28]	; (80046ac <xPortStartScheduler+0x44>)
 800468e:	2200      	movs	r2, #0
 8004690:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vPortStartFirstTask();
 8004692:	f7ff ffcd 	bl	8004630 <vPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004696:	f7ff f9ef 	bl	8003a78 <vTaskSwitchContext>
    prvTaskExitError();
 800469a:	f7ff ffa7 	bl	80045ec <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	0018      	movs	r0, r3
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	46c0      	nop			; (mov r8, r8)
 80046a8:	e000ed20 	.word	0xe000ed20
 80046ac:	20000010 	.word	0x20000010

080046b0 <vPortYield>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80046b4:	4b05      	ldr	r3, [pc, #20]	; (80046cc <vPortYield+0x1c>)
 80046b6:	2280      	movs	r2, #128	; 0x80
 80046b8:	0552      	lsls	r2, r2, #21
 80046ba:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is completely
     * within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80046bc:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80046c0:	f3bf 8f6f 	isb	sy
}
 80046c4:	46c0      	nop			; (mov r8, r8)
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	46c0      	nop			; (mov r8, r8)
 80046cc:	e000ed04 	.word	0xe000ed04

080046d0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80046d4:	b672      	cpsid	i
    uxCriticalNesting++;
 80046d6:	4b06      	ldr	r3, [pc, #24]	; (80046f0 <vPortEnterCritical+0x20>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	1c5a      	adds	r2, r3, #1
 80046dc:	4b04      	ldr	r3, [pc, #16]	; (80046f0 <vPortEnterCritical+0x20>)
 80046de:	601a      	str	r2, [r3, #0]
    __asm volatile ( "dsb" ::: "memory" );
 80046e0:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80046e4:	f3bf 8f6f 	isb	sy
}
 80046e8:	46c0      	nop			; (mov r8, r8)
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	46c0      	nop			; (mov r8, r8)
 80046f0:	20000010 	.word	0x20000010

080046f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80046f8:	4b09      	ldr	r3, [pc, #36]	; (8004720 <vPortExitCritical+0x2c>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <vPortExitCritical+0x10>
 8004700:	b672      	cpsid	i
 8004702:	e7fe      	b.n	8004702 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8004704:	4b06      	ldr	r3, [pc, #24]	; (8004720 <vPortExitCritical+0x2c>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	1e5a      	subs	r2, r3, #1
 800470a:	4b05      	ldr	r3, [pc, #20]	; (8004720 <vPortExitCritical+0x2c>)
 800470c:	601a      	str	r2, [r3, #0]

    if( uxCriticalNesting == 0 )
 800470e:	4b04      	ldr	r3, [pc, #16]	; (8004720 <vPortExitCritical+0x2c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d100      	bne.n	8004718 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8004716:	b662      	cpsie	i
    }
}
 8004718:	46c0      	nop			; (mov r8, r8)
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	46c0      	nop			; (mov r8, r8)
 8004720:	20000010 	.word	0x20000010

08004724 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
    __asm volatile (
 8004724:	f3ef 8010 	mrs	r0, PRIMASK
 8004728:	b672      	cpsid	i
 800472a:	4770      	bx	lr
        " mrs r0, PRIMASK	\n"
        " cpsid i			\n"
        " bx lr				  "
        ::: "memory"
        );
}
 800472c:	46c0      	nop			; (mov r8, r8)
 800472e:	0018      	movs	r0, r3

08004730 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
    __asm volatile (
 8004730:	f380 8810 	msr	PRIMASK, r0
 8004734:	4770      	bx	lr
        " msr PRIMASK, r0	\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8004736:	46c0      	nop			; (mov r8, r8)
	...

08004740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004740:	f3ef 8009 	mrs	r0, PSP
 8004744:	4b0e      	ldr	r3, [pc, #56]	; (8004780 <pxCurrentTCBConst>)
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	3820      	subs	r0, #32
 800474a:	6010      	str	r0, [r2, #0]
 800474c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800474e:	4644      	mov	r4, r8
 8004750:	464d      	mov	r5, r9
 8004752:	4656      	mov	r6, sl
 8004754:	465f      	mov	r7, fp
 8004756:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004758:	b508      	push	{r3, lr}
 800475a:	b672      	cpsid	i
 800475c:	f7ff f98c 	bl	8003a78 <vTaskSwitchContext>
 8004760:	b662      	cpsie	i
 8004762:	bc0c      	pop	{r2, r3}
 8004764:	6811      	ldr	r1, [r2, #0]
 8004766:	6808      	ldr	r0, [r1, #0]
 8004768:	3010      	adds	r0, #16
 800476a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800476c:	46a0      	mov	r8, r4
 800476e:	46a9      	mov	r9, r5
 8004770:	46b2      	mov	sl, r6
 8004772:	46bb      	mov	fp, r7
 8004774:	f380 8809 	msr	PSP, r0
 8004778:	3820      	subs	r0, #32
 800477a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800477c:	4718      	bx	r3
 800477e:	46c0      	nop			; (mov r8, r8)

08004780 <pxCurrentTCBConst>:
 8004780:	20000154 	.word	0x20000154
        "	bx r3								\n"
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	  "
    );
}
 8004784:	46c0      	nop			; (mov r8, r8)
 8004786:	46c0      	nop			; (mov r8, r8)

08004788 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800478e:	f7ff ffc9 	bl	8004724 <ulSetInterruptMaskFromISR>
 8004792:	0003      	movs	r3, r0
 8004794:	607b      	str	r3, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004796:	f7ff f863 	bl	8003860 <xTaskIncrementTick>
 800479a:	1e03      	subs	r3, r0, #0
 800479c:	d003      	beq.n	80047a6 <SysTick_Handler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800479e:	4b06      	ldr	r3, [pc, #24]	; (80047b8 <SysTick_Handler+0x30>)
 80047a0:	2280      	movs	r2, #128	; 0x80
 80047a2:	0552      	lsls	r2, r2, #21
 80047a4:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	0018      	movs	r0, r3
 80047aa:	f7ff ffc1 	bl	8004730 <vClearInterruptMaskFromISR>
}
 80047ae:	46c0      	nop			; (mov r8, r8)
 80047b0:	46bd      	mov	sp, r7
 80047b2:	b002      	add	sp, #8
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	46c0      	nop			; (mov r8, r8)
 80047b8:	e000ed04 	.word	0xe000ed04

080047bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80047c0:	4b0b      	ldr	r3, [pc, #44]	; (80047f0 <vPortSetupTimerInterrupt+0x34>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80047c6:	4b0b      	ldr	r3, [pc, #44]	; (80047f4 <vPortSetupTimerInterrupt+0x38>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80047cc:	4b0a      	ldr	r3, [pc, #40]	; (80047f8 <vPortSetupTimerInterrupt+0x3c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	22fa      	movs	r2, #250	; 0xfa
 80047d2:	0091      	lsls	r1, r2, #2
 80047d4:	0018      	movs	r0, r3
 80047d6:	f7fb fc97 	bl	8000108 <__udivsi3>
 80047da:	0003      	movs	r3, r0
 80047dc:	001a      	movs	r2, r3
 80047de:	4b07      	ldr	r3, [pc, #28]	; (80047fc <vPortSetupTimerInterrupt+0x40>)
 80047e0:	3a01      	subs	r2, #1
 80047e2:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80047e4:	4b02      	ldr	r3, [pc, #8]	; (80047f0 <vPortSetupTimerInterrupt+0x34>)
 80047e6:	2207      	movs	r2, #7
 80047e8:	601a      	str	r2, [r3, #0]
}
 80047ea:	46c0      	nop			; (mov r8, r8)
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	e000e010 	.word	0xe000e010
 80047f4:	e000e018 	.word	0xe000e018
 80047f8:	20000000 	.word	0x20000000
 80047fc:	e000e014 	.word	0xe000e014

08004800 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b088      	sub	sp, #32
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8004808:	2300      	movs	r3, #0
 800480a:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800480c:	f7fe ff26 	bl	800365c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004810:	4b4a      	ldr	r3, [pc, #296]	; (800493c <pvPortMalloc+0x13c>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d101      	bne.n	800481c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004818:	f000 f8e6 	bl	80049e8 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d012      	beq.n	8004848 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8004822:	2208      	movs	r2, #8
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2107      	movs	r1, #7
 8004828:	400b      	ands	r3, r1
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	3308      	adds	r3, #8
 800482e:	613b      	str	r3, [r7, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	43db      	mvns	r3, r3
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	429a      	cmp	r2, r3
 8004838:	d804      	bhi.n	8004844 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	18d3      	adds	r3, r2, r3
 8004840:	607b      	str	r3, [r7, #4]
 8004842:	e001      	b.n	8004848 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8004844:	2300      	movs	r3, #0
 8004846:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	db68      	blt.n	8004920 <pvPortMalloc+0x120>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d065      	beq.n	8004920 <pvPortMalloc+0x120>
 8004854:	4b3a      	ldr	r3, [pc, #232]	; (8004940 <pvPortMalloc+0x140>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	429a      	cmp	r2, r3
 800485c:	d860      	bhi.n	8004920 <pvPortMalloc+0x120>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800485e:	4b39      	ldr	r3, [pc, #228]	; (8004944 <pvPortMalloc+0x144>)
 8004860:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8004862:	4b38      	ldr	r3, [pc, #224]	; (8004944 <pvPortMalloc+0x144>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004868:	e004      	b.n	8004874 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	429a      	cmp	r2, r3
 800487c:	d903      	bls.n	8004886 <pvPortMalloc+0x86>
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f1      	bne.n	800486a <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004886:	4b2d      	ldr	r3, [pc, #180]	; (800493c <pvPortMalloc+0x13c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	69fa      	ldr	r2, [r7, #28]
 800488c:	429a      	cmp	r2, r3
 800488e:	d047      	beq.n	8004920 <pvPortMalloc+0x120>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2208      	movs	r2, #8
 8004896:	189b      	adds	r3, r3, r2
 8004898:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	1ad2      	subs	r2, r2, r3
 80048aa:	2308      	movs	r3, #8
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d916      	bls.n	80048e0 <pvPortMalloc+0xe0>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80048b2:	69fa      	ldr	r2, [r7, #28]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	18d3      	adds	r3, r2, r3
 80048b8:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2207      	movs	r2, #7
 80048be:	4013      	ands	r3, r2
 80048c0:	d001      	beq.n	80048c6 <pvPortMalloc+0xc6>
 80048c2:	b672      	cpsid	i
 80048c4:	e7fe      	b.n	80048c4 <pvPortMalloc+0xc4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	1ad2      	subs	r2, r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	0018      	movs	r0, r3
 80048dc:	f000 f8de 	bl	8004a9c <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80048e0:	4b17      	ldr	r3, [pc, #92]	; (8004940 <pvPortMalloc+0x140>)
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	1ad2      	subs	r2, r2, r3
 80048ea:	4b15      	ldr	r3, [pc, #84]	; (8004940 <pvPortMalloc+0x140>)
 80048ec:	601a      	str	r2, [r3, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80048ee:	4b14      	ldr	r3, [pc, #80]	; (8004940 <pvPortMalloc+0x140>)
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	4b15      	ldr	r3, [pc, #84]	; (8004948 <pvPortMalloc+0x148>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d203      	bcs.n	8004902 <pvPortMalloc+0x102>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80048fa:	4b11      	ldr	r3, [pc, #68]	; (8004940 <pvPortMalloc+0x140>)
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	4b12      	ldr	r3, [pc, #72]	; (8004948 <pvPortMalloc+0x148>)
 8004900:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2280      	movs	r2, #128	; 0x80
 8004908:	0612      	lsls	r2, r2, #24
 800490a:	431a      	orrs	r2, r3
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	2200      	movs	r2, #0
 8004914:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004916:	4b0d      	ldr	r3, [pc, #52]	; (800494c <pvPortMalloc+0x14c>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	1c5a      	adds	r2, r3, #1
 800491c:	4b0b      	ldr	r3, [pc, #44]	; (800494c <pvPortMalloc+0x14c>)
 800491e:	601a      	str	r2, [r3, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004920:	f7fe fea8 	bl	8003674 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	2207      	movs	r2, #7
 8004928:	4013      	ands	r3, r2
 800492a:	d001      	beq.n	8004930 <pvPortMalloc+0x130>
 800492c:	b672      	cpsid	i
 800492e:	e7fe      	b.n	800492e <pvPortMalloc+0x12e>
    return pvReturn;
 8004930:	697b      	ldr	r3, [r7, #20]
}
 8004932:	0018      	movs	r0, r3
 8004934:	46bd      	mov	sp, r7
 8004936:	b008      	add	sp, #32
 8004938:	bd80      	pop	{r7, pc}
 800493a:	46c0      	nop			; (mov r8, r8)
 800493c:	20001c00 	.word	0x20001c00
 8004940:	20001c04 	.word	0x20001c04
 8004944:	20001bf8 	.word	0x20001bf8
 8004948:	20001c08 	.word	0x20001c08
 800494c:	20001c0c 	.word	0x20001c0c

08004950 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d039      	beq.n	80049d6 <vPortFree+0x86>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004962:	2308      	movs	r3, #8
 8004964:	425b      	negs	r3, r3
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	18d3      	adds	r3, r2, r3
 800496a:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	db01      	blt.n	800497c <vPortFree+0x2c>
 8004978:	b672      	cpsid	i
 800497a:	e7fe      	b.n	800497a <vPortFree+0x2a>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <vPortFree+0x38>
 8004984:	b672      	cpsid	i
 8004986:	e7fe      	b.n	8004986 <vPortFree+0x36>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	0fdb      	lsrs	r3, r3, #31
 800498e:	1c1a      	adds	r2, r3, #0
 8004990:	2301      	movs	r3, #1
 8004992:	4013      	ands	r3, r2
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d01d      	beq.n	80049d6 <vPortFree+0x86>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d119      	bne.n	80049d6 <vPortFree+0x86>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	005b      	lsls	r3, r3, #1
 80049a8:	085a      	lsrs	r2, r3, #1
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80049ae:	f7fe fe55 	bl	800365c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	685a      	ldr	r2, [r3, #4]
 80049b6:	4b0a      	ldr	r3, [pc, #40]	; (80049e0 <vPortFree+0x90>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	18d2      	adds	r2, r2, r3
 80049bc:	4b08      	ldr	r3, [pc, #32]	; (80049e0 <vPortFree+0x90>)
 80049be:	601a      	str	r2, [r3, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	0018      	movs	r0, r3
 80049c4:	f000 f86a 	bl	8004a9c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80049c8:	4b06      	ldr	r3, [pc, #24]	; (80049e4 <vPortFree+0x94>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	1c5a      	adds	r2, r3, #1
 80049ce:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <vPortFree+0x94>)
 80049d0:	601a      	str	r2, [r3, #0]
                }
                ( void ) xTaskResumeAll();
 80049d2:	f7fe fe4f 	bl	8003674 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80049d6:	46c0      	nop			; (mov r8, r8)
 80049d8:	46bd      	mov	sp, r7
 80049da:	b004      	add	sp, #16
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	46c0      	nop			; (mov r8, r8)
 80049e0:	20001c04 	.word	0x20001c04
 80049e4:	20001c10 	.word	0x20001c10

080049e8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049ee:	4b25      	ldr	r3, [pc, #148]	; (8004a84 <prvHeapInit+0x9c>)
 80049f0:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80049f2:	4b25      	ldr	r3, [pc, #148]	; (8004a88 <prvHeapInit+0xa0>)
 80049f4:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2207      	movs	r2, #7
 80049fa:	4013      	ands	r3, r2
 80049fc:	d00c      	beq.n	8004a18 <prvHeapInit+0x30>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	3307      	adds	r3, #7
 8004a02:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2207      	movs	r2, #7
 8004a08:	4393      	bics	r3, r2
 8004a0a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004a0c:	68ba      	ldr	r2, [r7, #8]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	1ad2      	subs	r2, r2, r3
 8004a12:	4b1d      	ldr	r3, [pc, #116]	; (8004a88 <prvHeapInit+0xa0>)
 8004a14:	18d3      	adds	r3, r2, r3
 8004a16:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a1c:	4b1b      	ldr	r3, [pc, #108]	; (8004a8c <prvHeapInit+0xa4>)
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	601a      	str	r2, [r3, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004a22:	4b1a      	ldr	r3, [pc, #104]	; (8004a8c <prvHeapInit+0xa4>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	18d3      	adds	r3, r2, r3
 8004a2e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004a30:	2208      	movs	r2, #8
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1a9b      	subs	r3, r3, r2
 8004a36:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2207      	movs	r2, #7
 8004a3c:	4393      	bics	r3, r2
 8004a3e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	4b13      	ldr	r3, [pc, #76]	; (8004a90 <prvHeapInit+0xa8>)
 8004a44:	601a      	str	r2, [r3, #0]
    pxEnd->xBlockSize = 0;
 8004a46:	4b12      	ldr	r3, [pc, #72]	; (8004a90 <prvHeapInit+0xa8>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004a4e:	4b10      	ldr	r3, [pc, #64]	; (8004a90 <prvHeapInit+0xa8>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2200      	movs	r2, #0
 8004a54:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	1ad2      	subs	r2, r2, r3
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a64:	4b0a      	ldr	r3, [pc, #40]	; (8004a90 <prvHeapInit+0xa8>)
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	4b08      	ldr	r3, [pc, #32]	; (8004a94 <prvHeapInit+0xac>)
 8004a72:	601a      	str	r2, [r3, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685a      	ldr	r2, [r3, #4]
 8004a78:	4b07      	ldr	r3, [pc, #28]	; (8004a98 <prvHeapInit+0xb0>)
 8004a7a:	601a      	str	r2, [r3, #0]
}
 8004a7c:	46c0      	nop			; (mov r8, r8)
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	b004      	add	sp, #16
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	00001964 	.word	0x00001964
 8004a88:	20000294 	.word	0x20000294
 8004a8c:	20001bf8 	.word	0x20001bf8
 8004a90:	20001c00 	.word	0x20001c00
 8004a94:	20001c08 	.word	0x20001c08
 8004a98:	20001c04 	.word	0x20001c04

08004a9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004aa4:	4b27      	ldr	r3, [pc, #156]	; (8004b44 <prvInsertBlockIntoFreeList+0xa8>)
 8004aa6:	60fb      	str	r3, [r7, #12]
 8004aa8:	e002      	b.n	8004ab0 <prvInsertBlockIntoFreeList+0x14>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	60fb      	str	r3, [r7, #12]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d8f7      	bhi.n	8004aaa <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	18d3      	adds	r3, r2, r3
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d108      	bne.n	8004ade <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	18d2      	adds	r2, r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	18d2      	adds	r2, r2, r3
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d118      	bne.n	8004b24 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	4b14      	ldr	r3, [pc, #80]	; (8004b48 <prvInsertBlockIntoFreeList+0xac>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d00d      	beq.n	8004b1a <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685a      	ldr	r2, [r3, #4]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	18d2      	adds	r2, r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	601a      	str	r2, [r3, #0]
 8004b18:	e008      	b.n	8004b2c <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b1a:	4b0b      	ldr	r3, [pc, #44]	; (8004b48 <prvInsertBlockIntoFreeList+0xac>)
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	601a      	str	r2, [r3, #0]
 8004b22:	e003      	b.n	8004b2c <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d002      	beq.n	8004b3a <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004b3a:	46c0      	nop			; (mov r8, r8)
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	b004      	add	sp, #16
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	46c0      	nop			; (mov r8, r8)
 8004b44:	20001bf8 	.word	0x20001bf8
 8004b48:	20001c00 	.word	0x20001c00

08004b4c <__libc_init_array>:
 8004b4c:	b570      	push	{r4, r5, r6, lr}
 8004b4e:	2600      	movs	r6, #0
 8004b50:	4d0c      	ldr	r5, [pc, #48]	; (8004b84 <__libc_init_array+0x38>)
 8004b52:	4c0d      	ldr	r4, [pc, #52]	; (8004b88 <__libc_init_array+0x3c>)
 8004b54:	1b64      	subs	r4, r4, r5
 8004b56:	10a4      	asrs	r4, r4, #2
 8004b58:	42a6      	cmp	r6, r4
 8004b5a:	d109      	bne.n	8004b70 <__libc_init_array+0x24>
 8004b5c:	2600      	movs	r6, #0
 8004b5e:	f000 f82b 	bl	8004bb8 <_init>
 8004b62:	4d0a      	ldr	r5, [pc, #40]	; (8004b8c <__libc_init_array+0x40>)
 8004b64:	4c0a      	ldr	r4, [pc, #40]	; (8004b90 <__libc_init_array+0x44>)
 8004b66:	1b64      	subs	r4, r4, r5
 8004b68:	10a4      	asrs	r4, r4, #2
 8004b6a:	42a6      	cmp	r6, r4
 8004b6c:	d105      	bne.n	8004b7a <__libc_init_array+0x2e>
 8004b6e:	bd70      	pop	{r4, r5, r6, pc}
 8004b70:	00b3      	lsls	r3, r6, #2
 8004b72:	58eb      	ldr	r3, [r5, r3]
 8004b74:	4798      	blx	r3
 8004b76:	3601      	adds	r6, #1
 8004b78:	e7ee      	b.n	8004b58 <__libc_init_array+0xc>
 8004b7a:	00b3      	lsls	r3, r6, #2
 8004b7c:	58eb      	ldr	r3, [r5, r3]
 8004b7e:	4798      	blx	r3
 8004b80:	3601      	adds	r6, #1
 8004b82:	e7f2      	b.n	8004b6a <__libc_init_array+0x1e>
 8004b84:	08004cd4 	.word	0x08004cd4
 8004b88:	08004cd4 	.word	0x08004cd4
 8004b8c:	08004cd4 	.word	0x08004cd4
 8004b90:	08004cd8 	.word	0x08004cd8

08004b94 <memcpy>:
 8004b94:	2300      	movs	r3, #0
 8004b96:	b510      	push	{r4, lr}
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d100      	bne.n	8004b9e <memcpy+0xa>
 8004b9c:	bd10      	pop	{r4, pc}
 8004b9e:	5ccc      	ldrb	r4, [r1, r3]
 8004ba0:	54c4      	strb	r4, [r0, r3]
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	e7f8      	b.n	8004b98 <memcpy+0x4>

08004ba6 <memset>:
 8004ba6:	0003      	movs	r3, r0
 8004ba8:	1882      	adds	r2, r0, r2
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d100      	bne.n	8004bb0 <memset+0xa>
 8004bae:	4770      	bx	lr
 8004bb0:	7019      	strb	r1, [r3, #0]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	e7f9      	b.n	8004baa <memset+0x4>
	...

08004bb8 <_init>:
 8004bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bba:	46c0      	nop			; (mov r8, r8)
 8004bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bbe:	bc08      	pop	{r3}
 8004bc0:	469e      	mov	lr, r3
 8004bc2:	4770      	bx	lr

08004bc4 <_fini>:
 8004bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bc6:	46c0      	nop			; (mov r8, r8)
 8004bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bca:	bc08      	pop	{r3}
 8004bcc:	469e      	mov	lr, r3
 8004bce:	4770      	bx	lr
