INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Achitech/vivado/PR_5/PR_5.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Achitech/vivado/PR_5/PR_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
