// --- testbench ---
./sim/tb/sfp_row_dualcore_tb.v

// --- SFP row (two instances) ---
./verilog/sfp_row.v

// --- memory ---
./verilog/memory/fifo_depth16.v
./verilog/memory/fifo_mux_16_1.v
./verilog/memory/fifo_mux_8_1.v
./verilog/memory/fifo_mux_2_1.v
