%TF.GenerationSoftware,KiCad,Pcbnew,8.0.4*%
%TF.CreationDate,2024-09-09T15:41:35+02:00*%
%TF.ProjectId,Main Memory Enable,4d61696e-204d-4656-9d6f-727920456e61,V0*%
%TF.SameCoordinates,PX54c81a0PY37b6b20*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.4) date 2024-09-09 15:41:35*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10RoundRect,0.400000X-0.400000X-0.400000X0.400000X-0.400000X0.400000X0.400000X-0.400000X0.400000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD13C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD14C,0.380000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD15C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J2,1,Pin_1*%
%TO.N,5V*%
X0Y0D03*
D11*
%TO.P,J2,2,Pin_2*%
%TO.N,unconnected-(J2-Pin_2-Pad2)*%
X0Y-2540000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,unconnected-(J2-Pin_3-Pad3)*%
X0Y-5080000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,~{Main}0*%
X0Y-7620000D03*
D12*
%TO.P,J2,5,Pin_5*%
%TO.N,GND*%
X0Y-10160000D03*
D11*
%TO.P,J2,6,Pin_6*%
%TO.N,~{Main}1*%
X0Y-12700000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,~{Main}2*%
X0Y-15240000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,~{Main}3*%
X0Y-17780000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,~{Main}4*%
X0Y-20320000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,~{Main}5*%
X0Y-22860000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,~{Main}6*%
X0Y-25400000D03*
D12*
%TO.P,J2,12,Pin_12*%
%TO.N,GND*%
X0Y-27940000D03*
D11*
%TO.P,J2,13,Pin_13*%
%TO.N,~{Main}7*%
X0Y-30480000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,unconnected-(J2-Pin_14-Pad14)*%
X0Y-33020000D03*
%TO.P,J2,15,Pin_15*%
%TO.N,~{Reset}*%
X0Y-35560000D03*
%TO.P,J2,16,Pin_16*%
%TO.N,~{Set Contention}*%
X0Y-38100000D03*
D10*
%TO.P,J2,17,Pin_17*%
%TO.N,5V*%
X15240000Y-38100000D03*
D11*
%TO.P,J2,18,Pin_18*%
%TO.N,unconnected-(J2-Pin_18-Pad18)*%
X15240000Y-35560000D03*
%TO.P,J2,19,Pin_19*%
%TO.N,~{Contention}*%
X15240000Y-33020000D03*
%TO.P,J2,20,Pin_20*%
%TO.N,unconnected-(J2-Pin_20-Pad20)*%
X15240000Y-30480000D03*
D12*
%TO.P,J2,21,Pin_21*%
%TO.N,GND*%
X15240000Y-27940000D03*
D11*
%TO.P,J2,22,Pin_22*%
%TO.N,unconnected-(J2-Pin_22-Pad22)*%
X15240000Y-25400000D03*
%TO.P,J2,23,Pin_23*%
%TO.N,unconnected-(J2-Pin_23-Pad23)*%
X15240000Y-22860000D03*
%TO.P,J2,24,Pin_24*%
%TO.N,unconnected-(J2-Pin_24-Pad24)*%
X15240000Y-20320000D03*
%TO.P,J2,25,Pin_25*%
%TO.N,unconnected-(J2-Pin_25-Pad25)*%
X15240000Y-17780000D03*
%TO.P,J2,26,Pin_26*%
%TO.N,unconnected-(J2-Pin_26-Pad26)*%
X15240000Y-15240000D03*
%TO.P,J2,27,Pin_27*%
%TO.N,unconnected-(J2-Pin_27-Pad27)*%
X15240000Y-12700000D03*
D12*
%TO.P,J2,28,Pin_28*%
%TO.N,GND*%
X15240000Y-10160000D03*
D11*
%TO.P,J2,29,Pin_29*%
%TO.N,~{Main Memory}*%
X15240000Y-7620000D03*
%TO.P,J2,30,Pin_30*%
%TO.N,unconnected-(J2-Pin_30-Pad30)*%
X15240000Y-5080000D03*
%TO.P,J2,31,Pin_31*%
%TO.N,unconnected-(J2-Pin_31-Pad31)*%
X15240000Y-2540000D03*
%TO.P,J2,32,Pin_32*%
%TO.N,3.3V*%
X15240000Y0D03*
%TD*%
D13*
%TO.N,5V*%
X9570000Y-16588000D03*
X9525000Y-14605000D03*
%TO.N,/~{Pre-Main Memory}*%
X7454207Y-5311000D03*
X4953000Y-14351000D03*
%TO.N,GND*%
X3429000Y-14986000D03*
X3301992Y-10668000D03*
%TO.N,3.3V*%
X9076004Y-30920004D03*
X10922000Y-5715000D03*
X10922000Y-12065000D03*
%TO.N,GND*%
X4961382Y-8201956D03*
X5334000Y-3302000D03*
X9017000Y-13589000D03*
%TO.N,5V*%
X8509000Y-9779000D03*
X7112000Y-3302000D03*
X12065000Y-9017002D03*
%TO.N,GND*%
X8001000Y-32258000D03*
%TO.N,/Contention*%
X4318000Y-3810000D03*
X6223000Y-37465000D03*
%TO.N,GND*%
X6096000Y-39007000D03*
X8001000Y-38481000D03*
%TO.N,~{Contention}*%
X12446000Y-39116000D03*
%TO.N,~{Main}3*%
X3318370Y-22824975D03*
X3049499Y-28047079D03*
%TO.N,~{Main}2*%
X4572000Y-28067002D03*
X6107996Y-21590000D03*
%TO.N,~{Main}1*%
X6223000Y-20447000D03*
X5738972Y-28021223D03*
%TO.N,~{Main}0*%
X6787507Y-28076711D03*
X6096000Y-9271000D03*
X6350000Y-19304000D03*
%TO.N,~{Main}6*%
X3293731Y-21785205D03*
%TO.N,GND*%
X7608000Y-26797000D03*
X7670000Y-18161000D03*
%TO.N,/Pre-Main Memory*%
X2540003Y-13461997D03*
X1790000Y-21082000D03*
%TD*%
D14*
%TO.N,GND*%
X16577999Y-4512999D02*
X16577999Y-8822001D01*
X15875000Y-3810000D02*
X16577999Y-4512999D01*
X13335000Y-3810000D02*
X15875000Y-3810000D01*
X11811000Y-2286000D02*
X13335000Y-3810000D01*
X16577999Y-8822001D02*
X15240000Y-10160000D01*
X6350000Y-2286000D02*
X11811000Y-2286000D01*
X5334000Y-3302000D02*
X6350000Y-2286000D01*
D15*
%TO.N,~{Contention}*%
X12446000Y-35814000D02*
X12446000Y-39116000D01*
X15240000Y-33020000D02*
X12446000Y-35814000D01*
D14*
%TO.N,5V*%
X9525000Y-16543000D02*
X9570000Y-16588000D01*
X9525000Y-14605000D02*
X9525000Y-16543000D01*
%TO.N,GND*%
X7670000Y-14936000D02*
X9017000Y-13589000D01*
X7670000Y-18161000D02*
X7670000Y-14936000D01*
X7748000Y-18239000D02*
X7670000Y-18161000D01*
X7608000Y-26797000D02*
X7748000Y-26657000D01*
X7748000Y-26657000D02*
X7748000Y-18239000D01*
X7475000Y-39007000D02*
X6096000Y-39007000D01*
X8001000Y-38481000D02*
X7475000Y-39007000D01*
D15*
%TO.N,/Pre-Main Memory*%
X1790000Y-14212000D02*
X2540003Y-13461997D01*
X1790000Y-21082000D02*
X1790000Y-14212000D01*
D14*
%TO.N,3.3V*%
X9076004Y-18736996D02*
X9076004Y-30920004D01*
X10922000Y-16891000D02*
X9076004Y-18736996D01*
X10922000Y-12065000D02*
X10922000Y-16891000D01*
%TO.N,5V*%
X12065000Y-9365000D02*
X12065000Y-9017002D01*
X14050000Y-11350000D02*
X12065000Y-9365000D01*
X16430000Y-11858000D02*
X15922000Y-11350000D01*
X16430000Y-36910000D02*
X16430000Y-11858000D01*
X15240000Y-38100000D02*
X16430000Y-36910000D01*
X15922000Y-11350000D02*
X14050000Y-11350000D01*
D15*
%TO.N,/~{Pre-Main Memory}*%
X7454207Y-6769793D02*
X7454207Y-5311000D01*
X4953000Y-9271000D02*
X7454207Y-6769793D01*
X4953000Y-14351000D02*
X4953000Y-9271000D01*
D14*
%TO.N,GND*%
X3429000Y-10795008D02*
X3301992Y-10668000D01*
X3429000Y-14986000D02*
X3429000Y-10795008D01*
%TO.N,5V*%
X8509000Y-4699000D02*
X8509000Y-9779000D01*
%TO.N,GND*%
X5334000Y-7829338D02*
X4961382Y-8201956D01*
X5334000Y-3302000D02*
X5334000Y-7829338D01*
D15*
%TO.N,/Contention*%
X4203000Y-15272661D02*
X4203000Y-3925000D01*
X4068370Y-27360468D02*
X4068370Y-15407291D01*
D14*
%TO.N,5V*%
X7112000Y-3302000D02*
X8509000Y-4699000D01*
D15*
%TO.N,/Contention*%
X4203000Y-3925000D02*
X4318000Y-3810000D01*
X3799499Y-27629339D02*
X4068370Y-27360468D01*
X4068370Y-15407291D02*
X4203000Y-15272661D01*
X3799499Y-35041499D02*
X3799499Y-27629339D01*
X6223000Y-37465000D02*
X3799499Y-35041499D01*
D14*
%TO.N,GND*%
X10922000Y-32258000D02*
X15240000Y-27940000D01*
X8001000Y-32258000D02*
X10922000Y-32258000D01*
%TO.N,3.3V*%
X10922000Y-12065000D02*
X10922000Y-5715000D01*
%TO.N,GND*%
X8001000Y-32258000D02*
X8001000Y-27190000D01*
X8001000Y-27190000D02*
X7608000Y-26797000D01*
D15*
%TO.N,~{Main}2*%
X4549491Y-23148505D02*
X4549491Y-28044493D01*
X6107996Y-21590000D02*
X4549491Y-23148505D01*
X4549491Y-28044493D02*
X4572000Y-28067002D01*
%TO.N,~{Main}0*%
X6787507Y-25655179D02*
X6787507Y-28076711D01*
X7258000Y-25184686D02*
X6787507Y-25655179D01*
X7258000Y-20212000D02*
X7258000Y-25184686D01*
%TO.N,~{Main}1*%
X5738972Y-26138028D02*
X5738972Y-28021223D01*
X6858000Y-21082000D02*
X6858000Y-25019000D01*
%TO.N,~{Main}0*%
X6350000Y-19304000D02*
X7258000Y-20212000D01*
%TO.N,~{Main}1*%
X6223000Y-20447000D02*
X6858000Y-21082000D01*
X6858000Y-25019000D02*
X5738972Y-26138028D01*
%TO.N,~{Main}3*%
X3318370Y-27778208D02*
X3049499Y-28047079D01*
X3318370Y-22824975D02*
X3318370Y-27778208D01*
%TO.N,~{Main}6*%
X0Y-25078936D02*
X3293731Y-21785205D01*
%TO.N,~{Main}0*%
X6350000Y-9525000D02*
X6096000Y-9271000D01*
X6350000Y-19304000D02*
X6350000Y-9525000D01*
%TD*%
M02*
