# Reading pref.tcl
# do C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/Ouah/OuahSim/OuahSim.mdo
# Loading project OuahSim
# Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 18:39:12 on May 28,2023
# vcom -reportprogress 300 -work work C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/Ouah/source/impl_1/ouah.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package gonogo_types
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ouah
# -- Compiling architecture tick of ouah
# End time: 18:39:13 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -lib work -L pmi_work -L ovi_ice40up ouah 
# Start time: 18:39:13 on May 28,2023
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.ouah(tick)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ouah
quit
# End time: 18:40:06 on May 28,2023, Elapsed time: 0:00:53
# Errors: 0, Warnings: 5
