0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.srcs/sim_2/new/ALU_test.sv,1585795836,systemVerilog,,,,ALU_test,,,,,,,,
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/alu.sv,1585790155,systemVerilog,,C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.srcs/sim_2/new/ALU_test.sv,,alu,,,,,,,,
