[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 200000
Simulation Instructions: 500000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Warmup finished CPU 0 instructions: 200001 cycles: 64012 cumulative IPC: 3.124 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 200001 cycles: 64012 cumulative IPC: 3.124 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 500001 cycles: 370660 cumulative IPC: 1.349 (Simulation time: 00 hr 00 min 13 sec)
Simulation complete CPU 0 instructions: 500001 cycles: 370660 cumulative IPC: 1.349 (Simulation time: 00 hr 00 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/ChampSim Traces/600.perlbench_s-210B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.349 instructions: 500001 cycles: 370660
CPU 0 Branch Prediction Accuracy: 97.29% MPKI: 4.094 Average ROB Occupancy at Mispredict: 110.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.102
BRANCH_INDIRECT: 0.028
BRANCH_CONDITIONAL: 3.76
BRANCH_DIRECT_CALL: 0.06
BRANCH_INDIRECT_CALL: 0.06
BRANCH_RETURN: 0.084

cpu0->cpu0_STLB TOTAL        ACCESS:        473 HIT:        339 MISS:        134 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:        473 HIT:        339 MISS:        134 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 473.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:        946 HIT:         89 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:        764 HIT:         70 MISS:        694 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:         32 HIT:          5 MISS:         27 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:         12 HIT:         12 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        138 HIT:          2 MISS:        136 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 192.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:      21224 HIT:      20921 MISS:        303 MSHR_MERGE:         31
cpu0->cpu0_L1I LOAD         ACCESS:      21224 HIT:      20921 MISS:        303 MSHR_MERGE:         31
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 178.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:     154809 HIT:     153560 MISS:       1249 MSHR_MERGE:        587
cpu0->cpu0_L1D LOAD         ACCESS:      67309 HIT:      66367 MISS:        942 MSHR_MERGE:        450
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:      87326 HIT:      87157 MISS:        169 MSHR_MERGE:        137
cpu0->cpu0_L1D TRANSLATION  ACCESS:        174 HIT:         36 MISS:        138 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 188.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:      19592 HIT:      19556 MISS:         36 MSHR_MERGE:         12
cpu0->cpu0_ITLB LOAD         ACCESS:      19592 HIT:      19556 MISS:         36 MSHR_MERGE:         12
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 270.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:     139060 HIT:     138369 MISS:        691 MSHR_MERGE:        242
cpu0->cpu0_DTLB LOAD         ACCESS:     139060 HIT:     138369 MISS:        691 MSHR_MERGE:        242
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 132.5 cycles
cpu0->LLC TOTAL        ACCESS:        857 HIT:          0 MISS:        857 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:        694 HIT:          0 MISS:        694 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         27 HIT:          0 MISS:         27 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        136 HIT:          0 MISS:        136 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 176.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          5
  ROW_BUFFER_MISS:        852
  AVG DBUS CONGESTED CYCLE: 2.745
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:         31
