{
  "module_name": "ax88796c_main.h",
  "hash_id": "1e69bd2e41e05ad489d0d8ad8c9f9ab32ed6303da7dad70545d7433133f92f4b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/asix/ax88796c_main.h",
  "human_readable_source": " \n \n\n#ifndef _AX88796C_MAIN_H\n#define _AX88796C_MAIN_H\n\n#include <linux/netdevice.h>\n#include <linux/mii.h>\n\n#include \"ax88796c_spi.h\"\n\n \n#define DRV_NAME\t\"ax88796c\"\n#define ADP_NAME\t\"ASIX AX88796C SPI Ethernet Adapter\"\n\n#define TX_QUEUE_HIGH_WATER\t\t45\t \n#define TX_QUEUE_LOW_WATER\t\t20\t \n\n#define AX88796C_REGDUMP_LEN\t\t256\n#define AX88796C_PHY_REGDUMP_LEN\t14\n#define AX88796C_PHY_ID\t\t\t0x10\n\n#define TX_OVERHEAD\t\t\t8\n#define TX_EOP_SIZE\t\t\t4\n\n#define AX_MCAST_FILTER_SIZE\t\t8\n#define AX_MAX_MCAST\t\t\t64\n#define AX_MAX_CLK                      80000000\n#define TX_HDR_SOP_DICF\t\t\t0x8000\n#define TX_HDR_SOP_CPHI\t\t\t0x4000\n#define TX_HDR_SOP_INT\t\t\t0x2000\n#define TX_HDR_SOP_MDEQ\t\t\t0x1000\n#define TX_HDR_SOP_PKTLEN\t\t0x07FF\n#define TX_HDR_SOP_SEQNUM\t\t0xF800\n#define TX_HDR_SOP_PKTLENBAR\t\t0x07FF\n\n#define TX_HDR_SEG_FS\t\t\t0x8000\n#define TX_HDR_SEG_LS\t\t\t0x4000\n#define TX_HDR_SEG_SEGNUM\t\t0x3800\n#define TX_HDR_SEG_SEGLEN\t\t0x0700\n#define TX_HDR_SEG_EOFST\t\t0xC000\n#define TX_HDR_SEG_SOFST\t\t0x3800\n#define TX_HDR_SEG_SEGLENBAR\t\t0x07FF\n\n#define TX_HDR_EOP_SEQNUM\t\t0xF800\n#define TX_HDR_EOP_PKTLEN\t\t0x07FF\n#define TX_HDR_EOP_SEQNUMBAR\t\t0xF800\n#define TX_HDR_EOP_PKTLENBAR\t\t0x07FF\n\n \n#define RX_HDR1_MCBC\t\t\t0x8000\n#define RX_HDR1_STUFF_PKT\t\t0x4000\n#define RX_HDR1_MII_ERR\t\t\t0x2000\n#define RX_HDR1_CRC_ERR\t\t\t0x1000\n#define RX_HDR1_PKT_LEN\t\t\t0x07FF\n\n#define RX_HDR2_SEQ_NUM\t\t\t0xF800\n#define RX_HDR2_PKT_LEN_BAR\t\t0x7FFF\n\n#define RX_HDR3_PE\t\t\t0x8000\n#define RX_HDR3_L3_TYPE_IPV4V6\t\t0x6000\n#define RX_HDR3_L3_TYPE_IP\t\t0x4000\n#define RX_HDR3_L3_TYPE_IPV6\t\t0x2000\n#define RX_HDR3_L4_TYPE_ICMPV6\t\t0x1400\n#define RX_HDR3_L4_TYPE_TCP\t\t0x1000\n#define RX_HDR3_L4_TYPE_IGMP\t\t0x0c00\n#define RX_HDR3_L4_TYPE_ICMP\t\t0x0800\n#define RX_HDR3_L4_TYPE_UDP\t\t0x0400\n#define RX_HDR3_L3_ERR\t\t\t0x0200\n#define RX_HDR3_L4_ERR\t\t\t0x0100\n#define RX_HDR3_PRIORITY(x)\t\t((x) << 4)\n#define RX_HDR3_STRIP\t\t\t0x0008\n#define RX_HDR3_VLAN_ID\t\t\t0x0007\n\nstruct ax88796c_pcpu_stats {\n\tu64_stats_t rx_packets;\n\tu64_stats_t rx_bytes;\n\tu64_stats_t tx_packets;\n\tu64_stats_t tx_bytes;\n\tstruct u64_stats_sync syncp;\n\tu32 rx_dropped;\n\tu32 tx_dropped;\n\tu32 rx_frame_errors;\n\tu32 rx_crc_errors;\n};\n\nstruct ax88796c_device {\n\tstruct spi_device\t*spi;\n\tstruct net_device\t*ndev;\n\tstruct ax88796c_pcpu_stats __percpu *stats;\n\n\tstruct work_struct\tax_work;\n\n\tstruct mutex\t\tspi_lock;  \n\n\tstruct sk_buff_head\ttx_wait_q;\n\n\tstruct axspi_data\tax_spi;\n\n\tstruct mii_bus\t\t*mdiobus;\n\tstruct phy_device\t*phydev;\n\n\tint\t\t\tmsg_enable;\n\n\tu16\t\t\tseq_num;\n\n\tu8\t\t\tmulti_filter[AX_MCAST_FILTER_SIZE];\n\n\tint\t\t\tlink;\n\tint\t\t\tspeed;\n\tint\t\t\tduplex;\n\tint\t\t\tpause;\n\tint\t\t\tasym_pause;\n\tint\t\t\tflowctrl;\n\t\t#define AX_FC_NONE\t\t0\n\t\t#define AX_FC_RX\t\tBIT(0)\n\t\t#define AX_FC_TX\t\tBIT(1)\n\t\t#define AX_FC_ANEG\t\tBIT(2)\n\n\tu32\t\t\tpriv_flags;\n\t\t#define AX_CAP_COMP\t\tBIT(0)\n\t\t#define AX_PRIV_FLAGS_MASK\t(AX_CAP_COMP)\n\n\tunsigned long\t\tflags;\n\t\t#define EVENT_INTR\t\t0\n\t\t#define EVENT_TX\t\t1\n\t\t#define EVENT_SET_MULTI\t\t2\n\n};\n\n#define to_ax88796c_device(ndev) ((struct ax88796c_device *)netdev_priv(ndev))\n\nenum skb_state {\n\tillegal = 0,\n\ttx_done,\n\trx_done,\n\trx_err,\n};\n\nstruct skb_data {\n\tenum skb_state state;\n\tsize_t len;\n};\n\n \n\t \n#define P0_PSR\t\t(0x00)\n\t#define PSR_DEV_READY\t\tBIT(7)\n\t#define PSR_RESET\t\t(0 << 15)\n\t#define PSR_RESET_CLR\t\tBIT(15)\n#define P0_BOR\t\t(0x02)\n#define P0_FER\t\t(0x04)\n\t#define FER_IPALM\t\tBIT(0)\n\t#define FER_DCRC\t\tBIT(1)\n\t#define FER_RH3M\t\tBIT(2)\n\t#define FER_HEADERSWAP\t\tBIT(7)\n\t#define FER_WSWAP\t\tBIT(8)\n\t#define FER_BSWAP\t\tBIT(9)\n\t#define FER_INTHI\t\tBIT(10)\n\t#define FER_INTLO\t\t(0 << 10)\n\t#define FER_IRQ_PULL\t\tBIT(11)\n\t#define FER_RXEN\t\tBIT(14)\n\t#define FER_TXEN\t\tBIT(15)\n#define P0_ISR\t\t(0x06)\n\t#define ISR_RXPKT\t\tBIT(0)\n\t#define ISR_MDQ\t\t\tBIT(4)\n\t#define ISR_TXT\t\t\tBIT(5)\n\t#define ISR_TXPAGES\t\tBIT(6)\n\t#define ISR_TXERR\t\tBIT(8)\n\t#define ISR_LINK\t\tBIT(9)\n#define P0_IMR\t\t(0x08)\n\t#define IMR_RXPKT\t\tBIT(0)\n\t#define IMR_MDQ\t\t\tBIT(4)\n\t#define IMR_TXT\t\t\tBIT(5)\n\t#define IMR_TXPAGES\t\tBIT(6)\n\t#define IMR_TXERR\t\tBIT(8)\n\t#define IMR_LINK\t\tBIT(9)\n\t#define IMR_MASKALL\t\t(0xFFFF)\n\t#define IMR_DEFAULT\t\t(IMR_TXERR)\n#define P0_WFCR\t\t(0x0A)\n\t#define WFCR_PMEIND\t\tBIT(0)  \n\t#define WFCR_PMETYPE\t\tBIT(1)  \n\t#define WFCR_PMEPOL\t\tBIT(2)  \n\t#define WFCR_PMERST\t\tBIT(3)  \n\t#define WFCR_SLEEP\t\tBIT(4)  \n\t#define WFCR_WAKEUP\t\tBIT(5)  \n\t#define WFCR_WAITEVENT\t\tBIT(6)  \n\t#define WFCR_CLRWAKE\t\tBIT(7)  \n\t#define WFCR_LINKCH\t\tBIT(8)  \n\t#define WFCR_MAGICP\t\tBIT(9)  \n\t#define WFCR_WAKEF\t\tBIT(10)  \n\t#define WFCR_PMEEN\t\tBIT(11)  \n\t#define WFCR_LINKCHS\t\tBIT(12)  \n\t#define WFCR_MAGICPS\t\tBIT(13)  \n\t#define WFCR_WAKEFS\t\tBIT(14)  \n\t#define WFCR_PMES\t\tBIT(15)  \n#define P0_PSCR\t\t(0x0C)\n\t#define PSCR_PS_MASK\t\t(0xFFF0)\n\t#define PSCR_PS_D0\t\t(0)\n\t#define PSCR_PS_D1\t\tBIT(0)\n\t#define PSCR_PS_D2\t\tBIT(1)\n\t#define PSCR_FPS\t\tBIT(3)  \n\t#define PSCR_SWPS\t\tBIT(4)  \n\t\t\t\t\t\t  \n\t#define PSCR_WOLPS\t\tBIT(5)  \n\t#define PSCR_SWWOL\t\tBIT(6)  \n\t\t\t\t\t\t  \n\t#define PSCR_PHYOSC\t\tBIT(7)  \n\t#define PSCR_FOFEF\t\tBIT(8)  \n\t#define PSCR_FOF\t\tBIT(9)  \n\t#define PSCR_PHYPD\t\tBIT(10)  \n\t\t\t\t\t\t   \n\t#define PSCR_PHYRST\t\tBIT(11)  \n\t\t\t\t\t\t   \n\t#define PSCR_PHYCSIL\t\tBIT(12)  \n\t#define PSCR_PHYCOFF\t\tBIT(13)  \n\t#define PSCR_PHYLINK\t\tBIT(14)  \n\t#define PSCR_EEPOK\t\tBIT(15)  \n#define P0_MACCR\t(0x0E)\n\t#define MACCR_RXEN\t\tBIT(0)  \n\t#define MACCR_DUPLEX_FULL\tBIT(1)  \n\t#define MACCR_SPEED_100\t\tBIT(2)  \n\t#define MACCR_RXFC_ENABLE\tBIT(3)\n\t#define MACCR_RXFC_MASK\t\t0xFFF7\n\t#define MACCR_TXFC_ENABLE\tBIT(4)\n\t#define MACCR_TXFC_MASK\t\t0xFFEF\n\t#define MACCR_PSI\t\tBIT(6)  \n\t\t\t\t\t        \n\t#define MACCR_PF\t\tBIT(7)\n\t#define MACCR_PMM_BITS\t\t8\n\t#define MACCR_PMM_MASK\t\t(0x1F00)\n\t#define MACCR_PMM_RESET\t\tBIT(8)\n\t#define MACCR_PMM_WAIT\t\t(2 << 8)\n\t#define MACCR_PMM_READY\t\t(3 << 8)\n\t#define MACCR_PMM_D1\t\t(4 << 8)\n\t#define MACCR_PMM_D2\t\t(5 << 8)\n\t#define MACCR_PMM_WAKE\t\t(7 << 8)\n\t#define MACCR_PMM_D1_WAKE\t(8 << 8)\n\t#define MACCR_PMM_D2_WAKE\t(9 << 8)\n\t#define MACCR_PMM_SLEEP\t\t(10 << 8)\n\t#define MACCR_PMM_PHY_RESET\t(11 << 8)\n\t#define MACCR_PMM_SOFT_D1\t(16 << 8)\n\t#define MACCR_PMM_SOFT_D2\t(17 << 8)\n#define P0_TFBFCR\t(0x10)\n\t#define TFBFCR_SCHE_FREE_PAGE\t0xE07F\n\t#define TFBFCR_FREE_PAGE_BITS\t0x07\n\t#define TFBFCR_FREE_PAGE_LATCH\tBIT(6)\n\t#define TFBFCR_SET_FREE_PAGE(x)\t(((x) & 0x3F) << TFBFCR_FREE_PAGE_BITS)\n\t#define TFBFCR_TX_PAGE_SET\tBIT(13)\n\t#define TFBFCR_MANU_ENTX\tBIT(15)\n\t#define TX_FREEBUF_MASK\t\t0x003F\n\t#define TX_DPTSTART\t\t0x4000\n\n#define P0_TSNR\t\t(0x12)\n\t#define TXNR_TXB_ERR\t\tBIT(5)\n\t#define TXNR_TXB_IDLE\t\tBIT(6)\n\t#define TSNR_PKT_CNT(x)\t\t(((x) & 0x3F) << 8)\n\t#define TXNR_TXB_REINIT\t\tBIT(14)\n\t#define TSNR_TXB_START\t\tBIT(15)\n#define P0_RTDPR\t(0x14)\n#define P0_RXBCR1\t(0x16)\n\t#define RXBCR1_RXB_DISCARD\tBIT(14)\n\t#define RXBCR1_RXB_START\tBIT(15)\n#define P0_RXBCR2\t(0x18)\n\t#define RXBCR2_PKT_MASK\t\t(0xFF)\n\t#define RXBCR2_RXPC_MASK\t(0x7F)\n\t#define RXBCR2_RXB_READY\tBIT(13)\n\t#define RXBCR2_RXB_IDLE\t\tBIT(14)\n\t#define RXBCR2_RXB_REINIT\tBIT(15)\n#define P0_RTWCR\t(0x1A)\n\t#define RTWCR_RXWC_MASK\t\t(0x3FFF)\n\t#define RTWCR_RX_LATCH\t\tBIT(15)\n#define P0_RCPHR\t(0x1C)\n\n\t \n#define P1_RPPER\t(0x22)\n\t#define RPPER_RXEN\t\tBIT(0)\n#define P1_MRCR\t\t(0x28)\n#define P1_MDR\t\t(0x2A)\n#define P1_RMPR\t\t(0x2C)\n#define P1_TMPR\t\t(0x2E)\n#define P1_RXBSPCR\t(0x30)\n\t#define RXBSPCR_STUF_WORD_CNT(x)\t(((x) & 0x7000) >> 12)\n\t#define RXBSPCR_STUF_ENABLE\t\tBIT(15)\n#define P1_MCR\t\t(0x32)\n\t#define MCR_SBP\t\t\tBIT(8)\n\t#define MCR_SM\t\t\tBIT(9)\n\t#define MCR_CRCENLAN\t\tBIT(11)\n\t#define MCR_STP\t\t\tBIT(12)\n\t \n#define P2_CIR\t\t(0x42)\n#define P2_PCR\t\t(0x44)\n\t#define PCR_POLL_EN\t\tBIT(0)\n\t#define PCR_POLL_FLOWCTRL\tBIT(1)\n\t#define PCR_POLL_BMCR\t\tBIT(2)\n\t#define PCR_PHYID(x)\t\t((x) << 8)\n#define P2_PHYSR\t(0x46)\n#define P2_MDIODR\t(0x48)\n#define P2_MDIOCR\t(0x4A)\n\t#define MDIOCR_RADDR(x)\t\t((x) & 0x1F)\n\t#define MDIOCR_FADDR(x)\t\t(((x) & 0x1F) << 8)\n\t#define MDIOCR_VALID\t\tBIT(13)\n\t#define MDIOCR_READ\t\tBIT(14)\n\t#define MDIOCR_WRITE\t\tBIT(15)\n#define P2_LCR0\t\t(0x4C)\n\t#define LCR_LED0_EN\t\tBIT(0)\n\t#define LCR_LED0_100MODE\tBIT(1)\n\t#define LCR_LED0_DUPLEX\t\tBIT(2)\n\t#define LCR_LED0_LINK\t\tBIT(3)\n\t#define LCR_LED0_ACT\t\tBIT(4)\n\t#define LCR_LED0_COL\t\tBIT(5)\n\t#define LCR_LED0_10MODE\t\tBIT(6)\n\t#define LCR_LED0_DUPCOL\t\tBIT(7)\n\t#define LCR_LED1_EN\t\tBIT(8)\n\t#define LCR_LED1_100MODE\tBIT(9)\n\t#define LCR_LED1_DUPLEX\t\tBIT(10)\n\t#define LCR_LED1_LINK\t\tBIT(11)\n\t#define LCR_LED1_ACT\t\tBIT(12)\n\t#define LCR_LED1_COL\t\tBIT(13)\n\t#define LCR_LED1_10MODE\t\tBIT(14)\n\t#define LCR_LED1_DUPCOL\t\tBIT(15)\n#define P2_LCR1\t\t(0x4E)\n\t#define LCR_LED2_MASK\t\t(0xFF00)\n\t#define LCR_LED2_EN\t\tBIT(0)\n\t#define LCR_LED2_100MODE\tBIT(1)\n\t#define LCR_LED2_DUPLEX\t\tBIT(2)\n\t#define LCR_LED2_LINK\t\tBIT(3)\n\t#define LCR_LED2_ACT\t\tBIT(4)\n\t#define LCR_LED2_COL\t\tBIT(5)\n\t#define LCR_LED2_10MODE\t\tBIT(6)\n\t#define LCR_LED2_DUPCOL\t\tBIT(7)\n#define P2_IPGCR\t(0x50)\n#define P2_CRIR\t\t(0x52)\n#define P2_FLHWCR\t(0x54)\n#define P2_RXCR\t\t(0x56)\n\t#define RXCR_PRO\t\tBIT(0)\n\t#define RXCR_AMALL\t\tBIT(1)\n\t#define RXCR_SEP\t\tBIT(2)\n\t#define RXCR_AB\t\t\tBIT(3)\n\t#define RXCR_AM\t\t\tBIT(4)\n\t#define RXCR_AP\t\t\tBIT(5)\n\t#define RXCR_ARP\t\tBIT(6)\n#define P2_JLCR\t\t(0x58)\n#define P2_MPLR\t\t(0x5C)\n\n\t \n#define P3_MACASR0\t(0x62)\n\t#define P3_MACASR(x)\t\t(P3_MACASR0 + 2 * (x))\n\t#define MACASR_LOWBYTE_MASK\t0x00FF\n\t#define MACASR_HIGH_BITS\t0x08\n#define P3_MACASR1\t(0x64)\n#define P3_MACASR2\t(0x66)\n#define P3_MFAR01\t(0x68)\n#define P3_MFAR_BASE\t(0x68)\n\t#define P3_MFAR(x)\t\t(P3_MFAR_BASE + 2 * (x))\n\n#define P3_MFAR23\t(0x6A)\n#define P3_MFAR45\t(0x6C)\n#define P3_MFAR67\t(0x6E)\n#define P3_VID0FR\t(0x70)\n#define P3_VID1FR\t(0x72)\n#define P3_EECSR\t(0x74)\n#define P3_EEDR\t\t(0x76)\n#define P3_EECR\t\t(0x78)\n\t#define EECR_ADDR_MASK\t\t(0x00FF)\n\t#define EECR_READ_ACT\t\tBIT(8)\n\t#define EECR_WRITE_ACT\t\tBIT(9)\n\t#define EECR_WRITE_DISABLE\tBIT(10)\n\t#define EECR_WRITE_ENABLE\tBIT(11)\n\t#define EECR_EE_READY\t\tBIT(13)\n\t#define EECR_RELOAD\t\tBIT(14)\n\t#define EECR_RESET\t\tBIT(15)\n#define P3_TPCR\t\t(0x7A)\n\t#define TPCR_PATT_MASK\t\t(0xFF)\n\t#define TPCR_RAND_PKT_EN\tBIT(14)\n\t#define TPCR_FIXED_PKT_EN\tBIT(15)\n#define P3_TPLR\t\t(0x7C)\n\t \n#define P4_SPICR\t(0x8A)\n\t#define SPICR_RCEN\t\tBIT(0)\n\t#define SPICR_QCEN\t\tBIT(1)\n\t#define SPICR_RBRE\t\tBIT(3)\n\t#define SPICR_PMM\t\tBIT(4)\n\t#define SPICR_LOOPBACK\t\tBIT(8)\n\t#define SPICR_CORE_RES_CLR\tBIT(10)\n\t#define SPICR_SPI_RES_CLR\tBIT(11)\n#define P4_SPIISMR\t(0x8C)\n\n#define P4_COERCR0\t(0x92)\n\t#define COERCR0_RXIPCE\t\tBIT(0)\n\t#define COERCR0_RXIPVE\t\tBIT(1)\n\t#define COERCR0_RXV6PE\t\tBIT(2)\n\t#define COERCR0_RXTCPE\t\tBIT(3)\n\t#define COERCR0_RXUDPE\t\tBIT(4)\n\t#define COERCR0_RXICMP\t\tBIT(5)\n\t#define COERCR0_RXIGMP\t\tBIT(6)\n\t#define COERCR0_RXICV6\t\tBIT(7)\n\n\t#define COERCR0_RXTCPV6\t\tBIT(8)\n\t#define COERCR0_RXUDPV6\t\tBIT(9)\n\t#define COERCR0_RXICMV6\t\tBIT(10)\n\t#define COERCR0_RXIGMV6\t\tBIT(11)\n\t#define COERCR0_RXICV6V6\tBIT(12)\n\n\t#define COERCR0_DEFAULT\t\t(COERCR0_RXIPCE | COERCR0_RXV6PE | \\\n\t\t\t\t\t COERCR0_RXTCPE | COERCR0_RXUDPE | \\\n\t\t\t\t\t COERCR0_RXTCPV6 | COERCR0_RXUDPV6)\n#define P4_COERCR1\t(0x94)\n\t#define COERCR1_IPCEDP\t\tBIT(0)\n\t#define COERCR1_IPVEDP\t\tBIT(1)\n\t#define COERCR1_V6VEDP\t\tBIT(2)\n\t#define COERCR1_TCPEDP\t\tBIT(3)\n\t#define COERCR1_UDPEDP\t\tBIT(4)\n\t#define COERCR1_ICMPDP\t\tBIT(5)\n\t#define COERCR1_IGMPDP\t\tBIT(6)\n\t#define COERCR1_ICV6DP\t\tBIT(7)\n\t#define COERCR1_RX64TE\t\tBIT(8)\n\t#define COERCR1_RXPPPE\t\tBIT(9)\n\t#define COERCR1_TCP6DP\t\tBIT(10)\n\t#define COERCR1_UDP6DP\t\tBIT(11)\n\t#define COERCR1_IC6DP\t\tBIT(12)\n\t#define COERCR1_IG6DP\t\tBIT(13)\n\t#define COERCR1_ICV66DP\t\tBIT(14)\n\t#define COERCR1_RPCE\t\tBIT(15)\n\n\t#define COERCR1_DEFAULT\t\t(COERCR1_RXPPPE)\n\n#define P4_COETCR0\t(0x96)\n\t#define COETCR0_TXIP\t\tBIT(0)\n\t#define COETCR0_TXTCP\t\tBIT(1)\n\t#define COETCR0_TXUDP\t\tBIT(2)\n\t#define COETCR0_TXICMP\t\tBIT(3)\n\t#define COETCR0_TXIGMP\t\tBIT(4)\n\t#define COETCR0_TXICV6\t\tBIT(5)\n\t#define COETCR0_TXTCPV6\t\tBIT(8)\n\t#define COETCR0_TXUDPV6\t\tBIT(9)\n\t#define COETCR0_TXICMV6\t\tBIT(10)\n\t#define COETCR0_TXIGMV6\t\tBIT(11)\n\t#define COETCR0_TXICV6V6\tBIT(12)\n\n\t#define COETCR0_DEFAULT\t\t(COETCR0_TXIP | COETCR0_TXTCP | \\\n\t\t\t\t\t COETCR0_TXUDP | COETCR0_TXTCPV6 | \\\n\t\t\t\t\t COETCR0_TXUDPV6)\n#define P4_COETCR1\t(0x98)\n\t#define COETCR1_TX64TE\t\tBIT(0)\n\t#define COETCR1_TXPPPE\t\tBIT(1)\n\n#define P4_COECEDR\t(0x9A)\n#define P4_L2CECR\t(0x9C)\n\n\t \n#define P5_WFTR\t\t(0xA2)\n\t#define WFTR_2MS\t\t(0x01)\n\t#define WFTR_4MS\t\t(0x02)\n\t#define WFTR_8MS\t\t(0x03)\n\t#define WFTR_16MS\t\t(0x04)\n\t#define WFTR_32MS\t\t(0x05)\n\t#define WFTR_64MS\t\t(0x06)\n\t#define WFTR_128MS\t\t(0x07)\n\t#define WFTR_256MS\t\t(0x08)\n\t#define WFTR_512MS\t\t(0x09)\n\t#define WFTR_1024MS\t\t(0x0A)\n\t#define WFTR_2048MS\t\t(0x0B)\n\t#define WFTR_4096MS\t\t(0x0C)\n\t#define WFTR_8192MS\t\t(0x0D)\n\t#define WFTR_16384MS\t\t(0x0E)\n\t#define WFTR_32768MS\t\t(0x0F)\n#define P5_WFCCR\t(0xA4)\n#define P5_WFCR03\t(0xA6)\n\t#define WFCR03_F0_EN\t\tBIT(0)\n\t#define WFCR03_F1_EN\t\tBIT(4)\n\t#define WFCR03_F2_EN\t\tBIT(8)\n\t#define WFCR03_F3_EN\t\tBIT(12)\n#define P5_WFCR47\t(0xA8)\n\t#define WFCR47_F4_EN\t\tBIT(0)\n\t#define WFCR47_F5_EN\t\tBIT(4)\n\t#define WFCR47_F6_EN\t\tBIT(8)\n\t#define WFCR47_F7_EN\t\tBIT(12)\n#define P5_WF0BMR0\t(0xAA)\n#define P5_WF0BMR1\t(0xAC)\n#define P5_WF0CR\t(0xAE)\n#define P5_WF0OBR\t(0xB0)\n#define P5_WF1BMR0\t(0xB2)\n#define P5_WF1BMR1\t(0xB4)\n#define P5_WF1CR\t(0xB6)\n#define P5_WF1OBR\t(0xB8)\n#define P5_WF2BMR0\t(0xBA)\n#define P5_WF2BMR1\t(0xBC)\n\n\t \n#define P6_WF2CR\t(0xC2)\n#define P6_WF2OBR\t(0xC4)\n#define P6_WF3BMR0\t(0xC6)\n#define P6_WF3BMR1\t(0xC8)\n#define P6_WF3CR\t(0xCA)\n#define P6_WF3OBR\t(0xCC)\n#define P6_WF4BMR0\t(0xCE)\n#define P6_WF4BMR1\t(0xD0)\n#define P6_WF4CR\t(0xD2)\n#define P6_WF4OBR\t(0xD4)\n#define P6_WF5BMR0\t(0xD6)\n#define P6_WF5BMR1\t(0xD8)\n#define P6_WF5CR\t(0xDA)\n#define P6_WF5OBR\t(0xDC)\n\n \n#define P7_WF6BMR0\t(0xE2)\n#define P7_WF6BMR1\t(0xE4)\n#define P7_WF6CR\t(0xE6)\n#define P7_WF6OBR\t(0xE8)\n#define P7_WF7BMR0\t(0xEA)\n#define P7_WF7BMR1\t(0xEC)\n#define P7_WF7CR\t(0xEE)\n#define P7_WF7OBR\t(0xF0)\n#define P7_WFR01\t(0xF2)\n#define P7_WFR23\t(0xF4)\n#define P7_WFR45\t(0xF6)\n#define P7_WFR67\t(0xF8)\n#define P7_WFPC0\t(0xFA)\n#define P7_WFPC1\t(0xFC)\n\n \nstruct tx_sop_header {\n\t \n\tu16 flags_len;\n\t \n\tu16 seq_lenbar;\n};\n\nstruct tx_segment_header {\n\t \n\t \n\tu16 flags_seqnum_seglen;\n\t \n\t \n\tu16 eo_so_seglenbar;\n};\n\nstruct tx_eop_header {\n\t \n\tu16 seq_len;\n\t \n\tu16 seqbar_lenbar;\n};\n\nstruct tx_pkt_info {\n\tstruct tx_sop_header sop;\n\tstruct tx_segment_header seg;\n\tstruct tx_eop_header eop;\n\tu16 pkt_len;\n\tu16 seq_num;\n};\n\n \nstruct rx_header {\n\tu16 flags_len;\n\tu16 seq_lenbar;\n\tu16 flags;\n};\n\nextern unsigned long ax88796c_no_regs_mask[];\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}