
jason_fork_lift_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a70  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08005c48  08005c48  00006c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c88  08005c88  00007090  2**0
                  CONTENTS
  4 .ARM          00000008  08005c88  08005c88  00006c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c90  08005c90  00007090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c90  08005c90  00006c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005c94  08005c94  00006c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08005c98  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  20000090  08005d28  00007090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  08005d28  000072d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139da  00000000  00000000  000070c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ae0  00000000  00000000  0001aa9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e0  00000000  00000000  0001d580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d20  00000000  00000000  0001e660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002191e  00000000  00000000  0001f380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000153d7  00000000  00000000  00040c9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9778  00000000  00000000  00056075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012f7ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047a8  00000000  00000000  0012f830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00133fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000090 	.word	0x20000090
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005c30 	.word	0x08005c30

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000094 	.word	0x20000094
 8000214:	08005c30 	.word	0x08005c30

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2f>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a0c:	bf24      	itt	cs
 8000a0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a16:	d90d      	bls.n	8000a34 <__aeabi_d2f+0x30>
 8000a18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a2c:	bf08      	it	eq
 8000a2e:	f020 0001 	biceq.w	r0, r0, #1
 8000a32:	4770      	bx	lr
 8000a34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a38:	d121      	bne.n	8000a7e <__aeabi_d2f+0x7a>
 8000a3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a3e:	bfbc      	itt	lt
 8000a40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a44:	4770      	bxlt	lr
 8000a46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a4e:	f1c2 0218 	rsb	r2, r2, #24
 8000a52:	f1c2 0c20 	rsb	ip, r2, #32
 8000a56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a5e:	bf18      	it	ne
 8000a60:	f040 0001 	orrne.w	r0, r0, #1
 8000a64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a70:	ea40 000c 	orr.w	r0, r0, ip
 8000a74:	fa23 f302 	lsr.w	r3, r3, r2
 8000a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a7c:	e7cc      	b.n	8000a18 <__aeabi_d2f+0x14>
 8000a7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a82:	d107      	bne.n	8000a94 <__aeabi_d2f+0x90>
 8000a84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a88:	bf1e      	ittt	ne
 8000a8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a92:	4770      	bxne	lr
 8000a94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_uldivmod>:
 8000aa4:	b953      	cbnz	r3, 8000abc <__aeabi_uldivmod+0x18>
 8000aa6:	b94a      	cbnz	r2, 8000abc <__aeabi_uldivmod+0x18>
 8000aa8:	2900      	cmp	r1, #0
 8000aaa:	bf08      	it	eq
 8000aac:	2800      	cmpeq	r0, #0
 8000aae:	bf1c      	itt	ne
 8000ab0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ab4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ab8:	f000 b96a 	b.w	8000d90 <__aeabi_idiv0>
 8000abc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ac4:	f000 f806 	bl	8000ad4 <__udivmoddi4>
 8000ac8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000acc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad0:	b004      	add	sp, #16
 8000ad2:	4770      	bx	lr

08000ad4 <__udivmoddi4>:
 8000ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad8:	9d08      	ldr	r5, [sp, #32]
 8000ada:	460c      	mov	r4, r1
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d14e      	bne.n	8000b7e <__udivmoddi4+0xaa>
 8000ae0:	4694      	mov	ip, r2
 8000ae2:	458c      	cmp	ip, r1
 8000ae4:	4686      	mov	lr, r0
 8000ae6:	fab2 f282 	clz	r2, r2
 8000aea:	d962      	bls.n	8000bb2 <__udivmoddi4+0xde>
 8000aec:	b14a      	cbz	r2, 8000b02 <__udivmoddi4+0x2e>
 8000aee:	f1c2 0320 	rsb	r3, r2, #32
 8000af2:	4091      	lsls	r1, r2
 8000af4:	fa20 f303 	lsr.w	r3, r0, r3
 8000af8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000afc:	4319      	orrs	r1, r3
 8000afe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b06:	fa1f f68c 	uxth.w	r6, ip
 8000b0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b12:	fb07 1114 	mls	r1, r7, r4, r1
 8000b16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b1a:	fb04 f106 	mul.w	r1, r4, r6
 8000b1e:	4299      	cmp	r1, r3
 8000b20:	d90a      	bls.n	8000b38 <__udivmoddi4+0x64>
 8000b22:	eb1c 0303 	adds.w	r3, ip, r3
 8000b26:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000b2a:	f080 8112 	bcs.w	8000d52 <__udivmoddi4+0x27e>
 8000b2e:	4299      	cmp	r1, r3
 8000b30:	f240 810f 	bls.w	8000d52 <__udivmoddi4+0x27e>
 8000b34:	3c02      	subs	r4, #2
 8000b36:	4463      	add	r3, ip
 8000b38:	1a59      	subs	r1, r3, r1
 8000b3a:	fa1f f38e 	uxth.w	r3, lr
 8000b3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b42:	fb07 1110 	mls	r1, r7, r0, r1
 8000b46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b4a:	fb00 f606 	mul.w	r6, r0, r6
 8000b4e:	429e      	cmp	r6, r3
 8000b50:	d90a      	bls.n	8000b68 <__udivmoddi4+0x94>
 8000b52:	eb1c 0303 	adds.w	r3, ip, r3
 8000b56:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000b5a:	f080 80fc 	bcs.w	8000d56 <__udivmoddi4+0x282>
 8000b5e:	429e      	cmp	r6, r3
 8000b60:	f240 80f9 	bls.w	8000d56 <__udivmoddi4+0x282>
 8000b64:	4463      	add	r3, ip
 8000b66:	3802      	subs	r0, #2
 8000b68:	1b9b      	subs	r3, r3, r6
 8000b6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b6e:	2100      	movs	r1, #0
 8000b70:	b11d      	cbz	r5, 8000b7a <__udivmoddi4+0xa6>
 8000b72:	40d3      	lsrs	r3, r2
 8000b74:	2200      	movs	r2, #0
 8000b76:	e9c5 3200 	strd	r3, r2, [r5]
 8000b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b7e:	428b      	cmp	r3, r1
 8000b80:	d905      	bls.n	8000b8e <__udivmoddi4+0xba>
 8000b82:	b10d      	cbz	r5, 8000b88 <__udivmoddi4+0xb4>
 8000b84:	e9c5 0100 	strd	r0, r1, [r5]
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4608      	mov	r0, r1
 8000b8c:	e7f5      	b.n	8000b7a <__udivmoddi4+0xa6>
 8000b8e:	fab3 f183 	clz	r1, r3
 8000b92:	2900      	cmp	r1, #0
 8000b94:	d146      	bne.n	8000c24 <__udivmoddi4+0x150>
 8000b96:	42a3      	cmp	r3, r4
 8000b98:	d302      	bcc.n	8000ba0 <__udivmoddi4+0xcc>
 8000b9a:	4290      	cmp	r0, r2
 8000b9c:	f0c0 80f0 	bcc.w	8000d80 <__udivmoddi4+0x2ac>
 8000ba0:	1a86      	subs	r6, r0, r2
 8000ba2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d0e6      	beq.n	8000b7a <__udivmoddi4+0xa6>
 8000bac:	e9c5 6300 	strd	r6, r3, [r5]
 8000bb0:	e7e3      	b.n	8000b7a <__udivmoddi4+0xa6>
 8000bb2:	2a00      	cmp	r2, #0
 8000bb4:	f040 8090 	bne.w	8000cd8 <__udivmoddi4+0x204>
 8000bb8:	eba1 040c 	sub.w	r4, r1, ip
 8000bbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bc0:	fa1f f78c 	uxth.w	r7, ip
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bce:	fb08 4416 	mls	r4, r8, r6, r4
 8000bd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bd6:	fb07 f006 	mul.w	r0, r7, r6
 8000bda:	4298      	cmp	r0, r3
 8000bdc:	d908      	bls.n	8000bf0 <__udivmoddi4+0x11c>
 8000bde:	eb1c 0303 	adds.w	r3, ip, r3
 8000be2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x11a>
 8000be8:	4298      	cmp	r0, r3
 8000bea:	f200 80cd 	bhi.w	8000d88 <__udivmoddi4+0x2b4>
 8000bee:	4626      	mov	r6, r4
 8000bf0:	1a1c      	subs	r4, r3, r0
 8000bf2:	fa1f f38e 	uxth.w	r3, lr
 8000bf6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bfa:	fb08 4410 	mls	r4, r8, r0, r4
 8000bfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c02:	fb00 f707 	mul.w	r7, r0, r7
 8000c06:	429f      	cmp	r7, r3
 8000c08:	d908      	bls.n	8000c1c <__udivmoddi4+0x148>
 8000c0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000c12:	d202      	bcs.n	8000c1a <__udivmoddi4+0x146>
 8000c14:	429f      	cmp	r7, r3
 8000c16:	f200 80b0 	bhi.w	8000d7a <__udivmoddi4+0x2a6>
 8000c1a:	4620      	mov	r0, r4
 8000c1c:	1bdb      	subs	r3, r3, r7
 8000c1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c22:	e7a5      	b.n	8000b70 <__udivmoddi4+0x9c>
 8000c24:	f1c1 0620 	rsb	r6, r1, #32
 8000c28:	408b      	lsls	r3, r1
 8000c2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c2e:	431f      	orrs	r7, r3
 8000c30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c34:	fa04 f301 	lsl.w	r3, r4, r1
 8000c38:	ea43 030c 	orr.w	r3, r3, ip
 8000c3c:	40f4      	lsrs	r4, r6
 8000c3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c42:	0c38      	lsrs	r0, r7, #16
 8000c44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c48:	fbb4 fef0 	udiv	lr, r4, r0
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fb00 441e 	mls	r4, r0, lr, r4
 8000c54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c58:	fb0e f90c 	mul.w	r9, lr, ip
 8000c5c:	45a1      	cmp	r9, r4
 8000c5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x1a6>
 8000c64:	193c      	adds	r4, r7, r4
 8000c66:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000c6a:	f080 8084 	bcs.w	8000d76 <__udivmoddi4+0x2a2>
 8000c6e:	45a1      	cmp	r9, r4
 8000c70:	f240 8081 	bls.w	8000d76 <__udivmoddi4+0x2a2>
 8000c74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c78:	443c      	add	r4, r7
 8000c7a:	eba4 0409 	sub.w	r4, r4, r9
 8000c7e:	fa1f f983 	uxth.w	r9, r3
 8000c82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c86:	fb00 4413 	mls	r4, r0, r3, r4
 8000c8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	d907      	bls.n	8000ca6 <__udivmoddi4+0x1d2>
 8000c96:	193c      	adds	r4, r7, r4
 8000c98:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000c9c:	d267      	bcs.n	8000d6e <__udivmoddi4+0x29a>
 8000c9e:	45a4      	cmp	ip, r4
 8000ca0:	d965      	bls.n	8000d6e <__udivmoddi4+0x29a>
 8000ca2:	3b02      	subs	r3, #2
 8000ca4:	443c      	add	r4, r7
 8000ca6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000caa:	fba0 9302 	umull	r9, r3, r0, r2
 8000cae:	eba4 040c 	sub.w	r4, r4, ip
 8000cb2:	429c      	cmp	r4, r3
 8000cb4:	46ce      	mov	lr, r9
 8000cb6:	469c      	mov	ip, r3
 8000cb8:	d351      	bcc.n	8000d5e <__udivmoddi4+0x28a>
 8000cba:	d04e      	beq.n	8000d5a <__udivmoddi4+0x286>
 8000cbc:	b155      	cbz	r5, 8000cd4 <__udivmoddi4+0x200>
 8000cbe:	ebb8 030e 	subs.w	r3, r8, lr
 8000cc2:	eb64 040c 	sbc.w	r4, r4, ip
 8000cc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000cca:	40cb      	lsrs	r3, r1
 8000ccc:	431e      	orrs	r6, r3
 8000cce:	40cc      	lsrs	r4, r1
 8000cd0:	e9c5 6400 	strd	r6, r4, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	e750      	b.n	8000b7a <__udivmoddi4+0xa6>
 8000cd8:	f1c2 0320 	rsb	r3, r2, #32
 8000cdc:	fa20 f103 	lsr.w	r1, r0, r3
 8000ce0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ce8:	4094      	lsls	r4, r2
 8000cea:	430c      	orrs	r4, r1
 8000cec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfc:	fb08 3110 	mls	r1, r8, r0, r3
 8000d00:	0c23      	lsrs	r3, r4, #16
 8000d02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d06:	fb00 f107 	mul.w	r1, r0, r7
 8000d0a:	4299      	cmp	r1, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x24c>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000d16:	d22c      	bcs.n	8000d72 <__udivmoddi4+0x29e>
 8000d18:	4299      	cmp	r1, r3
 8000d1a:	d92a      	bls.n	8000d72 <__udivmoddi4+0x29e>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	4463      	add	r3, ip
 8000d20:	1a5b      	subs	r3, r3, r1
 8000d22:	b2a4      	uxth	r4, r4
 8000d24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d28:	fb08 3311 	mls	r3, r8, r1, r3
 8000d2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d30:	fb01 f307 	mul.w	r3, r1, r7
 8000d34:	42a3      	cmp	r3, r4
 8000d36:	d908      	bls.n	8000d4a <__udivmoddi4+0x276>
 8000d38:	eb1c 0404 	adds.w	r4, ip, r4
 8000d3c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000d40:	d213      	bcs.n	8000d6a <__udivmoddi4+0x296>
 8000d42:	42a3      	cmp	r3, r4
 8000d44:	d911      	bls.n	8000d6a <__udivmoddi4+0x296>
 8000d46:	3902      	subs	r1, #2
 8000d48:	4464      	add	r4, ip
 8000d4a:	1ae4      	subs	r4, r4, r3
 8000d4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d50:	e739      	b.n	8000bc6 <__udivmoddi4+0xf2>
 8000d52:	4604      	mov	r4, r0
 8000d54:	e6f0      	b.n	8000b38 <__udivmoddi4+0x64>
 8000d56:	4608      	mov	r0, r1
 8000d58:	e706      	b.n	8000b68 <__udivmoddi4+0x94>
 8000d5a:	45c8      	cmp	r8, r9
 8000d5c:	d2ae      	bcs.n	8000cbc <__udivmoddi4+0x1e8>
 8000d5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d66:	3801      	subs	r0, #1
 8000d68:	e7a8      	b.n	8000cbc <__udivmoddi4+0x1e8>
 8000d6a:	4631      	mov	r1, r6
 8000d6c:	e7ed      	b.n	8000d4a <__udivmoddi4+0x276>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	e799      	b.n	8000ca6 <__udivmoddi4+0x1d2>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e7d4      	b.n	8000d20 <__udivmoddi4+0x24c>
 8000d76:	46d6      	mov	lr, sl
 8000d78:	e77f      	b.n	8000c7a <__udivmoddi4+0x1a6>
 8000d7a:	4463      	add	r3, ip
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	e74d      	b.n	8000c1c <__udivmoddi4+0x148>
 8000d80:	4606      	mov	r6, r0
 8000d82:	4623      	mov	r3, r4
 8000d84:	4608      	mov	r0, r1
 8000d86:	e70f      	b.n	8000ba8 <__udivmoddi4+0xd4>
 8000d88:	3e02      	subs	r6, #2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	e730      	b.n	8000bf0 <__udivmoddi4+0x11c>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_idiv0>:
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	0000      	movs	r0, r0
	...

08000d98 <update_encoder>:
  encoder->displacement = 0;
  encoder->velocity = 0;
  encoder->last_counter_value = 0;
}

void update_encoder(EncoderData* encoder) {
 8000d98:	b5b0      	push	{r4, r5, r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  int current_counter = __HAL_TIM_GET_COUNTER(encoder->htim);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	691b      	ldr	r3, [r3, #16]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000da8:	613b      	str	r3, [r7, #16]
  uint32_t duration = HAL_GetTick() - encoder->last_tick;
 8000daa:	f001 fa4f 	bl	800224c <HAL_GetTick>
 8000dae:	4602      	mov	r2, r0
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	60fb      	str	r3, [r7, #12]
  int num_pulse = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]
  if (duration <= 1)  // delay for encode to update, in ms
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	f240 8095 	bls.w	8000eee <update_encoder+0x156>
    return;

  if (current_counter == encoder->last_counter_value) {
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d102      	bne.n	8000dd4 <update_encoder+0x3c>
    num_pulse = 0;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
 8000dd2:	e035      	b.n	8000e40 <update_encoder+0xa8>
  } else if (current_counter > encoder->last_counter_value) {
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	689b      	ldr	r3, [r3, #8]
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	dd18      	ble.n	8000e10 <update_encoder+0x78>
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder->htim)) {  // move backward, count down, overflow
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	691b      	ldr	r3, [r3, #16]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0310 	and.w	r3, r3, #16
 8000dea:	2b10      	cmp	r3, #16
 8000dec:	d10a      	bne.n	8000e04 <update_encoder+0x6c>
      num_pulse = (__HAL_TIM_GET_AUTORELOAD(encoder->htim) - current_counter + encoder->last_counter_value) * -1;
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	691b      	ldr	r3, [r3, #16]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	687a      	ldr	r2, [r7, #4]
 8000dfc:	6892      	ldr	r2, [r2, #8]
 8000dfe:	1a9b      	subs	r3, r3, r2
 8000e00:	617b      	str	r3, [r7, #20]
 8000e02:	e01d      	b.n	8000e40 <update_encoder+0xa8>
    } else {  // move forward, count up, no overflow
      num_pulse = current_counter - encoder->last_counter_value;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	617b      	str	r3, [r7, #20]
 8000e0e:	e017      	b.n	8000e40 <update_encoder+0xa8>
    }
  } else {
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder->htim)) {  // move up, count up, overflow
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	691b      	ldr	r3, [r3, #16]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f003 0310 	and.w	r3, r3, #16
 8000e1c:	2b10      	cmp	r3, #16
 8000e1e:	d105      	bne.n	8000e2c <update_encoder+0x94>
      num_pulse = (encoder->last_counter_value - current_counter) * -1;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	e009      	b.n	8000e40 <update_encoder+0xa8>
    } else {  // move backward, count down, no overflow
      num_pulse = __HAL_TIM_GET_AUTORELOAD(encoder->htim) - encoder->last_counter_value + current_counter;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	691b      	ldr	r3, [r3, #16]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	6892      	ldr	r2, [r2, #8]
 8000e38:	1a9a      	subs	r2, r3, r2
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	617b      	str	r3, [r7, #20]
    }
  }

  float temp_displacement = (float)num_pulse / encoder->_ppr * 2.0 * M_PI;
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	ee07 3a90 	vmov	s15, r3
 8000e46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	8a9b      	ldrh	r3, [r3, #20]
 8000e4e:	ee07 3a90 	vmov	s15, r3
 8000e52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e56:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000e5a:	ee16 0a90 	vmov	r0, s13
 8000e5e:	f7ff fb3f 	bl	80004e0 <__aeabi_f2d>
 8000e62:	4602      	mov	r2, r0
 8000e64:	460b      	mov	r3, r1
 8000e66:	f7ff f9dd 	bl	8000224 <__adddf3>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	4610      	mov	r0, r2
 8000e70:	4619      	mov	r1, r3
 8000e72:	a322      	add	r3, pc, #136	@ (adr r3, 8000efc <update_encoder+0x164>)
 8000e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e78:	f7ff fb8a 	bl	8000590 <__aeabi_dmul>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	460b      	mov	r3, r1
 8000e80:	4610      	mov	r0, r2
 8000e82:	4619      	mov	r1, r3
 8000e84:	f7ff fdbe 	bl	8000a04 <__aeabi_d2f>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	60bb      	str	r3, [r7, #8]
  encoder->last_counter_value = current_counter;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	609a      	str	r2, [r3, #8]
  encoder->displacement += temp_displacement;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	ed93 7a00 	vldr	s14, [r3]
 8000e98:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	edc3 7a00 	vstr	s15, [r3]
  encoder->velocity = temp_displacement * 1000.0 / duration;
 8000ea6:	68b8      	ldr	r0, [r7, #8]
 8000ea8:	f7ff fb1a 	bl	80004e0 <__aeabi_f2d>
 8000eac:	f04f 0200 	mov.w	r2, #0
 8000eb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ef8 <update_encoder+0x160>)
 8000eb2:	f7ff fb6d 	bl	8000590 <__aeabi_dmul>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	460b      	mov	r3, r1
 8000eba:	4614      	mov	r4, r2
 8000ebc:	461d      	mov	r5, r3
 8000ebe:	68f8      	ldr	r0, [r7, #12]
 8000ec0:	f7ff faec 	bl	800049c <__aeabi_ui2d>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	4620      	mov	r0, r4
 8000eca:	4629      	mov	r1, r5
 8000ecc:	f7ff fc8a 	bl	80007e4 <__aeabi_ddiv>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	460b      	mov	r3, r1
 8000ed4:	4610      	mov	r0, r2
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	f7ff fd94 	bl	8000a04 <__aeabi_d2f>
 8000edc:	4602      	mov	r2, r0
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	605a      	str	r2, [r3, #4]
  encoder->last_tick = HAL_GetTick();
 8000ee2:	f001 f9b3 	bl	800224c <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	60da      	str	r2, [r3, #12]
 8000eec:	e000      	b.n	8000ef0 <update_encoder+0x158>
    return;
 8000eee:	bf00      	nop
}
 8000ef0:	3718      	adds	r7, #24
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	408f4000 	.word	0x408f4000
 8000efc:	54442d18 	.word	0x54442d18
 8000f00:	400921fb 	.word	0x400921fb

08000f04 <read_current_velocity>:

WheelVelocity read_current_velocity(EncoderData* encoders) {
 8000f04:	b590      	push	{r4, r7, lr}
 8000f06:	b095      	sub	sp, #84	@ 0x54
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6178      	str	r0, [r7, #20]
  if (encoders == NULL)
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d107      	bne.n	8000f22 <read_current_velocity+0x1e>
    return (WheelVelocity){0, 0, 0, 0};
 8000f12:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]
 8000f20:	e030      	b.n	8000f84 <read_current_velocity+0x80>

  WheelVelocity velocities = {.front_left = 0, .front_right = 0, .rear_left = 0, .rear_right = 0};
 8000f22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
 8000f2e:	60da      	str	r2, [r3, #12]
  for (int i = FRONT_LEFT; i <= REAR_RIGHT; i++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000f34:	e00d      	b.n	8000f52 <read_current_velocity+0x4e>
    update_encoder(&(encoders[i]));
 8000f36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000f38:	4613      	mov	r3, r2
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	4413      	add	r3, r2
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	461a      	mov	r2, r3
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	4413      	add	r3, r2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff ff26 	bl	8000d98 <update_encoder>
  for (int i = FRONT_LEFT; i <= REAR_RIGHT; i++)
 8000f4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f4e:	3301      	adds	r3, #1
 8000f50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000f52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f54:	2b03      	cmp	r3, #3
 8000f56:	ddee      	ble.n	8000f36 <read_current_velocity+0x32>

  velocities.front_left = encoders[FRONT_LEFT].velocity;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  velocities.front_right = encoders[FRONT_RIGHT].velocity;
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	3318      	adds	r3, #24
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	633b      	str	r3, [r7, #48]	@ 0x30
  velocities.rear_left = encoders[REAR_LEFT].velocity;
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	3330      	adds	r3, #48	@ 0x30
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	637b      	str	r3, [r7, #52]	@ 0x34
  velocities.rear_right = encoders[REAR_RIGHT].velocity;
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	3348      	adds	r3, #72	@ 0x48
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	63bb      	str	r3, [r7, #56]	@ 0x38

  return velocities;
 8000f76:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000f7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000f84:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000f86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8000f88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000f8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f8c:	ee06 0a10 	vmov	s12, r0
 8000f90:	ee06 1a90 	vmov	s13, r1
 8000f94:	ee07 2a10 	vmov	s14, r2
 8000f98:	ee07 3a90 	vmov	s15, r3
 8000f9c:	eeb0 0a46 	vmov.f32	s0, s12
 8000fa0:	eef0 0a66 	vmov.f32	s1, s13
 8000fa4:	eeb0 1a47 	vmov.f32	s2, s14
 8000fa8:	eef0 1a67 	vmov.f32	s3, s15
 8000fac:	3754      	adds	r7, #84	@ 0x54
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd90      	pop	{r4, r7, pc}
	...

08000fb4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	@ 0x28
 8000fb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fba:	f107 0314 	add.w	r3, r7, #20
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
 8000fc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fca:	4b4a      	ldr	r3, [pc, #296]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fce:	4a49      	ldr	r2, [pc, #292]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8000fd0:	f043 0310 	orr.w	r3, r3, #16
 8000fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fd6:	4b47      	ldr	r3, [pc, #284]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fda:	f003 0310 	and.w	r3, r3, #16
 8000fde:	613b      	str	r3, [r7, #16]
 8000fe0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe2:	4b44      	ldr	r3, [pc, #272]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe6:	4a43      	ldr	r2, [pc, #268]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8000fe8:	f043 0304 	orr.w	r3, r3, #4
 8000fec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fee:	4b41      	ldr	r3, [pc, #260]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff2:	f003 0304 	and.w	r3, r3, #4
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ffa:	4b3e      	ldr	r3, [pc, #248]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffe:	4a3d      	ldr	r2, [pc, #244]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8001000:	f043 0320 	orr.w	r3, r3, #32
 8001004:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001006:	4b3b      	ldr	r3, [pc, #236]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100a:	f003 0320 	and.w	r3, r3, #32
 800100e:	60bb      	str	r3, [r7, #8]
 8001010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	4b38      	ldr	r3, [pc, #224]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	4a37      	ldr	r2, [pc, #220]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800101e:	4b35      	ldr	r3, [pc, #212]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800102a:	4b32      	ldr	r3, [pc, #200]	@ (80010f4 <MX_GPIO_Init+0x140>)
 800102c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102e:	4a31      	ldr	r2, [pc, #196]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8001030:	f043 0308 	orr.w	r3, r3, #8
 8001034:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001036:	4b2f      	ldr	r3, [pc, #188]	@ (80010f4 <MX_GPIO_Init+0x140>)
 8001038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103a:	f003 0308 	and.w	r3, r3, #8
 800103e:	603b      	str	r3, [r7, #0]
 8001040:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	2108      	movs	r1, #8
 8001046:	482c      	ldr	r0, [pc, #176]	@ (80010f8 <MX_GPIO_Init+0x144>)
 8001048:	f001 fb94 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 800104c:	2200      	movs	r2, #0
 800104e:	f44f 617f 	mov.w	r1, #4080	@ 0xff0
 8001052:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001056:	f001 fb8d 	bl	8002774 <HAL_GPIO_WritePin>
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 8001060:	4826      	ldr	r0, [pc, #152]	@ (80010fc <MX_GPIO_Init+0x148>)
 8001062:	f001 fb87 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800106c:	4824      	ldr	r0, [pc, #144]	@ (8001100 <MX_GPIO_Init+0x14c>)
 800106e:	f001 fb81 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_LEFT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_LEFT_ENABLE_Pin;
 8001072:	2308      	movs	r3, #8
 8001074:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001076:	2301      	movs	r3, #1
 8001078:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107a:	2300      	movs	r3, #0
 800107c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107e:	2300      	movs	r3, #0
 8001080:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_LEFT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001082:	f107 0314 	add.w	r3, r7, #20
 8001086:	4619      	mov	r1, r3
 8001088:	481b      	ldr	r0, [pc, #108]	@ (80010f8 <MX_GPIO_Init+0x144>)
 800108a:	f001 f9f1 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FL_IN2_Pin MOTOR_FL_IN1_Pin MOTOR_RL_IN1_Pin MOTOR_RL_IN2_Pin
                           MOTOR_RR_IN2_Pin MOTOR_RR_IN1_Pin MOTOR_FR_IN1_Pin MOTOR_FR_IN2_Pin */
  GPIO_InitStruct.Pin = MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 800108e:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 8001092:	617b      	str	r3, [r7, #20]
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001094:	2301      	movs	r3, #1
 8001096:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109c:	2300      	movs	r3, #0
 800109e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	4619      	mov	r1, r3
 80010a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010aa:	f001 f9e1 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_4_Pin LED_3_Pin LED_2_Pin LED_1_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin;
 80010ae:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 80010b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b4:	2301      	movs	r3, #1
 80010b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010bc:	2303      	movs	r3, #3
 80010be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	480d      	ldr	r0, [pc, #52]	@ (80010fc <MX_GPIO_Init+0x148>)
 80010c8:	f001 f9d2 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_RIGHT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_RIGHT_ENABLE_Pin;
 80010cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d2:	2301      	movs	r3, #1
 80010d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010da:	2300      	movs	r3, #0
 80010dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_RIGHT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	4619      	mov	r1, r3
 80010e4:	4806      	ldr	r0, [pc, #24]	@ (8001100 <MX_GPIO_Init+0x14c>)
 80010e6:	f001 f9c3 	bl	8002470 <HAL_GPIO_Init>

}
 80010ea:	bf00      	nop
 80010ec:	3728      	adds	r7, #40	@ 0x28
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40021000 	.word	0x40021000
 80010f8:	48000800 	.word	0x48000800
 80010fc:	48001000 	.word	0x48001000
 8001100:	48000c00 	.word	0x48000c00

08001104 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001108:	f001 f83b 	bl	8002182 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800110c:	f000 f8a8 	bl	8001260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001110:	f7ff ff50 	bl	8000fb4 <MX_GPIO_Init>
  MX_UART5_Init();
 8001114:	f000 ff48 	bl	8001fa8 <MX_UART5_Init>
  MX_TIM1_Init();
 8001118:	f000 fc1e 	bl	8001958 <MX_TIM1_Init>
  MX_TIM3_Init();
 800111c:	f000 fc76 	bl	8001a0c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001120:	f000 fd0c 	bl	8001b3c <MX_TIM4_Init>
  MX_TIM5_Init();
 8001124:	f000 fd60 	bl	8001be8 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001128:	f000 fdb4 	bl	8001c94 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800112c:	2100      	movs	r1, #0
 800112e:	4842      	ldr	r0, [pc, #264]	@ (8001238 <main+0x134>)
 8001130:	f002 fc9a 	bl	8003a68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001134:	2104      	movs	r1, #4
 8001136:	4840      	ldr	r0, [pc, #256]	@ (8001238 <main+0x134>)
 8001138:	f002 fc96 	bl	8003a68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800113c:	2108      	movs	r1, #8
 800113e:	483e      	ldr	r0, [pc, #248]	@ (8001238 <main+0x134>)
 8001140:	f002 fc92 	bl	8003a68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001144:	210c      	movs	r1, #12
 8001146:	483c      	ldr	r0, [pc, #240]	@ (8001238 <main+0x134>)
 8001148:	f002 fc8e 	bl	8003a68 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 800114c:	483b      	ldr	r0, [pc, #236]	@ (800123c <main+0x138>)
 800114e:	f002 fbb1 	bl	80038b4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8001152:	213c      	movs	r1, #60	@ 0x3c
 8001154:	4839      	ldr	r0, [pc, #228]	@ (800123c <main+0x138>)
 8001156:	f002 fe3f 	bl	8003dd8 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 800115a:	4839      	ldr	r0, [pc, #228]	@ (8001240 <main+0x13c>)
 800115c:	f002 fbaa 	bl	80038b4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8001160:	213c      	movs	r1, #60	@ 0x3c
 8001162:	4837      	ldr	r0, [pc, #220]	@ (8001240 <main+0x13c>)
 8001164:	f002 fe38 	bl	8003dd8 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 8001168:	4836      	ldr	r0, [pc, #216]	@ (8001244 <main+0x140>)
 800116a:	f002 fba3 	bl	80038b4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 800116e:	213c      	movs	r1, #60	@ 0x3c
 8001170:	4834      	ldr	r0, [pc, #208]	@ (8001244 <main+0x140>)
 8001172:	f002 fe31 	bl	8003dd8 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 8001176:	4834      	ldr	r0, [pc, #208]	@ (8001248 <main+0x144>)
 8001178:	f002 fb9c 	bl	80038b4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 800117c:	213c      	movs	r1, #60	@ 0x3c
 800117e:	4832      	ldr	r0, [pc, #200]	@ (8001248 <main+0x144>)
 8001180:	f002 fe2a 	bl	8003dd8 <HAL_TIM_Encoder_Start_IT>
  // enable both sides of motor driver IC
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_SET);
 8001184:	2201      	movs	r2, #1
 8001186:	2108      	movs	r1, #8
 8001188:	4830      	ldr	r0, [pc, #192]	@ (800124c <main+0x148>)
 800118a:	f001 faf3 	bl	8002774 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_SET);
 800118e:	2201      	movs	r2, #1
 8001190:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001194:	482e      	ldr	r0, [pc, #184]	@ (8001250 <main+0x14c>)
 8001196:	f001 faed 	bl	8002774 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 800119a:	2201      	movs	r2, #1
 800119c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011a0:	482c      	ldr	r0, [pc, #176]	@ (8001254 <main+0x150>)
 80011a2:	f001 fae7 	bl	8002774 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 80011a6:	2201      	movs	r2, #1
 80011a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ac:	4829      	ldr	r0, [pc, #164]	@ (8001254 <main+0x150>)
 80011ae:	f001 fae1 	bl	8002774 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b8:	4826      	ldr	r0, [pc, #152]	@ (8001254 <main+0x150>)
 80011ba:	f001 fadb 	bl	8002774 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 80011be:	2201      	movs	r2, #1
 80011c0:	2180      	movs	r1, #128	@ 0x80
 80011c2:	4824      	ldr	r0, [pc, #144]	@ (8001254 <main+0x150>)
 80011c4:	f001 fad6 	bl	8002774 <HAL_GPIO_WritePin>

  servo_reset_all();
 80011c8:	f000 fb3e 	bl	8001848 <servo_reset_all>
  HAL_Delay(2000);
 80011cc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011d0:	f001 f848 	bl	8002264 <HAL_Delay>
  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2180      	movs	r1, #128	@ 0x80
 80011d8:	481e      	ldr	r0, [pc, #120]	@ (8001254 <main+0x150>)
 80011da:	f001 facb 	bl	8002774 <HAL_GPIO_WritePin>
    // 4. test base2wheel and wheel2pwm
    // test_read_vel = base2wheel(test_base_vel);
    // test_pwm = wheel2pwm(test_read_vel);

    // 2. always stay in the loop and update MOTOR_MAX_VELOCITY
    wheel_control(FRONT_LEFT, 16800);
 80011de:	f244 11a0 	movw	r1, #16800	@ 0x41a0
 80011e2:	2000      	movs	r0, #0
 80011e4:	f000 f88c 	bl	8001300 <wheel_control>
    wheel_control(REAR_LEFT, 16800);
 80011e8:	f244 11a0 	movw	r1, #16800	@ 0x41a0
 80011ec:	2002      	movs	r0, #2
 80011ee:	f000 f887 	bl	8001300 <wheel_control>
    wheel_control(FRONT_RIGHT, 16800);
 80011f2:	f244 11a0 	movw	r1, #16800	@ 0x41a0
 80011f6:	2001      	movs	r0, #1
 80011f8:	f000 f882 	bl	8001300 <wheel_control>
    wheel_control(REAR_RIGHT, 16800);
 80011fc:	f244 11a0 	movw	r1, #16800	@ 0x41a0
 8001200:	2003      	movs	r0, #3
 8001202:	f000 f87d 	bl	8001300 <wheel_control>
    test_wheel_vel = read_current_velocity(encoders);
 8001206:	4814      	ldr	r0, [pc, #80]	@ (8001258 <main+0x154>)
 8001208:	f7ff fe7c 	bl	8000f04 <read_current_velocity>
 800120c:	eeb0 6a40 	vmov.f32	s12, s0
 8001210:	eef0 6a60 	vmov.f32	s13, s1
 8001214:	eeb0 7a41 	vmov.f32	s14, s2
 8001218:	eef0 7a61 	vmov.f32	s15, s3
 800121c:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <main+0x158>)
 800121e:	ed83 6a00 	vstr	s12, [r3]
 8001222:	edc3 6a01 	vstr	s13, [r3, #4]
 8001226:	ed83 7a02 	vstr	s14, [r3, #8]
 800122a:	edc3 7a03 	vstr	s15, [r3, #12]
    HAL_Delay(1);
 800122e:	2001      	movs	r0, #1
 8001230:	f001 f818 	bl	8002264 <HAL_Delay>
    wheel_control(FRONT_LEFT, 16800);
 8001234:	bf00      	nop
 8001236:	e7d2      	b.n	80011de <main+0xda>
 8001238:	20000108 	.word	0x20000108
 800123c:	200000bc 	.word	0x200000bc
 8001240:	20000154 	.word	0x20000154
 8001244:	200001a0 	.word	0x200001a0
 8001248:	200001ec 	.word	0x200001ec
 800124c:	48000800 	.word	0x48000800
 8001250:	48000c00 	.word	0x48000c00
 8001254:	48001000 	.word	0x48001000
 8001258:	20000000 	.word	0x20000000
 800125c:	200000ac 	.word	0x200000ac

08001260 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b094      	sub	sp, #80	@ 0x50
 8001264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001266:	f107 0318 	add.w	r3, r7, #24
 800126a:	2238      	movs	r2, #56	@ 0x38
 800126c:	2100      	movs	r1, #0
 800126e:	4618      	mov	r0, r3
 8001270:	f004 fcb2 	bl	8005bd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]
 8001280:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001282:	2000      	movs	r0, #0
 8001284:	f001 fa8e 	bl	80027a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001288:	2301      	movs	r3, #1
 800128a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800128c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001290:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001292:	2302      	movs	r3, #2
 8001294:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001296:	2303      	movs	r3, #3
 8001298:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800129a:	2302      	movs	r3, #2
 800129c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800129e:	2355      	movs	r3, #85	@ 0x55
 80012a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012a2:	2302      	movs	r3, #2
 80012a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012a6:	2302      	movs	r3, #2
 80012a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012aa:	2302      	movs	r3, #2
 80012ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80012ae:	f107 0318 	add.w	r3, r7, #24
 80012b2:	4618      	mov	r0, r3
 80012b4:	f001 fb2a 	bl	800290c <HAL_RCC_OscConfig>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <SystemClock_Config+0x62>
    Error_Handler();
 80012be:	f000 f818 	bl	80012f2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80012c2:	230f      	movs	r3, #15
 80012c4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c6:	2303      	movs	r3, #3
 80012c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2104      	movs	r1, #4
 80012da:	4618      	mov	r0, r3
 80012dc:	f001 fe28 	bl	8002f30 <HAL_RCC_ClockConfig>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <SystemClock_Config+0x8a>
    Error_Handler();
 80012e6:	f000 f804 	bl	80012f2 <Error_Handler>
  }
}
 80012ea:	bf00      	nop
 80012ec:	3750      	adds	r7, #80	@ 0x50
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f6:	b672      	cpsid	i
}
 80012f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80012fa:	bf00      	nop
 80012fc:	e7fd      	b.n	80012fa <Error_Handler+0x8>
	...

08001300 <wheel_control>:
  // int rear_right = (int)(wheel_vel.rear_right * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * RR_MOTOR_ARR / 100.0);
  // return (WheelPWM){front_left, front_right, rear_left, rear_right};
}

// TODO: need to update
void wheel_control(Wheel wheel, int speed) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	6039      	str	r1, [r7, #0]
 800130a:	71fb      	strb	r3, [r7, #7]
  if (speed > 16800)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	f244 12a0 	movw	r2, #16800	@ 0x41a0
 8001312:	4293      	cmp	r3, r2
 8001314:	dd03      	ble.n	800131e <wheel_control+0x1e>
    speed = 16800;
 8001316:	f244 13a0 	movw	r3, #16800	@ 0x41a0
 800131a:	603b      	str	r3, [r7, #0]
 800131c:	e005      	b.n	800132a <wheel_control+0x2a>
  else if (speed < -16800)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	4a93      	ldr	r2, [pc, #588]	@ (8001570 <wheel_control+0x270>)
 8001322:	4293      	cmp	r3, r2
 8001324:	da01      	bge.n	800132a <wheel_control+0x2a>
    speed = -16800;
 8001326:	4b92      	ldr	r3, [pc, #584]	@ (8001570 <wheel_control+0x270>)
 8001328:	603b      	str	r3, [r7, #0]

  switch (wheel) {
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	2b03      	cmp	r3, #3
 800132e:	f200 80e7 	bhi.w	8001500 <wheel_control+0x200>
 8001332:	a201      	add	r2, pc, #4	@ (adr r2, 8001338 <wheel_control+0x38>)
 8001334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001338:	08001349 	.word	0x08001349
 800133c:	080013b1 	.word	0x080013b1
 8001340:	08001425 	.word	0x08001425
 8001344:	0800148d 	.word	0x0800148d
    case FRONT_LEFT:
      if (speed > 0) {
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	dd0c      	ble.n	8001368 <wheel_control+0x68>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_SET);
 800134e:	2201      	movs	r2, #1
 8001350:	2120      	movs	r1, #32
 8001352:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001356:	f001 fa0d 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 800135a:	2200      	movs	r2, #0
 800135c:	2110      	movs	r1, #16
 800135e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001362:	f001 fa07 	bl	8002774 <HAL_GPIO_WritePin>
 8001366:	e01b      	b.n	80013a0 <wheel_control+0xa0>
      } else if (speed < 0) {
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	da0c      	bge.n	8001388 <wheel_control+0x88>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	2120      	movs	r1, #32
 8001372:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001376:	f001 f9fd 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_SET);
 800137a:	2201      	movs	r2, #1
 800137c:	2110      	movs	r1, #16
 800137e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001382:	f001 f9f7 	bl	8002774 <HAL_GPIO_WritePin>
 8001386:	e00b      	b.n	80013a0 <wheel_control+0xa0>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	2120      	movs	r1, #32
 800138c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001390:	f001 f9f0 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8001394:	2200      	movs	r2, #0
 8001396:	2110      	movs	r1, #16
 8001398:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800139c:	f001 f9ea 	bl	8002774 <HAL_GPIO_WritePin>
      }
      FL_MOTOR_CCR = abs(speed);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80013a6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80013aa:	4b72      	ldr	r3, [pc, #456]	@ (8001574 <wheel_control+0x274>)
 80013ac:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80013ae:	e0db      	b.n	8001568 <wheel_control+0x268>
    case FRONT_RIGHT:
      if (speed < 0) {
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	da0e      	bge.n	80013d4 <wheel_control+0xd4>
        // FR_MOTOR_B_CCR = speed;
        // FR_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_SET);
 80013b6:	2201      	movs	r2, #1
 80013b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013c0:	f001 f9d8 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);
 80013c4:	2200      	movs	r2, #0
 80013c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ce:	f001 f9d1 	bl	8002774 <HAL_GPIO_WritePin>
 80013d2:	e01f      	b.n	8001414 <wheel_control+0x114>
      } else if (speed > 0) {
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	dd0e      	ble.n	80013f8 <wheel_control+0xf8>
        // FR_MOTOR_B_CCR = 0;
        // FR_MOTOR_A_CCR = -speed;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_RESET);
 80013da:	2200      	movs	r2, #0
 80013dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013e4:	f001 f9c6 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_SET);
 80013e8:	2201      	movs	r2, #1
 80013ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013f2:	f001 f9bf 	bl	8002774 <HAL_GPIO_WritePin>
 80013f6:	e00d      	b.n	8001414 <wheel_control+0x114>
      } else {
        // FR_MOTOR_A_CCR = 0;
        // FR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001402:	f001 f9b7 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800140c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001410:	f001 f9b0 	bl	8002774 <HAL_GPIO_WritePin>
      }
      FR_MOTOR_CCR = abs(speed);
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800141a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800141e:	4b55      	ldr	r3, [pc, #340]	@ (8001574 <wheel_control+0x274>)
 8001420:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 8001422:	e0a1      	b.n	8001568 <wheel_control+0x268>
    case REAR_LEFT:
      if (speed > 0) {
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	dd0c      	ble.n	8001444 <wheel_control+0x144>
        // RL_MOTOR_B_CCR = 0;
        // RL_MOTOR_A_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_SET);
 800142a:	2201      	movs	r2, #1
 800142c:	2140      	movs	r1, #64	@ 0x40
 800142e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001432:	f001 f99f 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2180      	movs	r1, #128	@ 0x80
 800143a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800143e:	f001 f999 	bl	8002774 <HAL_GPIO_WritePin>
 8001442:	e01b      	b.n	800147c <wheel_control+0x17c>
      } else if (speed < 0) {
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	da0c      	bge.n	8001464 <wheel_control+0x164>
        // RL_MOTOR_B_CCR = -speed;
        // RL_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	2140      	movs	r1, #64	@ 0x40
 800144e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001452:	f001 f98f 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_SET);
 8001456:	2201      	movs	r2, #1
 8001458:	2180      	movs	r1, #128	@ 0x80
 800145a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800145e:	f001 f989 	bl	8002774 <HAL_GPIO_WritePin>
 8001462:	e00b      	b.n	800147c <wheel_control+0x17c>
      } else {
        // RL_MOTOR_A_CCR = 0;
        // RL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	2140      	movs	r1, #64	@ 0x40
 8001468:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800146c:	f001 f982 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	2180      	movs	r1, #128	@ 0x80
 8001474:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001478:	f001 f97c 	bl	8002774 <HAL_GPIO_WritePin>
      }
      RL_MOTOR_CCR = abs(speed);
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001482:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001486:	4b3b      	ldr	r3, [pc, #236]	@ (8001574 <wheel_control+0x274>)
 8001488:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 800148a:	e06d      	b.n	8001568 <wheel_control+0x268>
    case REAR_RIGHT:
      if (speed < 0) {
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2b00      	cmp	r3, #0
 8001490:	da0e      	bge.n	80014b0 <wheel_control+0x1b0>
        // RR_MOTOR_A_CCR = speed;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_SET);
 8001492:	2201      	movs	r2, #1
 8001494:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001498:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800149c:	f001 f96a 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_RESET);
 80014a0:	2200      	movs	r2, #0
 80014a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014aa:	f001 f963 	bl	8002774 <HAL_GPIO_WritePin>
 80014ae:	e01f      	b.n	80014f0 <wheel_control+0x1f0>
      } else if (speed > 0) {
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	dd0e      	ble.n	80014d4 <wheel_control+0x1d4>
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = -speed;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_RESET);
 80014b6:	2200      	movs	r2, #0
 80014b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014c0:	f001 f958 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_SET);
 80014c4:	2201      	movs	r2, #1
 80014c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ce:	f001 f951 	bl	8002774 <HAL_GPIO_WritePin>
 80014d2:	e00d      	b.n	80014f0 <wheel_control+0x1f0>
      } else {
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014de:	f001 f949 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_RESET);
 80014e2:	2200      	movs	r2, #0
 80014e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ec:	f001 f942 	bl	8002774 <HAL_GPIO_WritePin>
      }
      RR_MOTOR_CCR = abs(speed);
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80014f6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80014fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001574 <wheel_control+0x274>)
 80014fc:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 80014fe:	e033      	b.n	8001568 <wheel_control+0x268>
    default:
      if (speed > 0) {
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	dd0c      	ble.n	8001520 <wheel_control+0x220>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_SET);
 8001506:	2201      	movs	r2, #1
 8001508:	2120      	movs	r1, #32
 800150a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800150e:	f001 f931 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8001512:	2200      	movs	r2, #0
 8001514:	2110      	movs	r1, #16
 8001516:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800151a:	f001 f92b 	bl	8002774 <HAL_GPIO_WritePin>
 800151e:	e01b      	b.n	8001558 <wheel_control+0x258>
      } else if (speed < 0) {
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	da0c      	bge.n	8001540 <wheel_control+0x240>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	2120      	movs	r1, #32
 800152a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800152e:	f001 f921 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_SET);
 8001532:	2201      	movs	r2, #1
 8001534:	2110      	movs	r1, #16
 8001536:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800153a:	f001 f91b 	bl	8002774 <HAL_GPIO_WritePin>
 800153e:	e00b      	b.n	8001558 <wheel_control+0x258>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	2120      	movs	r1, #32
 8001544:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001548:	f001 f914 	bl	8002774 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 800154c:	2200      	movs	r2, #0
 800154e:	2110      	movs	r1, #16
 8001550:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001554:	f001 f90e 	bl	8002774 <HAL_GPIO_WritePin>
      }
      FL_MOTOR_CCR = abs(speed);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800155e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001562:	4b04      	ldr	r3, [pc, #16]	@ (8001574 <wheel_control+0x274>)
 8001564:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8001566:	bf00      	nop
  }
}
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	ffffbe60 	.word	0xffffbe60
 8001574:	40000400 	.word	0x40000400

08001578 <servo_move>:
  HAL_UART_Transmit(&huart5, send_buffer, sizeof(send_buffer), 0xFFFF);
  HAL_UART_Receive(&huart5, receive_buffer, sizeof(receive_buffer), 0xFFFF);
  target_servo->current_pos = (receive_buffer[8] << 8) + receive_buffer[7];
}

void servo_move(HTD45H_Servo* target_servo, uint16_t target_pos, uint16_t time) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	460b      	mov	r3, r1
 8001582:	807b      	strh	r3, [r7, #2]
 8001584:	4613      	mov	r3, r2
 8001586:	803b      	strh	r3, [r7, #0]
  uint8_t send_buffer[10];
  send_buffer[0] = send_buffer[1] = FRAME_HEADER;
 8001588:	2355      	movs	r3, #85	@ 0x55
 800158a:	737b      	strb	r3, [r7, #13]
 800158c:	7b7b      	ldrb	r3, [r7, #13]
 800158e:	733b      	strb	r3, [r7, #12]
  send_buffer[2] = 0x01 * 3 + 5;
 8001590:	2308      	movs	r3, #8
 8001592:	73bb      	strb	r3, [r7, #14]
  send_buffer[3] = CMD_SERVO_MOVE;
 8001594:	2303      	movs	r3, #3
 8001596:	73fb      	strb	r3, [r7, #15]
  send_buffer[4] = 0x01;
 8001598:	2301      	movs	r3, #1
 800159a:	743b      	strb	r3, [r7, #16]
  send_buffer[5] = GET_LOW_BYTE(time);
 800159c:	883b      	ldrh	r3, [r7, #0]
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	747b      	strb	r3, [r7, #17]
  send_buffer[6] = GET_HIGH_BYTE(time);
 80015a2:	883b      	ldrh	r3, [r7, #0]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	74bb      	strb	r3, [r7, #18]
  send_buffer[7] = target_servo->servo_id;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	74fb      	strb	r3, [r7, #19]
  send_buffer[8] = GET_LOW_BYTE(target_pos);
 80015b2:	887b      	ldrh	r3, [r7, #2]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	753b      	strb	r3, [r7, #20]
  send_buffer[9] = GET_HIGH_BYTE(target_pos);
 80015b8:	887b      	ldrh	r3, [r7, #2]
 80015ba:	0a1b      	lsrs	r3, r3, #8
 80015bc:	b29b      	uxth	r3, r3
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	757b      	strb	r3, [r7, #21]
  HAL_UART_Transmit(&huart5, send_buffer, sizeof(send_buffer), 0xFFFF);
 80015c2:	f107 010c 	add.w	r1, r7, #12
 80015c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015ca:	220a      	movs	r2, #10
 80015cc:	4898      	ldr	r0, [pc, #608]	@ (8001830 <servo_move+0x2b8>)
 80015ce:	f003 fc57 	bl	8004e80 <HAL_UART_Transmit>
  target_servo->current_pos = target_pos;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	887a      	ldrh	r2, [r7, #2]
 80015d6:	805a      	strh	r2, [r3, #2]

  switch (target_servo->servo_id) {
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	3b01      	subs	r3, #1
 80015de:	2b05      	cmp	r3, #5
 80015e0:	f200 8110 	bhi.w	8001804 <servo_move+0x28c>
 80015e4:	a201      	add	r2, pc, #4	@ (adr r2, 80015ec <servo_move+0x74>)
 80015e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ea:	bf00      	nop
 80015ec:	08001605 	.word	0x08001605
 80015f0:	08001685 	.word	0x08001685
 80015f4:	08001705 	.word	0x08001705
 80015f8:	08001785 	.word	0x08001785
 80015fc:	08001805 	.word	0x08001805
 8001600:	08001805 	.word	0x08001805
    case 1:
      target_servo->current_degree = SERVO_ID1_POS_TO_ANGLE(target_pos);
 8001604:	887b      	ldrh	r3, [r7, #2]
 8001606:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800160a:	d91c      	bls.n	8001646 <servo_move+0xce>
 800160c:	887b      	ldrh	r3, [r7, #2]
 800160e:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe ff52 	bl	80004bc <__aeabi_i2d>
 8001618:	f04f 0200 	mov.w	r2, #0
 800161c:	4b85      	ldr	r3, [pc, #532]	@ (8001834 <servo_move+0x2bc>)
 800161e:	f7fe ffb7 	bl	8000590 <__aeabi_dmul>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4610      	mov	r0, r2
 8001628:	4619      	mov	r1, r3
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	4b82      	ldr	r3, [pc, #520]	@ (8001838 <servo_move+0x2c0>)
 8001630:	f7ff f8d8 	bl	80007e4 <__aeabi_ddiv>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4610      	mov	r0, r2
 800163a:	4619      	mov	r1, r3
 800163c:	f7ff f9ba 	bl	80009b4 <__aeabi_d2iz>
 8001640:	4603      	mov	r3, r0
 8001642:	b21b      	sxth	r3, r3
 8001644:	e01b      	b.n	800167e <servo_move+0x106>
 8001646:	887b      	ldrh	r3, [r7, #2]
 8001648:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ff35 	bl	80004bc <__aeabi_i2d>
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	4b79      	ldr	r3, [pc, #484]	@ (800183c <servo_move+0x2c4>)
 8001658:	f7fe ff9a 	bl	8000590 <__aeabi_dmul>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	4b75      	ldr	r3, [pc, #468]	@ (8001840 <servo_move+0x2c8>)
 800166a:	f7ff f8bb 	bl	80007e4 <__aeabi_ddiv>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f7ff f99d 	bl	80009b4 <__aeabi_d2iz>
 800167a:	4603      	mov	r3, r0
 800167c:	b21b      	sxth	r3, r3
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	8093      	strh	r3, [r2, #4]
      break;
 8001682:	e0c0      	b.n	8001806 <servo_move+0x28e>
    case 2:
      target_servo->current_degree = SERVO_ID2_POS_TO_ANGLE(target_pos);
 8001684:	887b      	ldrh	r3, [r7, #2]
 8001686:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800168a:	d91c      	bls.n	80016c6 <servo_move+0x14e>
 800168c:	887b      	ldrh	r3, [r7, #2]
 800168e:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001692:	4618      	mov	r0, r3
 8001694:	f7fe ff12 	bl	80004bc <__aeabi_i2d>
 8001698:	f04f 0200 	mov.w	r2, #0
 800169c:	4b65      	ldr	r3, [pc, #404]	@ (8001834 <servo_move+0x2bc>)
 800169e:	f7fe ff77 	bl	8000590 <__aeabi_dmul>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	4b62      	ldr	r3, [pc, #392]	@ (8001838 <servo_move+0x2c0>)
 80016b0:	f7ff f898 	bl	80007e4 <__aeabi_ddiv>
 80016b4:	4602      	mov	r2, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	4610      	mov	r0, r2
 80016ba:	4619      	mov	r1, r3
 80016bc:	f7ff f97a 	bl	80009b4 <__aeabi_d2iz>
 80016c0:	4603      	mov	r3, r0
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	e01b      	b.n	80016fe <servo_move+0x186>
 80016c6:	887b      	ldrh	r3, [r7, #2]
 80016c8:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7fe fef5 	bl	80004bc <__aeabi_i2d>
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	4b59      	ldr	r3, [pc, #356]	@ (800183c <servo_move+0x2c4>)
 80016d8:	f7fe ff5a 	bl	8000590 <__aeabi_dmul>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	a34a      	add	r3, pc, #296	@ (adr r3, 8001810 <servo_move+0x298>)
 80016e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ea:	f7ff f87b 	bl	80007e4 <__aeabi_ddiv>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4610      	mov	r0, r2
 80016f4:	4619      	mov	r1, r3
 80016f6:	f7ff f95d 	bl	80009b4 <__aeabi_d2iz>
 80016fa:	4603      	mov	r3, r0
 80016fc:	b21b      	sxth	r3, r3
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	8093      	strh	r3, [r2, #4]
      break;
 8001702:	e080      	b.n	8001806 <servo_move+0x28e>
    case 3:
      target_servo->current_degree = SERVO_ID3_POS_TO_ANGLE(target_pos);
 8001704:	887b      	ldrh	r3, [r7, #2]
 8001706:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800170a:	d91c      	bls.n	8001746 <servo_move+0x1ce>
 800170c:	887b      	ldrh	r3, [r7, #2]
 800170e:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe fed2 	bl	80004bc <__aeabi_i2d>
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	4b45      	ldr	r3, [pc, #276]	@ (8001834 <servo_move+0x2bc>)
 800171e:	f7fe ff37 	bl	8000590 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	a33b      	add	r3, pc, #236	@ (adr r3, 8001818 <servo_move+0x2a0>)
 800172c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001730:	f7ff f858 	bl	80007e4 <__aeabi_ddiv>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4610      	mov	r0, r2
 800173a:	4619      	mov	r1, r3
 800173c:	f7ff f93a 	bl	80009b4 <__aeabi_d2iz>
 8001740:	4603      	mov	r3, r0
 8001742:	b21b      	sxth	r3, r3
 8001744:	e01b      	b.n	800177e <servo_move+0x206>
 8001746:	887b      	ldrh	r3, [r7, #2]
 8001748:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 800174c:	4618      	mov	r0, r3
 800174e:	f7fe feb5 	bl	80004bc <__aeabi_i2d>
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	4b39      	ldr	r3, [pc, #228]	@ (800183c <servo_move+0x2c4>)
 8001758:	f7fe ff1a 	bl	8000590 <__aeabi_dmul>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4610      	mov	r0, r2
 8001762:	4619      	mov	r1, r3
 8001764:	a32e      	add	r3, pc, #184	@ (adr r3, 8001820 <servo_move+0x2a8>)
 8001766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176a:	f7ff f83b 	bl	80007e4 <__aeabi_ddiv>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4610      	mov	r0, r2
 8001774:	4619      	mov	r1, r3
 8001776:	f7ff f91d 	bl	80009b4 <__aeabi_d2iz>
 800177a:	4603      	mov	r3, r0
 800177c:	b21b      	sxth	r3, r3
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	8093      	strh	r3, [r2, #4]
      break;
 8001782:	e040      	b.n	8001806 <servo_move+0x28e>
    case 4:
      target_servo->current_degree = SERVO_ID4_POS_TO_ANGLE(target_pos);
 8001784:	887b      	ldrh	r3, [r7, #2]
 8001786:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800178a:	d91c      	bls.n	80017c6 <servo_move+0x24e>
 800178c:	887b      	ldrh	r3, [r7, #2]
 800178e:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fe92 	bl	80004bc <__aeabi_i2d>
 8001798:	f04f 0200 	mov.w	r2, #0
 800179c:	4b25      	ldr	r3, [pc, #148]	@ (8001834 <servo_move+0x2bc>)
 800179e:	f7fe fef7 	bl	8000590 <__aeabi_dmul>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	a31f      	add	r3, pc, #124	@ (adr r3, 8001828 <servo_move+0x2b0>)
 80017ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b0:	f7ff f818 	bl	80007e4 <__aeabi_ddiv>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4610      	mov	r0, r2
 80017ba:	4619      	mov	r1, r3
 80017bc:	f7ff f8fa 	bl	80009b4 <__aeabi_d2iz>
 80017c0:	4603      	mov	r3, r0
 80017c2:	b21b      	sxth	r3, r3
 80017c4:	e01b      	b.n	80017fe <servo_move+0x286>
 80017c6:	887b      	ldrh	r3, [r7, #2]
 80017c8:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe fe75 	bl	80004bc <__aeabi_i2d>
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	4b19      	ldr	r3, [pc, #100]	@ (800183c <servo_move+0x2c4>)
 80017d8:	f7fe feda 	bl	8000590 <__aeabi_dmul>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	4610      	mov	r0, r2
 80017e2:	4619      	mov	r1, r3
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	4b16      	ldr	r3, [pc, #88]	@ (8001844 <servo_move+0x2cc>)
 80017ea:	f7fe fffb 	bl	80007e4 <__aeabi_ddiv>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	4610      	mov	r0, r2
 80017f4:	4619      	mov	r1, r3
 80017f6:	f7ff f8dd 	bl	80009b4 <__aeabi_d2iz>
 80017fa:	4603      	mov	r3, r0
 80017fc:	b21b      	sxth	r3, r3
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	8093      	strh	r3, [r2, #4]
      break;
 8001802:	e000      	b.n	8001806 <servo_move+0x28e>
    case 5:
      break;
    case 6:
      break;
    default:
      break;
 8001804:	bf00      	nop
  }
}
 8001806:	bf00      	nop
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	00000000 	.word	0x00000000
 8001814:	c0786000 	.word	0xc0786000
 8001818:	00000000 	.word	0x00000000
 800181c:	40777000 	.word	0x40777000
 8001820:	00000000 	.word	0x00000000
 8001824:	c0772000 	.word	0xc0772000
 8001828:	00000000 	.word	0x00000000
 800182c:	4077c000 	.word	0x4077c000
 8001830:	20000238 	.word	0x20000238
 8001834:	40568000 	.word	0x40568000
 8001838:	40768000 	.word	0x40768000
 800183c:	c0568000 	.word	0xc0568000
 8001840:	c0790000 	.word	0xc0790000
 8001844:	c0768000 	.word	0xc0768000

08001848 <servo_reset_all>:
uint16_t servo_get_current_pos(HTD45H_Servo* target_servo) {
  servo_update_current_pos(target_servo);
  return target_servo->current_pos;
}

void servo_reset_all(void) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
  for (int i = 0; i < 6; i++)
 800184e:	2300      	movs	r3, #0
 8001850:	607b      	str	r3, [r7, #4]
 8001852:	e010      	b.n	8001876 <servo_reset_all+0x2e>
    servo_move(&(servos[i]), INITIAL_POS, 500);
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	4613      	mov	r3, r2
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	4413      	add	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4a0a      	ldr	r2, [pc, #40]	@ (8001888 <servo_reset_all+0x40>)
 8001860:	4413      	add	r3, r2
 8001862:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001866:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff fe84 	bl	8001578 <servo_move>
  for (int i = 0; i < 6; i++)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3301      	adds	r3, #1
 8001874:	607b      	str	r3, [r7, #4]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2b05      	cmp	r3, #5
 800187a:	ddeb      	ble.n	8001854 <servo_reset_all+0xc>
 800187c:	bf00      	nop
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	20000060 	.word	0x20000060

0800188c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001892:	4b0f      	ldr	r3, [pc, #60]	@ (80018d0 <HAL_MspInit+0x44>)
 8001894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001896:	4a0e      	ldr	r2, [pc, #56]	@ (80018d0 <HAL_MspInit+0x44>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6613      	str	r3, [r2, #96]	@ 0x60
 800189e:	4b0c      	ldr	r3, [pc, #48]	@ (80018d0 <HAL_MspInit+0x44>)
 80018a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018aa:	4b09      	ldr	r3, [pc, #36]	@ (80018d0 <HAL_MspInit+0x44>)
 80018ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ae:	4a08      	ldr	r2, [pc, #32]	@ (80018d0 <HAL_MspInit+0x44>)
 80018b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018b6:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <HAL_MspInit+0x44>)
 80018b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80018c2:	f001 f813 	bl	80028ec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40021000 	.word	0x40021000

080018d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <NMI_Handler+0x4>

080018dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <HardFault_Handler+0x4>

080018e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <MemManage_Handler+0x4>

080018ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <BusFault_Handler+0x4>

080018f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <UsageFault_Handler+0x4>

080018fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800192a:	f000 fc7d 	bl	8002228 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001938:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <SystemInit+0x20>)
 800193a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800193e:	4a05      	ldr	r2, [pc, #20]	@ (8001954 <SystemInit+0x20>)
 8001940:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001944:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08c      	sub	sp, #48	@ 0x30
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	2224      	movs	r2, #36	@ 0x24
 8001964:	2100      	movs	r1, #0
 8001966:	4618      	mov	r0, r3
 8001968:	f004 f936 	bl	8005bd8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800196c:	463b      	mov	r3, r7
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001976:	4b23      	ldr	r3, [pc, #140]	@ (8001a04 <MX_TIM1_Init+0xac>)
 8001978:	4a23      	ldr	r2, [pc, #140]	@ (8001a08 <MX_TIM1_Init+0xb0>)
 800197a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800197c:	4b21      	ldr	r3, [pc, #132]	@ (8001a04 <MX_TIM1_Init+0xac>)
 800197e:	2200      	movs	r2, #0
 8001980:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001982:	4b20      	ldr	r3, [pc, #128]	@ (8001a04 <MX_TIM1_Init+0xac>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001988:	4b1e      	ldr	r3, [pc, #120]	@ (8001a04 <MX_TIM1_Init+0xac>)
 800198a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800198e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001990:	4b1c      	ldr	r3, [pc, #112]	@ (8001a04 <MX_TIM1_Init+0xac>)
 8001992:	2200      	movs	r2, #0
 8001994:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001996:	4b1b      	ldr	r3, [pc, #108]	@ (8001a04 <MX_TIM1_Init+0xac>)
 8001998:	2200      	movs	r2, #0
 800199a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800199c:	4b19      	ldr	r3, [pc, #100]	@ (8001a04 <MX_TIM1_Init+0xac>)
 800199e:	2280      	movs	r2, #128	@ 0x80
 80019a0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019a2:	2303      	movs	r3, #3
 80019a4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019a6:	2300      	movs	r3, #0
 80019a8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019aa:	2301      	movs	r3, #1
 80019ac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80019b2:	230a      	movs	r3, #10
 80019b4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019b6:	2300      	movs	r3, #0
 80019b8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019ba:	2301      	movs	r3, #1
 80019bc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019be:	2300      	movs	r3, #0
 80019c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80019c2:	230a      	movs	r3, #10
 80019c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80019c6:	f107 030c 	add.w	r3, r7, #12
 80019ca:	4619      	mov	r1, r3
 80019cc:	480d      	ldr	r0, [pc, #52]	@ (8001a04 <MX_TIM1_Init+0xac>)
 80019ce:	f002 f95d 	bl	8003c8c <HAL_TIM_Encoder_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80019d8:	f7ff fc8b 	bl	80012f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019dc:	2300      	movs	r3, #0
 80019de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019e0:	2300      	movs	r3, #0
 80019e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e4:	2300      	movs	r3, #0
 80019e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019e8:	463b      	mov	r3, r7
 80019ea:	4619      	mov	r1, r3
 80019ec:	4805      	ldr	r0, [pc, #20]	@ (8001a04 <MX_TIM1_Init+0xac>)
 80019ee:	f003 f961 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80019f8:	f7ff fc7b 	bl	80012f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80019fc:	bf00      	nop
 80019fe:	3730      	adds	r7, #48	@ 0x30
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	200000bc 	.word	0x200000bc
 8001a08:	40012c00 	.word	0x40012c00

08001a0c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b08e      	sub	sp, #56	@ 0x38
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a20:	f107 031c 	add.w	r3, r7, #28
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a2c:	463b      	mov	r3, r7
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	611a      	str	r2, [r3, #16]
 8001a3a:	615a      	str	r2, [r3, #20]
 8001a3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a3e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001a40:	4a3d      	ldr	r2, [pc, #244]	@ (8001b38 <MX_TIM3_Init+0x12c>)
 8001a42:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 8001a44:	4b3b      	ldr	r3, [pc, #236]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 16799;
 8001a50:	4b38      	ldr	r3, [pc, #224]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001a52:	f244 129f 	movw	r2, #16799	@ 0x419f
 8001a56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a58:	4b36      	ldr	r3, [pc, #216]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a5e:	4b35      	ldr	r3, [pc, #212]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001a60:	2280      	movs	r2, #128	@ 0x80
 8001a62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a64:	4833      	ldr	r0, [pc, #204]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001a66:	f001 fecd 	bl	8003804 <HAL_TIM_Base_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001a70:	f7ff fc3f 	bl	80012f2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a78:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a7e:	4619      	mov	r1, r3
 8001a80:	482c      	ldr	r0, [pc, #176]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001a82:	f002 fb6b 	bl	800415c <HAL_TIM_ConfigClockSource>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001a8c:	f7ff fc31 	bl	80012f2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a90:	4828      	ldr	r0, [pc, #160]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001a92:	f001 ff87 	bl	80039a4 <HAL_TIM_PWM_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001a9c:	f7ff fc29 	bl	80012f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001aa8:	f107 031c 	add.w	r3, r7, #28
 8001aac:	4619      	mov	r1, r3
 8001aae:	4821      	ldr	r0, [pc, #132]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001ab0:	f003 f900 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001aba:	f7ff fc1a 	bl	80012f2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001abe:	2360      	movs	r3, #96	@ 0x60
 8001ac0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ace:	463b      	mov	r3, r7
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4817      	ldr	r0, [pc, #92]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001ad6:	f002 fa2d 	bl	8003f34 <HAL_TIM_PWM_ConfigChannel>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001ae0:	f7ff fc07 	bl	80012f2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ae4:	463b      	mov	r3, r7
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4812      	ldr	r0, [pc, #72]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001aec:	f002 fa22 	bl	8003f34 <HAL_TIM_PWM_ConfigChannel>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001af6:	f7ff fbfc 	bl	80012f2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001afa:	463b      	mov	r3, r7
 8001afc:	2208      	movs	r2, #8
 8001afe:	4619      	mov	r1, r3
 8001b00:	480c      	ldr	r0, [pc, #48]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001b02:	f002 fa17 	bl	8003f34 <HAL_TIM_PWM_ConfigChannel>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001b0c:	f7ff fbf1 	bl	80012f2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b10:	463b      	mov	r3, r7
 8001b12:	220c      	movs	r2, #12
 8001b14:	4619      	mov	r1, r3
 8001b16:	4807      	ldr	r0, [pc, #28]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001b18:	f002 fa0c 	bl	8003f34 <HAL_TIM_PWM_ConfigChannel>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8001b22:	f7ff fbe6 	bl	80012f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b26:	4803      	ldr	r0, [pc, #12]	@ (8001b34 <MX_TIM3_Init+0x128>)
 8001b28:	f000 fa06 	bl	8001f38 <HAL_TIM_MspPostInit>

}
 8001b2c:	bf00      	nop
 8001b2e:	3738      	adds	r7, #56	@ 0x38
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20000108 	.word	0x20000108
 8001b38:	40000400 	.word	0x40000400

08001b3c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b08c      	sub	sp, #48	@ 0x30
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b42:	f107 030c 	add.w	r3, r7, #12
 8001b46:	2224      	movs	r2, #36	@ 0x24
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f004 f844 	bl	8005bd8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b50:	463b      	mov	r3, r7
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]
 8001b58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b5a:	4b21      	ldr	r3, [pc, #132]	@ (8001be0 <MX_TIM4_Init+0xa4>)
 8001b5c:	4a21      	ldr	r2, [pc, #132]	@ (8001be4 <MX_TIM4_Init+0xa8>)
 8001b5e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b60:	4b1f      	ldr	r3, [pc, #124]	@ (8001be0 <MX_TIM4_Init+0xa4>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b66:	4b1e      	ldr	r3, [pc, #120]	@ (8001be0 <MX_TIM4_Init+0xa4>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001be0 <MX_TIM4_Init+0xa4>)
 8001b6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b72:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b74:	4b1a      	ldr	r3, [pc, #104]	@ (8001be0 <MX_TIM4_Init+0xa4>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b7a:	4b19      	ldr	r3, [pc, #100]	@ (8001be0 <MX_TIM4_Init+0xa4>)
 8001b7c:	2280      	movs	r2, #128	@ 0x80
 8001b7e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b80:	2303      	movs	r3, #3
 8001b82:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b84:	2300      	movs	r3, #0
 8001b86:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001b90:	230a      	movs	r3, #10
 8001b92:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b94:	2300      	movs	r3, #0
 8001b96:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001ba0:	230a      	movs	r3, #10
 8001ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001ba4:	f107 030c 	add.w	r3, r7, #12
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480d      	ldr	r0, [pc, #52]	@ (8001be0 <MX_TIM4_Init+0xa4>)
 8001bac:	f002 f86e 	bl	8003c8c <HAL_TIM_Encoder_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001bb6:	f7ff fb9c 	bl	80012f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bc2:	463b      	mov	r3, r7
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4806      	ldr	r0, [pc, #24]	@ (8001be0 <MX_TIM4_Init+0xa4>)
 8001bc8:	f003 f874 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001bd2:	f7ff fb8e 	bl	80012f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001bd6:	bf00      	nop
 8001bd8:	3730      	adds	r7, #48	@ 0x30
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000154 	.word	0x20000154
 8001be4:	40000800 	.word	0x40000800

08001be8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08c      	sub	sp, #48	@ 0x30
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bee:	f107 030c 	add.w	r3, r7, #12
 8001bf2:	2224      	movs	r2, #36	@ 0x24
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f003 ffee 	bl	8005bd8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
 8001c04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c06:	4b21      	ldr	r3, [pc, #132]	@ (8001c8c <MX_TIM5_Init+0xa4>)
 8001c08:	4a21      	ldr	r2, [pc, #132]	@ (8001c90 <MX_TIM5_Init+0xa8>)
 8001c0a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001c0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001c8c <MX_TIM5_Init+0xa4>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c12:	4b1e      	ldr	r3, [pc, #120]	@ (8001c8c <MX_TIM5_Init+0xa4>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001c18:	4b1c      	ldr	r3, [pc, #112]	@ (8001c8c <MX_TIM5_Init+0xa4>)
 8001c1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c1e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c20:	4b1a      	ldr	r3, [pc, #104]	@ (8001c8c <MX_TIM5_Init+0xa4>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c26:	4b19      	ldr	r3, [pc, #100]	@ (8001c8c <MX_TIM5_Init+0xa4>)
 8001c28:	2280      	movs	r2, #128	@ 0x80
 8001c2a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c30:	2300      	movs	r3, #0
 8001c32:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c34:	2301      	movs	r3, #1
 8001c36:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001c3c:	230a      	movs	r3, #10
 8001c3e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c40:	2300      	movs	r3, #0
 8001c42:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c44:	2301      	movs	r3, #1
 8001c46:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001c4c:	230a      	movs	r3, #10
 8001c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001c50:	f107 030c 	add.w	r3, r7, #12
 8001c54:	4619      	mov	r1, r3
 8001c56:	480d      	ldr	r0, [pc, #52]	@ (8001c8c <MX_TIM5_Init+0xa4>)
 8001c58:	f002 f818 	bl	8003c8c <HAL_TIM_Encoder_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8001c62:	f7ff fb46 	bl	80012f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c66:	2300      	movs	r3, #0
 8001c68:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001c6e:	463b      	mov	r3, r7
 8001c70:	4619      	mov	r1, r3
 8001c72:	4806      	ldr	r0, [pc, #24]	@ (8001c8c <MX_TIM5_Init+0xa4>)
 8001c74:	f003 f81e 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001c7e:	f7ff fb38 	bl	80012f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001c82:	bf00      	nop
 8001c84:	3730      	adds	r7, #48	@ 0x30
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	200001a0 	.word	0x200001a0
 8001c90:	40000c00 	.word	0x40000c00

08001c94 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08c      	sub	sp, #48	@ 0x30
 8001c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c9a:	f107 030c 	add.w	r3, r7, #12
 8001c9e:	2224      	movs	r2, #36	@ 0x24
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f003 ff98 	bl	8005bd8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca8:	463b      	mov	r3, r7
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
 8001cb0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001cb2:	4b23      	ldr	r3, [pc, #140]	@ (8001d40 <MX_TIM8_Init+0xac>)
 8001cb4:	4a23      	ldr	r2, [pc, #140]	@ (8001d44 <MX_TIM8_Init+0xb0>)
 8001cb6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001cb8:	4b21      	ldr	r3, [pc, #132]	@ (8001d40 <MX_TIM8_Init+0xac>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cbe:	4b20      	ldr	r3, [pc, #128]	@ (8001d40 <MX_TIM8_Init+0xac>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d40 <MX_TIM8_Init+0xac>)
 8001cc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cca:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8001d40 <MX_TIM8_Init+0xac>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d40 <MX_TIM8_Init+0xac>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cd8:	4b19      	ldr	r3, [pc, #100]	@ (8001d40 <MX_TIM8_Init+0xac>)
 8001cda:	2280      	movs	r2, #128	@ 0x80
 8001cdc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001cee:	230a      	movs	r3, #10
 8001cf0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001cfe:	230a      	movs	r3, #10
 8001d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001d02:	f107 030c 	add.w	r3, r7, #12
 8001d06:	4619      	mov	r1, r3
 8001d08:	480d      	ldr	r0, [pc, #52]	@ (8001d40 <MX_TIM8_Init+0xac>)
 8001d0a:	f001 ffbf 	bl	8003c8c <HAL_TIM_Encoder_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001d14:	f7ff faed 	bl	80012f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001d24:	463b      	mov	r3, r7
 8001d26:	4619      	mov	r1, r3
 8001d28:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <MX_TIM8_Init+0xac>)
 8001d2a:	f002 ffc3 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001d34:	f7ff fadd 	bl	80012f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001d38:	bf00      	nop
 8001d3a:	3730      	adds	r7, #48	@ 0x30
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	200001ec 	.word	0x200001ec
 8001d44:	40013400 	.word	0x40013400

08001d48 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b090      	sub	sp, #64	@ 0x40
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a5d      	ldr	r2, [pc, #372]	@ (8001edc <HAL_TIM_Encoder_MspInit+0x194>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d128      	bne.n	8001dbc <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d6a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d6e:	4a5c      	ldr	r2, [pc, #368]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001d70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d74:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d76:	4b5a      	ldr	r3, [pc, #360]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d82:	4b57      	ldr	r3, [pc, #348]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d86:	4a56      	ldr	r2, [pc, #344]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001d88:	f043 0304 	orr.w	r3, r3, #4
 8001d8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d8e:	4b54      	ldr	r3, [pc, #336]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d92:	f003 0304 	and.w	r3, r3, #4
 8001d96:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da6:	2300      	movs	r3, #0
 8001da8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001daa:	2302      	movs	r3, #2
 8001dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001db2:	4619      	mov	r1, r3
 8001db4:	484b      	ldr	r0, [pc, #300]	@ (8001ee4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8001db6:	f000 fb5b 	bl	8002470 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001dba:	e08a      	b.n	8001ed2 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM4)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a49      	ldr	r2, [pc, #292]	@ (8001ee8 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d129      	bne.n	8001e1a <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001dc6:	4b46      	ldr	r3, [pc, #280]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dca:	4a45      	ldr	r2, [pc, #276]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001dcc:	f043 0304 	orr.w	r3, r3, #4
 8001dd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dd2:	4b43      	ldr	r3, [pc, #268]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd6:	f003 0304 	and.w	r3, r3, #4
 8001dda:	623b      	str	r3, [r7, #32]
 8001ddc:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dde:	4b40      	ldr	r3, [pc, #256]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de2:	4a3f      	ldr	r2, [pc, #252]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001de4:	f043 0308 	orr.w	r3, r3, #8
 8001de8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dea:	4b3d      	ldr	r3, [pc, #244]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dee:	f003 0308 	and.w	r3, r3, #8
 8001df2:	61fb      	str	r3, [r7, #28]
 8001df4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001df6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e10:	4619      	mov	r1, r3
 8001e12:	4836      	ldr	r0, [pc, #216]	@ (8001eec <HAL_TIM_Encoder_MspInit+0x1a4>)
 8001e14:	f000 fb2c 	bl	8002470 <HAL_GPIO_Init>
}
 8001e18:	e05b      	b.n	8001ed2 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM5)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a34      	ldr	r2, [pc, #208]	@ (8001ef0 <HAL_TIM_Encoder_MspInit+0x1a8>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d129      	bne.n	8001e78 <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e24:	4b2e      	ldr	r3, [pc, #184]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e28:	4a2d      	ldr	r2, [pc, #180]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e2a:	f043 0308 	orr.w	r3, r3, #8
 8001e2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e30:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e34:	f003 0308 	and.w	r3, r3, #8
 8001e38:	61bb      	str	r3, [r7, #24]
 8001e3a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3c:	4b28      	ldr	r3, [pc, #160]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e40:	4a27      	ldr	r2, [pc, #156]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e42:	f043 0301 	orr.w	r3, r3, #1
 8001e46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e48:	4b25      	ldr	r3, [pc, #148]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	617b      	str	r3, [r7, #20]
 8001e52:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e54:	2303      	movs	r3, #3
 8001e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e60:	2300      	movs	r3, #0
 8001e62:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001e64:	2302      	movs	r3, #2
 8001e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e68:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e72:	f000 fafd 	bl	8002470 <HAL_GPIO_Init>
}
 8001e76:	e02c      	b.n	8001ed2 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM8)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef4 <HAL_TIM_Encoder_MspInit+0x1ac>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d127      	bne.n	8001ed2 <HAL_TIM_Encoder_MspInit+0x18a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001e82:	4b17      	ldr	r3, [pc, #92]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e86:	4a16      	ldr	r2, [pc, #88]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e88:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001e8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e8e:	4b14      	ldr	r3, [pc, #80]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9e:	4a10      	ldr	r2, [pc, #64]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001ea0:	f043 0304 	orr.w	r3, r3, #4
 8001ea4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eaa:	f003 0304 	and.w	r3, r3, #4
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001eb2:	23c0      	movs	r3, #192	@ 0xc0
 8001eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8001ec2:	2304      	movs	r3, #4
 8001ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ec6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4805      	ldr	r0, [pc, #20]	@ (8001ee4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8001ece:	f000 facf 	bl	8002470 <HAL_GPIO_Init>
}
 8001ed2:	bf00      	nop
 8001ed4:	3740      	adds	r7, #64	@ 0x40
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40012c00 	.word	0x40012c00
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	48000800 	.word	0x48000800
 8001ee8:	40000800 	.word	0x40000800
 8001eec:	48000c00 	.word	0x48000c00
 8001ef0:	40000c00 	.word	0x40000c00
 8001ef4:	40013400 	.word	0x40013400

08001ef8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a0a      	ldr	r2, [pc, #40]	@ (8001f30 <HAL_TIM_Base_MspInit+0x38>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d10b      	bne.n	8001f22 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f34 <HAL_TIM_Base_MspInit+0x3c>)
 8001f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0e:	4a09      	ldr	r2, [pc, #36]	@ (8001f34 <HAL_TIM_Base_MspInit+0x3c>)
 8001f10:	f043 0302 	orr.w	r3, r3, #2
 8001f14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f16:	4b07      	ldr	r3, [pc, #28]	@ (8001f34 <HAL_TIM_Base_MspInit+0x3c>)
 8001f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001f22:	bf00      	nop
 8001f24:	3714      	adds	r7, #20
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	40000400 	.word	0x40000400
 8001f34:	40021000 	.word	0x40021000

08001f38 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
 8001f4c:	60da      	str	r2, [r3, #12]
 8001f4e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a11      	ldr	r2, [pc, #68]	@ (8001f9c <HAL_TIM_MspPostInit+0x64>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d11b      	bne.n	8001f92 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f5a:	4b11      	ldr	r3, [pc, #68]	@ (8001fa0 <HAL_TIM_MspPostInit+0x68>)
 8001f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5e:	4a10      	ldr	r2, [pc, #64]	@ (8001fa0 <HAL_TIM_MspPostInit+0x68>)
 8001f60:	f043 0310 	orr.w	r3, r3, #16
 8001f64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f66:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa0 <HAL_TIM_MspPostInit+0x68>)
 8001f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6a:	f003 0310 	and.w	r3, r3, #16
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	68bb      	ldr	r3, [r7, #8]
    PE2     ------> TIM3_CH1
    PE3     ------> TIM3_CH2
    PE4     ------> TIM3_CH3
    PE5     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001f72:	233c      	movs	r3, #60	@ 0x3c
 8001f74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f76:	2302      	movs	r3, #2
 8001f78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f82:	2302      	movs	r3, #2
 8001f84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f86:	f107 030c 	add.w	r3, r7, #12
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4805      	ldr	r0, [pc, #20]	@ (8001fa4 <HAL_TIM_MspPostInit+0x6c>)
 8001f8e:	f000 fa6f 	bl	8002470 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f92:	bf00      	nop
 8001f94:	3720      	adds	r7, #32
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40000400 	.word	0x40000400
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	48001000 	.word	0x48001000

08001fa8 <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001fac:	4b22      	ldr	r3, [pc, #136]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fae:	4a23      	ldr	r2, [pc, #140]	@ (800203c <MX_UART5_Init+0x94>)
 8001fb0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001fb2:	4b21      	ldr	r3, [pc, #132]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fb4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001fb8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001fba:	4b1f      	ldr	r3, [pc, #124]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fce:	220c      	movs	r2, #12
 8001fd0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fd2:	4b19      	ldr	r3, [pc, #100]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fd8:	4b17      	ldr	r3, [pc, #92]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fde:	4b16      	ldr	r3, [pc, #88]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fe4:	4b14      	ldr	r3, [pc, #80]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fea:	4b13      	ldr	r3, [pc, #76]	@ (8002038 <MX_UART5_Init+0x90>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001ff0:	4811      	ldr	r0, [pc, #68]	@ (8002038 <MX_UART5_Init+0x90>)
 8001ff2:	f002 fef5 	bl	8004de0 <HAL_UART_Init>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001ffc:	f7ff f979 	bl	80012f2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002000:	2100      	movs	r1, #0
 8002002:	480d      	ldr	r0, [pc, #52]	@ (8002038 <MX_UART5_Init+0x90>)
 8002004:	f003 fd1e 	bl	8005a44 <HAL_UARTEx_SetTxFifoThreshold>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 800200e:	f7ff f970 	bl	80012f2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002012:	2100      	movs	r1, #0
 8002014:	4808      	ldr	r0, [pc, #32]	@ (8002038 <MX_UART5_Init+0x90>)
 8002016:	f003 fd53 	bl	8005ac0 <HAL_UARTEx_SetRxFifoThreshold>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8002020:	f7ff f967 	bl	80012f2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8002024:	4804      	ldr	r0, [pc, #16]	@ (8002038 <MX_UART5_Init+0x90>)
 8002026:	f003 fcd4 	bl	80059d2 <HAL_UARTEx_DisableFifoMode>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8002030:	f7ff f95f 	bl	80012f2 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002034:	bf00      	nop
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20000238 	.word	0x20000238
 800203c:	40005000 	.word	0x40005000

08002040 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b0a0      	sub	sp, #128	@ 0x80
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002048:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002058:	f107 0318 	add.w	r3, r7, #24
 800205c:	2254      	movs	r2, #84	@ 0x54
 800205e:	2100      	movs	r1, #0
 8002060:	4618      	mov	r0, r3
 8002062:	f003 fdb9 	bl	8005bd8 <memset>
  if(uartHandle->Instance==UART5)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a2d      	ldr	r2, [pc, #180]	@ (8002120 <HAL_UART_MspInit+0xe0>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d152      	bne.n	8002116 <HAL_UART_MspInit+0xd6>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002070:	2310      	movs	r3, #16
 8002072:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002074:	2300      	movs	r3, #0
 8002076:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002078:	f107 0318 	add.w	r3, r7, #24
 800207c:	4618      	mov	r0, r3
 800207e:	f001 f973 	bl	8003368 <HAL_RCCEx_PeriphCLKConfig>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002088:	f7ff f933 	bl	80012f2 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800208c:	4b25      	ldr	r3, [pc, #148]	@ (8002124 <HAL_UART_MspInit+0xe4>)
 800208e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002090:	4a24      	ldr	r2, [pc, #144]	@ (8002124 <HAL_UART_MspInit+0xe4>)
 8002092:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002096:	6593      	str	r3, [r2, #88]	@ 0x58
 8002098:	4b22      	ldr	r3, [pc, #136]	@ (8002124 <HAL_UART_MspInit+0xe4>)
 800209a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800209c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020a0:	617b      	str	r3, [r7, #20]
 80020a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020a4:	4b1f      	ldr	r3, [pc, #124]	@ (8002124 <HAL_UART_MspInit+0xe4>)
 80020a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a8:	4a1e      	ldr	r2, [pc, #120]	@ (8002124 <HAL_UART_MspInit+0xe4>)
 80020aa:	f043 0304 	orr.w	r3, r3, #4
 80020ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002124 <HAL_UART_MspInit+0xe4>)
 80020b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020bc:	4b19      	ldr	r3, [pc, #100]	@ (8002124 <HAL_UART_MspInit+0xe4>)
 80020be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c0:	4a18      	ldr	r2, [pc, #96]	@ (8002124 <HAL_UART_MspInit+0xe4>)
 80020c2:	f043 0308 	orr.w	r3, r3, #8
 80020c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020c8:	4b16      	ldr	r3, [pc, #88]	@ (8002124 <HAL_UART_MspInit+0xe4>)
 80020ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020cc:	f003 0308 	and.w	r3, r3, #8
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	68fb      	ldr	r3, [r7, #12]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80020d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e2:	2300      	movs	r3, #0
 80020e4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80020e6:	2305      	movs	r3, #5
 80020e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ea:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80020ee:	4619      	mov	r1, r3
 80020f0:	480d      	ldr	r0, [pc, #52]	@ (8002128 <HAL_UART_MspInit+0xe8>)
 80020f2:	f000 f9bd 	bl	8002470 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020f6:	2304      	movs	r3, #4
 80020f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fa:	2302      	movs	r3, #2
 80020fc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002102:	2300      	movs	r3, #0
 8002104:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002106:	2305      	movs	r3, #5
 8002108:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800210a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800210e:	4619      	mov	r1, r3
 8002110:	4806      	ldr	r0, [pc, #24]	@ (800212c <HAL_UART_MspInit+0xec>)
 8002112:	f000 f9ad 	bl	8002470 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8002116:	bf00      	nop
 8002118:	3780      	adds	r7, #128	@ 0x80
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40005000 	.word	0x40005000
 8002124:	40021000 	.word	0x40021000
 8002128:	48000800 	.word	0x48000800
 800212c:	48000c00 	.word	0x48000c00

08002130 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002130:	480d      	ldr	r0, [pc, #52]	@ (8002168 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002132:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002134:	f7ff fbfe 	bl	8001934 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002138:	480c      	ldr	r0, [pc, #48]	@ (800216c <LoopForever+0x6>)
  ldr r1, =_edata
 800213a:	490d      	ldr	r1, [pc, #52]	@ (8002170 <LoopForever+0xa>)
  ldr r2, =_sidata
 800213c:	4a0d      	ldr	r2, [pc, #52]	@ (8002174 <LoopForever+0xe>)
  movs r3, #0
 800213e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002140:	e002      	b.n	8002148 <LoopCopyDataInit>

08002142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002146:	3304      	adds	r3, #4

08002148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800214a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800214c:	d3f9      	bcc.n	8002142 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800214e:	4a0a      	ldr	r2, [pc, #40]	@ (8002178 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002150:	4c0a      	ldr	r4, [pc, #40]	@ (800217c <LoopForever+0x16>)
  movs r3, #0
 8002152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002154:	e001      	b.n	800215a <LoopFillZerobss>

08002156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002158:	3204      	adds	r2, #4

0800215a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800215a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800215c:	d3fb      	bcc.n	8002156 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800215e:	f003 fd43 	bl	8005be8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002162:	f7fe ffcf 	bl	8001104 <main>

08002166 <LoopForever>:

LoopForever:
    b LoopForever
 8002166:	e7fe      	b.n	8002166 <LoopForever>
  ldr   r0, =_estack
 8002168:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800216c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002170:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002174:	08005c98 	.word	0x08005c98
  ldr r2, =_sbss
 8002178:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800217c:	200002d0 	.word	0x200002d0

08002180 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002180:	e7fe      	b.n	8002180 <ADC1_2_IRQHandler>

08002182 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	b082      	sub	sp, #8
 8002186:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002188:	2300      	movs	r3, #0
 800218a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800218c:	2003      	movs	r0, #3
 800218e:	f000 f93d 	bl	800240c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002192:	200f      	movs	r0, #15
 8002194:	f000 f80e 	bl	80021b4 <HAL_InitTick>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d002      	beq.n	80021a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	71fb      	strb	r3, [r7, #7]
 80021a2:	e001      	b.n	80021a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021a4:	f7ff fb72 	bl	800188c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021a8:	79fb      	ldrb	r3, [r7, #7]

}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
	...

080021b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021bc:	2300      	movs	r3, #0
 80021be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80021c0:	4b16      	ldr	r3, [pc, #88]	@ (800221c <HAL_InitTick+0x68>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d022      	beq.n	800220e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80021c8:	4b15      	ldr	r3, [pc, #84]	@ (8002220 <HAL_InitTick+0x6c>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	4b13      	ldr	r3, [pc, #76]	@ (800221c <HAL_InitTick+0x68>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80021d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 f93a 	bl	8002456 <HAL_SYSTICK_Config>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10f      	bne.n	8002208 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b0f      	cmp	r3, #15
 80021ec:	d809      	bhi.n	8002202 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021ee:	2200      	movs	r2, #0
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021f6:	f000 f914 	bl	8002422 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002224 <HAL_InitTick+0x70>)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6013      	str	r3, [r2, #0]
 8002200:	e007      	b.n	8002212 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	73fb      	strb	r3, [r7, #15]
 8002206:	e004      	b.n	8002212 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	73fb      	strb	r3, [r7, #15]
 800220c:	e001      	b.n	8002212 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002212:	7bfb      	ldrb	r3, [r7, #15]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	2000008c 	.word	0x2000008c
 8002220:	20000084 	.word	0x20000084
 8002224:	20000088 	.word	0x20000088

08002228 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800222c:	4b05      	ldr	r3, [pc, #20]	@ (8002244 <HAL_IncTick+0x1c>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4b05      	ldr	r3, [pc, #20]	@ (8002248 <HAL_IncTick+0x20>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4413      	add	r3, r2
 8002236:	4a03      	ldr	r2, [pc, #12]	@ (8002244 <HAL_IncTick+0x1c>)
 8002238:	6013      	str	r3, [r2, #0]
}
 800223a:	bf00      	nop
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	200002cc 	.word	0x200002cc
 8002248:	2000008c 	.word	0x2000008c

0800224c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  return uwTick;
 8002250:	4b03      	ldr	r3, [pc, #12]	@ (8002260 <HAL_GetTick+0x14>)
 8002252:	681b      	ldr	r3, [r3, #0]
}
 8002254:	4618      	mov	r0, r3
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	200002cc 	.word	0x200002cc

08002264 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800226c:	f7ff ffee 	bl	800224c <HAL_GetTick>
 8002270:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800227c:	d004      	beq.n	8002288 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <HAL_Delay+0x40>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	4413      	add	r3, r2
 8002286:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002288:	bf00      	nop
 800228a:	f7ff ffdf 	bl	800224c <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	429a      	cmp	r2, r3
 8002298:	d8f7      	bhi.n	800228a <HAL_Delay+0x26>
  {
  }
}
 800229a:	bf00      	nop
 800229c:	bf00      	nop
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	2000008c 	.word	0x2000008c

080022a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b8:	4b0c      	ldr	r3, [pc, #48]	@ (80022ec <__NVIC_SetPriorityGrouping+0x44>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022c4:	4013      	ands	r3, r2
 80022c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022da:	4a04      	ldr	r2, [pc, #16]	@ (80022ec <__NVIC_SetPriorityGrouping+0x44>)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	60d3      	str	r3, [r2, #12]
}
 80022e0:	bf00      	nop
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	e000ed00 	.word	0xe000ed00

080022f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022f4:	4b04      	ldr	r3, [pc, #16]	@ (8002308 <__NVIC_GetPriorityGrouping+0x18>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	0a1b      	lsrs	r3, r3, #8
 80022fa:	f003 0307 	and.w	r3, r3, #7
}
 80022fe:	4618      	mov	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	e000ed00 	.word	0xe000ed00

0800230c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	6039      	str	r1, [r7, #0]
 8002316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231c:	2b00      	cmp	r3, #0
 800231e:	db0a      	blt.n	8002336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	b2da      	uxtb	r2, r3
 8002324:	490c      	ldr	r1, [pc, #48]	@ (8002358 <__NVIC_SetPriority+0x4c>)
 8002326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232a:	0112      	lsls	r2, r2, #4
 800232c:	b2d2      	uxtb	r2, r2
 800232e:	440b      	add	r3, r1
 8002330:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002334:	e00a      	b.n	800234c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	b2da      	uxtb	r2, r3
 800233a:	4908      	ldr	r1, [pc, #32]	@ (800235c <__NVIC_SetPriority+0x50>)
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	f003 030f 	and.w	r3, r3, #15
 8002342:	3b04      	subs	r3, #4
 8002344:	0112      	lsls	r2, r2, #4
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	440b      	add	r3, r1
 800234a:	761a      	strb	r2, [r3, #24]
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	e000e100 	.word	0xe000e100
 800235c:	e000ed00 	.word	0xe000ed00

08002360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002360:	b480      	push	{r7}
 8002362:	b089      	sub	sp, #36	@ 0x24
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	f1c3 0307 	rsb	r3, r3, #7
 800237a:	2b04      	cmp	r3, #4
 800237c:	bf28      	it	cs
 800237e:	2304      	movcs	r3, #4
 8002380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	3304      	adds	r3, #4
 8002386:	2b06      	cmp	r3, #6
 8002388:	d902      	bls.n	8002390 <NVIC_EncodePriority+0x30>
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	3b03      	subs	r3, #3
 800238e:	e000      	b.n	8002392 <NVIC_EncodePriority+0x32>
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002394:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	43da      	mvns	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	401a      	ands	r2, r3
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	fa01 f303 	lsl.w	r3, r1, r3
 80023b2:	43d9      	mvns	r1, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b8:	4313      	orrs	r3, r2
         );
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3724      	adds	r7, #36	@ 0x24
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023d8:	d301      	bcc.n	80023de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023da:	2301      	movs	r3, #1
 80023dc:	e00f      	b.n	80023fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023de:	4a0a      	ldr	r2, [pc, #40]	@ (8002408 <SysTick_Config+0x40>)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023e6:	210f      	movs	r1, #15
 80023e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023ec:	f7ff ff8e 	bl	800230c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023f0:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <SysTick_Config+0x40>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023f6:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <SysTick_Config+0x40>)
 80023f8:	2207      	movs	r2, #7
 80023fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	e000e010 	.word	0xe000e010

0800240c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff ff47 	bl	80022a8 <__NVIC_SetPriorityGrouping>
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b086      	sub	sp, #24
 8002426:	af00      	add	r7, sp, #0
 8002428:	4603      	mov	r3, r0
 800242a:	60b9      	str	r1, [r7, #8]
 800242c:	607a      	str	r2, [r7, #4]
 800242e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002430:	f7ff ff5e 	bl	80022f0 <__NVIC_GetPriorityGrouping>
 8002434:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	68b9      	ldr	r1, [r7, #8]
 800243a:	6978      	ldr	r0, [r7, #20]
 800243c:	f7ff ff90 	bl	8002360 <NVIC_EncodePriority>
 8002440:	4602      	mov	r2, r0
 8002442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002446:	4611      	mov	r1, r2
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff ff5f 	bl	800230c <__NVIC_SetPriority>
}
 800244e:	bf00      	nop
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b082      	sub	sp, #8
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff ffb2 	bl	80023c8 <SysTick_Config>
 8002464:	4603      	mov	r3, r0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
	...

08002470 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800247a:	2300      	movs	r3, #0
 800247c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800247e:	e15a      	b.n	8002736 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	2101      	movs	r1, #1
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	fa01 f303 	lsl.w	r3, r1, r3
 800248c:	4013      	ands	r3, r2
 800248e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b00      	cmp	r3, #0
 8002494:	f000 814c 	beq.w	8002730 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f003 0303 	and.w	r3, r3, #3
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d005      	beq.n	80024b0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d130      	bne.n	8002512 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	2203      	movs	r2, #3
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	43db      	mvns	r3, r3
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	4013      	ands	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	68da      	ldr	r2, [r3, #12]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024e6:	2201      	movs	r2, #1
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4013      	ands	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	091b      	lsrs	r3, r3, #4
 80024fc:	f003 0201 	and.w	r2, r3, #1
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	2b03      	cmp	r3, #3
 800251c:	d017      	beq.n	800254e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	2203      	movs	r2, #3
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	689a      	ldr	r2, [r3, #8]
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d123      	bne.n	80025a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	08da      	lsrs	r2, r3, #3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3208      	adds	r2, #8
 8002562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002566:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	220f      	movs	r2, #15
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	691a      	ldr	r2, [r3, #16]
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	08da      	lsrs	r2, r3, #3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3208      	adds	r2, #8
 800259c:	6939      	ldr	r1, [r7, #16]
 800259e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	2203      	movs	r2, #3
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 0203 	and.w	r2, r3, #3
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f000 80a6 	beq.w	8002730 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025e4:	4b5b      	ldr	r3, [pc, #364]	@ (8002754 <HAL_GPIO_Init+0x2e4>)
 80025e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025e8:	4a5a      	ldr	r2, [pc, #360]	@ (8002754 <HAL_GPIO_Init+0x2e4>)
 80025ea:	f043 0301 	orr.w	r3, r3, #1
 80025ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80025f0:	4b58      	ldr	r3, [pc, #352]	@ (8002754 <HAL_GPIO_Init+0x2e4>)
 80025f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025fc:	4a56      	ldr	r2, [pc, #344]	@ (8002758 <HAL_GPIO_Init+0x2e8>)
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	089b      	lsrs	r3, r3, #2
 8002602:	3302      	adds	r3, #2
 8002604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002608:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	220f      	movs	r2, #15
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002626:	d01f      	beq.n	8002668 <HAL_GPIO_Init+0x1f8>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a4c      	ldr	r2, [pc, #304]	@ (800275c <HAL_GPIO_Init+0x2ec>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d019      	beq.n	8002664 <HAL_GPIO_Init+0x1f4>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a4b      	ldr	r2, [pc, #300]	@ (8002760 <HAL_GPIO_Init+0x2f0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d013      	beq.n	8002660 <HAL_GPIO_Init+0x1f0>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a4a      	ldr	r2, [pc, #296]	@ (8002764 <HAL_GPIO_Init+0x2f4>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d00d      	beq.n	800265c <HAL_GPIO_Init+0x1ec>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a49      	ldr	r2, [pc, #292]	@ (8002768 <HAL_GPIO_Init+0x2f8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d007      	beq.n	8002658 <HAL_GPIO_Init+0x1e8>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a48      	ldr	r2, [pc, #288]	@ (800276c <HAL_GPIO_Init+0x2fc>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d101      	bne.n	8002654 <HAL_GPIO_Init+0x1e4>
 8002650:	2305      	movs	r3, #5
 8002652:	e00a      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002654:	2306      	movs	r3, #6
 8002656:	e008      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002658:	2304      	movs	r3, #4
 800265a:	e006      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 800265c:	2303      	movs	r3, #3
 800265e:	e004      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002660:	2302      	movs	r3, #2
 8002662:	e002      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002664:	2301      	movs	r3, #1
 8002666:	e000      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002668:	2300      	movs	r3, #0
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	f002 0203 	and.w	r2, r2, #3
 8002670:	0092      	lsls	r2, r2, #2
 8002672:	4093      	lsls	r3, r2
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	4313      	orrs	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800267a:	4937      	ldr	r1, [pc, #220]	@ (8002758 <HAL_GPIO_Init+0x2e8>)
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	089b      	lsrs	r3, r3, #2
 8002680:	3302      	adds	r3, #2
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002688:	4b39      	ldr	r3, [pc, #228]	@ (8002770 <HAL_GPIO_Init+0x300>)
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	43db      	mvns	r3, r3
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	4013      	ands	r3, r2
 8002696:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d003      	beq.n	80026ac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026ac:	4a30      	ldr	r2, [pc, #192]	@ (8002770 <HAL_GPIO_Init+0x300>)
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026b2:	4b2f      	ldr	r3, [pc, #188]	@ (8002770 <HAL_GPIO_Init+0x300>)
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	43db      	mvns	r3, r3
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4013      	ands	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026d6:	4a26      	ldr	r2, [pc, #152]	@ (8002770 <HAL_GPIO_Init+0x300>)
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80026dc:	4b24      	ldr	r3, [pc, #144]	@ (8002770 <HAL_GPIO_Init+0x300>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	43db      	mvns	r3, r3
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	4013      	ands	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d003      	beq.n	8002700 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002700:	4a1b      	ldr	r2, [pc, #108]	@ (8002770 <HAL_GPIO_Init+0x300>)
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002706:	4b1a      	ldr	r3, [pc, #104]	@ (8002770 <HAL_GPIO_Init+0x300>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	43db      	mvns	r3, r3
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	4013      	ands	r3, r2
 8002714:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4313      	orrs	r3, r2
 8002728:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800272a:	4a11      	ldr	r2, [pc, #68]	@ (8002770 <HAL_GPIO_Init+0x300>)
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	3301      	adds	r3, #1
 8002734:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	fa22 f303 	lsr.w	r3, r2, r3
 8002740:	2b00      	cmp	r3, #0
 8002742:	f47f ae9d 	bne.w	8002480 <HAL_GPIO_Init+0x10>
  }
}
 8002746:	bf00      	nop
 8002748:	bf00      	nop
 800274a:	371c      	adds	r7, #28
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	40021000 	.word	0x40021000
 8002758:	40010000 	.word	0x40010000
 800275c:	48000400 	.word	0x48000400
 8002760:	48000800 	.word	0x48000800
 8002764:	48000c00 	.word	0x48000c00
 8002768:	48001000 	.word	0x48001000
 800276c:	48001400 	.word	0x48001400
 8002770:	40010400 	.word	0x40010400

08002774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	460b      	mov	r3, r1
 800277e:	807b      	strh	r3, [r7, #2]
 8002780:	4613      	mov	r3, r2
 8002782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002784:	787b      	ldrb	r3, [r7, #1]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800278a:	887a      	ldrh	r2, [r7, #2]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002790:	e002      	b.n	8002798 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002792:	887a      	ldrh	r2, [r7, #2]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d141      	bne.n	8002836 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80027b2:	4b4b      	ldr	r3, [pc, #300]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027be:	d131      	bne.n	8002824 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027c0:	4b47      	ldr	r3, [pc, #284]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027c6:	4a46      	ldr	r2, [pc, #280]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027d0:	4b43      	ldr	r3, [pc, #268]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027d8:	4a41      	ldr	r2, [pc, #260]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027e0:	4b40      	ldr	r3, [pc, #256]	@ (80028e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2232      	movs	r2, #50	@ 0x32
 80027e6:	fb02 f303 	mul.w	r3, r2, r3
 80027ea:	4a3f      	ldr	r2, [pc, #252]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80027ec:	fba2 2303 	umull	r2, r3, r2, r3
 80027f0:	0c9b      	lsrs	r3, r3, #18
 80027f2:	3301      	adds	r3, #1
 80027f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027f6:	e002      	b.n	80027fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027fe:	4b38      	ldr	r3, [pc, #224]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800280a:	d102      	bne.n	8002812 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f2      	bne.n	80027f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002812:	4b33      	ldr	r3, [pc, #204]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800281a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800281e:	d158      	bne.n	80028d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e057      	b.n	80028d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002824:	4b2e      	ldr	r3, [pc, #184]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002826:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800282a:	4a2d      	ldr	r2, [pc, #180]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800282c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002830:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002834:	e04d      	b.n	80028d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800283c:	d141      	bne.n	80028c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800283e:	4b28      	ldr	r3, [pc, #160]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800284a:	d131      	bne.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800284c:	4b24      	ldr	r3, [pc, #144]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800284e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002852:	4a23      	ldr	r2, [pc, #140]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002858:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800285c:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002864:	4a1e      	ldr	r2, [pc, #120]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002866:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800286a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800286c:	4b1d      	ldr	r3, [pc, #116]	@ (80028e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2232      	movs	r2, #50	@ 0x32
 8002872:	fb02 f303 	mul.w	r3, r2, r3
 8002876:	4a1c      	ldr	r2, [pc, #112]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002878:	fba2 2303 	umull	r2, r3, r2, r3
 800287c:	0c9b      	lsrs	r3, r3, #18
 800287e:	3301      	adds	r3, #1
 8002880:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002882:	e002      	b.n	800288a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	3b01      	subs	r3, #1
 8002888:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800288a:	4b15      	ldr	r3, [pc, #84]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002896:	d102      	bne.n	800289e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f2      	bne.n	8002884 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800289e:	4b10      	ldr	r3, [pc, #64]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028aa:	d112      	bne.n	80028d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e011      	b.n	80028d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028b0:	4b0b      	ldr	r3, [pc, #44]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028b6:	4a0a      	ldr	r2, [pc, #40]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80028c0:	e007      	b.n	80028d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028c2:	4b07      	ldr	r3, [pc, #28]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028ca:	4a05      	ldr	r2, [pc, #20]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3714      	adds	r7, #20
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr
 80028e0:	40007000 	.word	0x40007000
 80028e4:	20000084 	.word	0x20000084
 80028e8:	431bde83 	.word	0x431bde83

080028ec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80028f0:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	4a04      	ldr	r2, [pc, #16]	@ (8002908 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80028f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028fa:	6093      	str	r3, [r2, #8]
}
 80028fc:	bf00      	nop
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	40007000 	.word	0x40007000

0800290c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b088      	sub	sp, #32
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e2fe      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b00      	cmp	r3, #0
 8002928:	d075      	beq.n	8002a16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800292a:	4b97      	ldr	r3, [pc, #604]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 030c 	and.w	r3, r3, #12
 8002932:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002934:	4b94      	ldr	r3, [pc, #592]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	f003 0303 	and.w	r3, r3, #3
 800293c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	2b0c      	cmp	r3, #12
 8002942:	d102      	bne.n	800294a <HAL_RCC_OscConfig+0x3e>
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	2b03      	cmp	r3, #3
 8002948:	d002      	beq.n	8002950 <HAL_RCC_OscConfig+0x44>
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	2b08      	cmp	r3, #8
 800294e:	d10b      	bne.n	8002968 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002950:	4b8d      	ldr	r3, [pc, #564]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d05b      	beq.n	8002a14 <HAL_RCC_OscConfig+0x108>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d157      	bne.n	8002a14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e2d9      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002970:	d106      	bne.n	8002980 <HAL_RCC_OscConfig+0x74>
 8002972:	4b85      	ldr	r3, [pc, #532]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a84      	ldr	r2, [pc, #528]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002978:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800297c:	6013      	str	r3, [r2, #0]
 800297e:	e01d      	b.n	80029bc <HAL_RCC_OscConfig+0xb0>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002988:	d10c      	bne.n	80029a4 <HAL_RCC_OscConfig+0x98>
 800298a:	4b7f      	ldr	r3, [pc, #508]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a7e      	ldr	r2, [pc, #504]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002990:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002994:	6013      	str	r3, [r2, #0]
 8002996:	4b7c      	ldr	r3, [pc, #496]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a7b      	ldr	r2, [pc, #492]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 800299c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029a0:	6013      	str	r3, [r2, #0]
 80029a2:	e00b      	b.n	80029bc <HAL_RCC_OscConfig+0xb0>
 80029a4:	4b78      	ldr	r3, [pc, #480]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a77      	ldr	r2, [pc, #476]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 80029aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029ae:	6013      	str	r3, [r2, #0]
 80029b0:	4b75      	ldr	r3, [pc, #468]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a74      	ldr	r2, [pc, #464]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 80029b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d013      	beq.n	80029ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c4:	f7ff fc42 	bl	800224c <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029cc:	f7ff fc3e 	bl	800224c <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b64      	cmp	r3, #100	@ 0x64
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e29e      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029de:	4b6a      	ldr	r3, [pc, #424]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d0f0      	beq.n	80029cc <HAL_RCC_OscConfig+0xc0>
 80029ea:	e014      	b.n	8002a16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ec:	f7ff fc2e 	bl	800224c <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029f2:	e008      	b.n	8002a06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f4:	f7ff fc2a 	bl	800224c <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b64      	cmp	r3, #100	@ 0x64
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e28a      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a06:	4b60      	ldr	r3, [pc, #384]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1f0      	bne.n	80029f4 <HAL_RCC_OscConfig+0xe8>
 8002a12:	e000      	b.n	8002a16 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d075      	beq.n	8002b0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a22:	4b59      	ldr	r3, [pc, #356]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 030c 	and.w	r3, r3, #12
 8002a2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a2c:	4b56      	ldr	r3, [pc, #344]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	f003 0303 	and.w	r3, r3, #3
 8002a34:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	2b0c      	cmp	r3, #12
 8002a3a:	d102      	bne.n	8002a42 <HAL_RCC_OscConfig+0x136>
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d002      	beq.n	8002a48 <HAL_RCC_OscConfig+0x13c>
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d11f      	bne.n	8002a88 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a48:	4b4f      	ldr	r3, [pc, #316]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d005      	beq.n	8002a60 <HAL_RCC_OscConfig+0x154>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d101      	bne.n	8002a60 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e25d      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a60:	4b49      	ldr	r3, [pc, #292]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	061b      	lsls	r3, r3, #24
 8002a6e:	4946      	ldr	r1, [pc, #280]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002a70:	4313      	orrs	r3, r2
 8002a72:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a74:	4b45      	ldr	r3, [pc, #276]	@ (8002b8c <HAL_RCC_OscConfig+0x280>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fb9b 	bl	80021b4 <HAL_InitTick>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d043      	beq.n	8002b0c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e249      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d023      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a90:	4b3d      	ldr	r3, [pc, #244]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a3c      	ldr	r2, [pc, #240]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002a96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a9c:	f7ff fbd6 	bl	800224c <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aa4:	f7ff fbd2 	bl	800224c <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e232      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ab6:	4b34      	ldr	r3, [pc, #208]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0f0      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ac2:	4b31      	ldr	r3, [pc, #196]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	061b      	lsls	r3, r3, #24
 8002ad0:	492d      	ldr	r1, [pc, #180]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	604b      	str	r3, [r1, #4]
 8002ad6:	e01a      	b.n	8002b0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ad8:	4b2b      	ldr	r3, [pc, #172]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a2a      	ldr	r2, [pc, #168]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002ade:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ae2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae4:	f7ff fbb2 	bl	800224c <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aec:	f7ff fbae 	bl	800224c <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e20e      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002afe:	4b22      	ldr	r3, [pc, #136]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1f0      	bne.n	8002aec <HAL_RCC_OscConfig+0x1e0>
 8002b0a:	e000      	b.n	8002b0e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b0c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0308 	and.w	r3, r3, #8
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d041      	beq.n	8002b9e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d01c      	beq.n	8002b5c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b22:	4b19      	ldr	r3, [pc, #100]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002b24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b28:	4a17      	ldr	r2, [pc, #92]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002b2a:	f043 0301 	orr.w	r3, r3, #1
 8002b2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b32:	f7ff fb8b 	bl	800224c <HAL_GetTick>
 8002b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b38:	e008      	b.n	8002b4c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b3a:	f7ff fb87 	bl	800224c <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e1e7      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002b4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0ef      	beq.n	8002b3a <HAL_RCC_OscConfig+0x22e>
 8002b5a:	e020      	b.n	8002b9e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002b5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b62:	4a09      	ldr	r2, [pc, #36]	@ (8002b88 <HAL_RCC_OscConfig+0x27c>)
 8002b64:	f023 0301 	bic.w	r3, r3, #1
 8002b68:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b6c:	f7ff fb6e 	bl	800224c <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b72:	e00d      	b.n	8002b90 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b74:	f7ff fb6a 	bl	800224c <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d906      	bls.n	8002b90 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e1ca      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
 8002b86:	bf00      	nop
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	20000088 	.word	0x20000088
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b90:	4b8c      	ldr	r3, [pc, #560]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002b92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1ea      	bne.n	8002b74 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0304 	and.w	r3, r3, #4
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f000 80a6 	beq.w	8002cf8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bac:	2300      	movs	r3, #0
 8002bae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002bb0:	4b84      	ldr	r3, [pc, #528]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x2b4>
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e000      	b.n	8002bc2 <HAL_RCC_OscConfig+0x2b6>
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00d      	beq.n	8002be2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bc6:	4b7f      	ldr	r3, [pc, #508]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bca:	4a7e      	ldr	r2, [pc, #504]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bd2:	4b7c      	ldr	r3, [pc, #496]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bda:	60fb      	str	r3, [r7, #12]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002bde:	2301      	movs	r3, #1
 8002be0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002be2:	4b79      	ldr	r3, [pc, #484]	@ (8002dc8 <HAL_RCC_OscConfig+0x4bc>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d118      	bne.n	8002c20 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bee:	4b76      	ldr	r3, [pc, #472]	@ (8002dc8 <HAL_RCC_OscConfig+0x4bc>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a75      	ldr	r2, [pc, #468]	@ (8002dc8 <HAL_RCC_OscConfig+0x4bc>)
 8002bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bfa:	f7ff fb27 	bl	800224c <HAL_GetTick>
 8002bfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c00:	e008      	b.n	8002c14 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c02:	f7ff fb23 	bl	800224c <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d901      	bls.n	8002c14 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e183      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c14:	4b6c      	ldr	r3, [pc, #432]	@ (8002dc8 <HAL_RCC_OscConfig+0x4bc>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d0f0      	beq.n	8002c02 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d108      	bne.n	8002c3a <HAL_RCC_OscConfig+0x32e>
 8002c28:	4b66      	ldr	r3, [pc, #408]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c2e:	4a65      	ldr	r2, [pc, #404]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c30:	f043 0301 	orr.w	r3, r3, #1
 8002c34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c38:	e024      	b.n	8002c84 <HAL_RCC_OscConfig+0x378>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	2b05      	cmp	r3, #5
 8002c40:	d110      	bne.n	8002c64 <HAL_RCC_OscConfig+0x358>
 8002c42:	4b60      	ldr	r3, [pc, #384]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c48:	4a5e      	ldr	r2, [pc, #376]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c4a:	f043 0304 	orr.w	r3, r3, #4
 8002c4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c52:	4b5c      	ldr	r3, [pc, #368]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c58:	4a5a      	ldr	r2, [pc, #360]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c5a:	f043 0301 	orr.w	r3, r3, #1
 8002c5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c62:	e00f      	b.n	8002c84 <HAL_RCC_OscConfig+0x378>
 8002c64:	4b57      	ldr	r3, [pc, #348]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c6a:	4a56      	ldr	r2, [pc, #344]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c6c:	f023 0301 	bic.w	r3, r3, #1
 8002c70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c74:	4b53      	ldr	r3, [pc, #332]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c7a:	4a52      	ldr	r2, [pc, #328]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002c7c:	f023 0304 	bic.w	r3, r3, #4
 8002c80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d016      	beq.n	8002cba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c8c:	f7ff fade 	bl	800224c <HAL_GetTick>
 8002c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c92:	e00a      	b.n	8002caa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c94:	f7ff fada 	bl	800224c <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e138      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002caa:	4b46      	ldr	r3, [pc, #280]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0ed      	beq.n	8002c94 <HAL_RCC_OscConfig+0x388>
 8002cb8:	e015      	b.n	8002ce6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cba:	f7ff fac7 	bl	800224c <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cc0:	e00a      	b.n	8002cd8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc2:	f7ff fac3 	bl	800224c <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e121      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cd8:	4b3a      	ldr	r3, [pc, #232]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1ed      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ce6:	7ffb      	ldrb	r3, [r7, #31]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d105      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cec:	4b35      	ldr	r3, [pc, #212]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf0:	4a34      	ldr	r2, [pc, #208]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002cf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cf6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d03c      	beq.n	8002d7e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d01c      	beq.n	8002d46 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d0c:	4b2d      	ldr	r3, [pc, #180]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002d0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d12:	4a2c      	ldr	r2, [pc, #176]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002d14:	f043 0301 	orr.w	r3, r3, #1
 8002d18:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d1c:	f7ff fa96 	bl	800224c <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d24:	f7ff fa92 	bl	800224c <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e0f2      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d36:	4b23      	ldr	r3, [pc, #140]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002d38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0ef      	beq.n	8002d24 <HAL_RCC_OscConfig+0x418>
 8002d44:	e01b      	b.n	8002d7e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d46:	4b1f      	ldr	r3, [pc, #124]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002d48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002d4e:	f023 0301 	bic.w	r3, r3, #1
 8002d52:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d56:	f7ff fa79 	bl	800224c <HAL_GetTick>
 8002d5a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d5c:	e008      	b.n	8002d70 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d5e:	f7ff fa75 	bl	800224c <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d901      	bls.n	8002d70 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e0d5      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d70:	4b14      	ldr	r3, [pc, #80]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002d72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1ef      	bne.n	8002d5e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f000 80c9 	beq.w	8002f1a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d88:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 030c 	and.w	r3, r3, #12
 8002d90:	2b0c      	cmp	r3, #12
 8002d92:	f000 8083 	beq.w	8002e9c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d15e      	bne.n	8002e5c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d9e:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a08      	ldr	r2, [pc, #32]	@ (8002dc4 <HAL_RCC_OscConfig+0x4b8>)
 8002da4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002da8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002daa:	f7ff fa4f 	bl	800224c <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002db0:	e00c      	b.n	8002dcc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db2:	f7ff fa4b 	bl	800224c <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d905      	bls.n	8002dcc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e0ab      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dcc:	4b55      	ldr	r3, [pc, #340]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1ec      	bne.n	8002db2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dd8:	4b52      	ldr	r3, [pc, #328]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002dda:	68da      	ldr	r2, [r3, #12]
 8002ddc:	4b52      	ldr	r3, [pc, #328]	@ (8002f28 <HAL_RCC_OscConfig+0x61c>)
 8002dde:	4013      	ands	r3, r2
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6a11      	ldr	r1, [r2, #32]
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002de8:	3a01      	subs	r2, #1
 8002dea:	0112      	lsls	r2, r2, #4
 8002dec:	4311      	orrs	r1, r2
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002df2:	0212      	lsls	r2, r2, #8
 8002df4:	4311      	orrs	r1, r2
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002dfa:	0852      	lsrs	r2, r2, #1
 8002dfc:	3a01      	subs	r2, #1
 8002dfe:	0552      	lsls	r2, r2, #21
 8002e00:	4311      	orrs	r1, r2
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e06:	0852      	lsrs	r2, r2, #1
 8002e08:	3a01      	subs	r2, #1
 8002e0a:	0652      	lsls	r2, r2, #25
 8002e0c:	4311      	orrs	r1, r2
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e12:	06d2      	lsls	r2, r2, #27
 8002e14:	430a      	orrs	r2, r1
 8002e16:	4943      	ldr	r1, [pc, #268]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e1c:	4b41      	ldr	r3, [pc, #260]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a40      	ldr	r2, [pc, #256]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e26:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e28:	4b3e      	ldr	r3, [pc, #248]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	4a3d      	ldr	r2, [pc, #244]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e32:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e34:	f7ff fa0a 	bl	800224c <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e3c:	f7ff fa06 	bl	800224c <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e066      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e4e:	4b35      	ldr	r3, [pc, #212]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d0f0      	beq.n	8002e3c <HAL_RCC_OscConfig+0x530>
 8002e5a:	e05e      	b.n	8002f1a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e5c:	4b31      	ldr	r3, [pc, #196]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a30      	ldr	r2, [pc, #192]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e68:	f7ff f9f0 	bl	800224c <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e70:	f7ff f9ec 	bl	800224c <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e04c      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e82:	4b28      	ldr	r3, [pc, #160]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1f0      	bne.n	8002e70 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002e8e:	4b25      	ldr	r3, [pc, #148]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e90:	68da      	ldr	r2, [r3, #12]
 8002e92:	4924      	ldr	r1, [pc, #144]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002e94:	4b25      	ldr	r3, [pc, #148]	@ (8002f2c <HAL_RCC_OscConfig+0x620>)
 8002e96:	4013      	ands	r3, r2
 8002e98:	60cb      	str	r3, [r1, #12]
 8002e9a:	e03e      	b.n	8002f1a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d101      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e039      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f24 <HAL_RCC_OscConfig+0x618>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	f003 0203 	and.w	r2, r3, #3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d12c      	bne.n	8002f16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d123      	bne.n	8002f16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d11b      	bne.n	8002f16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d113      	bne.n	8002f16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef8:	085b      	lsrs	r3, r3, #1
 8002efa:	3b01      	subs	r3, #1
 8002efc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d109      	bne.n	8002f16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f0c:	085b      	lsrs	r3, r3, #1
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d001      	beq.n	8002f1a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e000      	b.n	8002f1c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3720      	adds	r7, #32
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40021000 	.word	0x40021000
 8002f28:	019f800c 	.word	0x019f800c
 8002f2c:	feeefffc 	.word	0xfeeefffc

08002f30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e11e      	b.n	8003186 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f48:	4b91      	ldr	r3, [pc, #580]	@ (8003190 <HAL_RCC_ClockConfig+0x260>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 030f 	and.w	r3, r3, #15
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d910      	bls.n	8002f78 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f56:	4b8e      	ldr	r3, [pc, #568]	@ (8003190 <HAL_RCC_ClockConfig+0x260>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 020f 	bic.w	r2, r3, #15
 8002f5e:	498c      	ldr	r1, [pc, #560]	@ (8003190 <HAL_RCC_ClockConfig+0x260>)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f66:	4b8a      	ldr	r3, [pc, #552]	@ (8003190 <HAL_RCC_ClockConfig+0x260>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 030f 	and.w	r3, r3, #15
 8002f6e:	683a      	ldr	r2, [r7, #0]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d001      	beq.n	8002f78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e106      	b.n	8003186 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d073      	beq.n	800306c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	2b03      	cmp	r3, #3
 8002f8a:	d129      	bne.n	8002fe0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f8c:	4b81      	ldr	r3, [pc, #516]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e0f4      	b.n	8003186 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002f9c:	f000 f99e 	bl	80032dc <RCC_GetSysClockFreqFromPLLSource>
 8002fa0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	4a7c      	ldr	r2, [pc, #496]	@ (8003198 <HAL_RCC_ClockConfig+0x268>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d93f      	bls.n	800302a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002faa:	4b7a      	ldr	r3, [pc, #488]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d009      	beq.n	8002fca <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d033      	beq.n	800302a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d12f      	bne.n	800302a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002fca:	4b72      	ldr	r3, [pc, #456]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002fd2:	4a70      	ldr	r2, [pc, #448]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8002fd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fd8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002fda:	2380      	movs	r3, #128	@ 0x80
 8002fdc:	617b      	str	r3, [r7, #20]
 8002fde:	e024      	b.n	800302a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d107      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fe8:	4b6a      	ldr	r3, [pc, #424]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d109      	bne.n	8003008 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e0c6      	b.n	8003186 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ff8:	4b66      	ldr	r3, [pc, #408]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e0be      	b.n	8003186 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003008:	f000 f8ce 	bl	80031a8 <HAL_RCC_GetSysClockFreq>
 800300c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	4a61      	ldr	r2, [pc, #388]	@ (8003198 <HAL_RCC_ClockConfig+0x268>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d909      	bls.n	800302a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003016:	4b5f      	ldr	r3, [pc, #380]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800301e:	4a5d      	ldr	r2, [pc, #372]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8003020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003024:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003026:	2380      	movs	r3, #128	@ 0x80
 8003028:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800302a:	4b5a      	ldr	r3, [pc, #360]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f023 0203 	bic.w	r2, r3, #3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	4957      	ldr	r1, [pc, #348]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8003038:	4313      	orrs	r3, r2
 800303a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800303c:	f7ff f906 	bl	800224c <HAL_GetTick>
 8003040:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003042:	e00a      	b.n	800305a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003044:	f7ff f902 	bl	800224c <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003052:	4293      	cmp	r3, r2
 8003054:	d901      	bls.n	800305a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e095      	b.n	8003186 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800305a:	4b4e      	ldr	r3, [pc, #312]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 020c 	and.w	r2, r3, #12
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	429a      	cmp	r2, r3
 800306a:	d1eb      	bne.n	8003044 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d023      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b00      	cmp	r3, #0
 8003082:	d005      	beq.n	8003090 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003084:	4b43      	ldr	r3, [pc, #268]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	4a42      	ldr	r2, [pc, #264]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 800308a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800308e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0308 	and.w	r3, r3, #8
 8003098:	2b00      	cmp	r3, #0
 800309a:	d007      	beq.n	80030ac <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800309c:	4b3d      	ldr	r3, [pc, #244]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80030a4:	4a3b      	ldr	r2, [pc, #236]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 80030a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80030aa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030ac:	4b39      	ldr	r3, [pc, #228]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	4936      	ldr	r1, [pc, #216]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	608b      	str	r3, [r1, #8]
 80030be:	e008      	b.n	80030d2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	2b80      	cmp	r3, #128	@ 0x80
 80030c4:	d105      	bne.n	80030d2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80030c6:	4b33      	ldr	r3, [pc, #204]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	4a32      	ldr	r2, [pc, #200]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 80030cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030d0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003190 <HAL_RCC_ClockConfig+0x260>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d21d      	bcs.n	800311c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003190 <HAL_RCC_ClockConfig+0x260>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f023 020f 	bic.w	r2, r3, #15
 80030e8:	4929      	ldr	r1, [pc, #164]	@ (8003190 <HAL_RCC_ClockConfig+0x260>)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80030f0:	f7ff f8ac 	bl	800224c <HAL_GetTick>
 80030f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030f6:	e00a      	b.n	800310e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030f8:	f7ff f8a8 	bl	800224c <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003106:	4293      	cmp	r3, r2
 8003108:	d901      	bls.n	800310e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e03b      	b.n	8003186 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800310e:	4b20      	ldr	r3, [pc, #128]	@ (8003190 <HAL_RCC_ClockConfig+0x260>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 030f 	and.w	r3, r3, #15
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	429a      	cmp	r2, r3
 800311a:	d1ed      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	d008      	beq.n	800313a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003128:	4b1a      	ldr	r3, [pc, #104]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	4917      	ldr	r1, [pc, #92]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8003136:	4313      	orrs	r3, r2
 8003138:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0308 	and.w	r3, r3, #8
 8003142:	2b00      	cmp	r3, #0
 8003144:	d009      	beq.n	800315a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003146:	4b13      	ldr	r3, [pc, #76]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	490f      	ldr	r1, [pc, #60]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8003156:	4313      	orrs	r3, r2
 8003158:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800315a:	f000 f825 	bl	80031a8 <HAL_RCC_GetSysClockFreq>
 800315e:	4602      	mov	r2, r0
 8003160:	4b0c      	ldr	r3, [pc, #48]	@ (8003194 <HAL_RCC_ClockConfig+0x264>)
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	091b      	lsrs	r3, r3, #4
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	490c      	ldr	r1, [pc, #48]	@ (800319c <HAL_RCC_ClockConfig+0x26c>)
 800316c:	5ccb      	ldrb	r3, [r1, r3]
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	fa22 f303 	lsr.w	r3, r2, r3
 8003176:	4a0a      	ldr	r2, [pc, #40]	@ (80031a0 <HAL_RCC_ClockConfig+0x270>)
 8003178:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800317a:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <HAL_RCC_ClockConfig+0x274>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4618      	mov	r0, r3
 8003180:	f7ff f818 	bl	80021b4 <HAL_InitTick>
 8003184:	4603      	mov	r3, r0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40022000 	.word	0x40022000
 8003194:	40021000 	.word	0x40021000
 8003198:	04c4b400 	.word	0x04c4b400
 800319c:	08005c48 	.word	0x08005c48
 80031a0:	20000084 	.word	0x20000084
 80031a4:	20000088 	.word	0x20000088

080031a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b087      	sub	sp, #28
 80031ac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80031ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003260 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
 80031b6:	2b04      	cmp	r3, #4
 80031b8:	d102      	bne.n	80031c0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003264 <HAL_RCC_GetSysClockFreq+0xbc>)
 80031bc:	613b      	str	r3, [r7, #16]
 80031be:	e047      	b.n	8003250 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80031c0:	4b27      	ldr	r3, [pc, #156]	@ (8003260 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 030c 	and.w	r3, r3, #12
 80031c8:	2b08      	cmp	r3, #8
 80031ca:	d102      	bne.n	80031d2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031cc:	4b26      	ldr	r3, [pc, #152]	@ (8003268 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031ce:	613b      	str	r3, [r7, #16]
 80031d0:	e03e      	b.n	8003250 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80031d2:	4b23      	ldr	r3, [pc, #140]	@ (8003260 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	2b0c      	cmp	r3, #12
 80031dc:	d136      	bne.n	800324c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031de:	4b20      	ldr	r3, [pc, #128]	@ (8003260 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	f003 0303 	and.w	r3, r3, #3
 80031e6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003260 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	091b      	lsrs	r3, r3, #4
 80031ee:	f003 030f 	and.w	r3, r3, #15
 80031f2:	3301      	adds	r3, #1
 80031f4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2b03      	cmp	r3, #3
 80031fa:	d10c      	bne.n	8003216 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031fc:	4a1a      	ldr	r2, [pc, #104]	@ (8003268 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	fbb2 f3f3 	udiv	r3, r2, r3
 8003204:	4a16      	ldr	r2, [pc, #88]	@ (8003260 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003206:	68d2      	ldr	r2, [r2, #12]
 8003208:	0a12      	lsrs	r2, r2, #8
 800320a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800320e:	fb02 f303 	mul.w	r3, r2, r3
 8003212:	617b      	str	r3, [r7, #20]
      break;
 8003214:	e00c      	b.n	8003230 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003216:	4a13      	ldr	r2, [pc, #76]	@ (8003264 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	fbb2 f3f3 	udiv	r3, r2, r3
 800321e:	4a10      	ldr	r2, [pc, #64]	@ (8003260 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003220:	68d2      	ldr	r2, [r2, #12]
 8003222:	0a12      	lsrs	r2, r2, #8
 8003224:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003228:	fb02 f303 	mul.w	r3, r2, r3
 800322c:	617b      	str	r3, [r7, #20]
      break;
 800322e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003230:	4b0b      	ldr	r3, [pc, #44]	@ (8003260 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	0e5b      	lsrs	r3, r3, #25
 8003236:	f003 0303 	and.w	r3, r3, #3
 800323a:	3301      	adds	r3, #1
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	fbb2 f3f3 	udiv	r3, r2, r3
 8003248:	613b      	str	r3, [r7, #16]
 800324a:	e001      	b.n	8003250 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800324c:	2300      	movs	r3, #0
 800324e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003250:	693b      	ldr	r3, [r7, #16]
}
 8003252:	4618      	mov	r0, r3
 8003254:	371c      	adds	r7, #28
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	40021000 	.word	0x40021000
 8003264:	00f42400 	.word	0x00f42400
 8003268:	007a1200 	.word	0x007a1200

0800326c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003270:	4b03      	ldr	r3, [pc, #12]	@ (8003280 <HAL_RCC_GetHCLKFreq+0x14>)
 8003272:	681b      	ldr	r3, [r3, #0]
}
 8003274:	4618      	mov	r0, r3
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	20000084 	.word	0x20000084

08003284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003288:	f7ff fff0 	bl	800326c <HAL_RCC_GetHCLKFreq>
 800328c:	4602      	mov	r2, r0
 800328e:	4b06      	ldr	r3, [pc, #24]	@ (80032a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	0a1b      	lsrs	r3, r3, #8
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	4904      	ldr	r1, [pc, #16]	@ (80032ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800329a:	5ccb      	ldrb	r3, [r1, r3]
 800329c:	f003 031f 	and.w	r3, r3, #31
 80032a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40021000 	.word	0x40021000
 80032ac:	08005c58 	.word	0x08005c58

080032b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032b4:	f7ff ffda 	bl	800326c <HAL_RCC_GetHCLKFreq>
 80032b8:	4602      	mov	r2, r0
 80032ba:	4b06      	ldr	r3, [pc, #24]	@ (80032d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	0adb      	lsrs	r3, r3, #11
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	4904      	ldr	r1, [pc, #16]	@ (80032d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032c6:	5ccb      	ldrb	r3, [r1, r3]
 80032c8:	f003 031f 	and.w	r3, r3, #31
 80032cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40021000 	.word	0x40021000
 80032d8:	08005c58 	.word	0x08005c58

080032dc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	b087      	sub	sp, #28
 80032e0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032e2:	4b1e      	ldr	r3, [pc, #120]	@ (800335c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032ec:	4b1b      	ldr	r3, [pc, #108]	@ (800335c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	091b      	lsrs	r3, r3, #4
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	3301      	adds	r3, #1
 80032f8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	2b03      	cmp	r3, #3
 80032fe:	d10c      	bne.n	800331a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003300:	4a17      	ldr	r2, [pc, #92]	@ (8003360 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	4a14      	ldr	r2, [pc, #80]	@ (800335c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800330a:	68d2      	ldr	r2, [r2, #12]
 800330c:	0a12      	lsrs	r2, r2, #8
 800330e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003312:	fb02 f303 	mul.w	r3, r2, r3
 8003316:	617b      	str	r3, [r7, #20]
    break;
 8003318:	e00c      	b.n	8003334 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800331a:	4a12      	ldr	r2, [pc, #72]	@ (8003364 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003322:	4a0e      	ldr	r2, [pc, #56]	@ (800335c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003324:	68d2      	ldr	r2, [r2, #12]
 8003326:	0a12      	lsrs	r2, r2, #8
 8003328:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800332c:	fb02 f303 	mul.w	r3, r2, r3
 8003330:	617b      	str	r3, [r7, #20]
    break;
 8003332:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003334:	4b09      	ldr	r3, [pc, #36]	@ (800335c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	0e5b      	lsrs	r3, r3, #25
 800333a:	f003 0303 	and.w	r3, r3, #3
 800333e:	3301      	adds	r3, #1
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	fbb2 f3f3 	udiv	r3, r2, r3
 800334c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800334e:	687b      	ldr	r3, [r7, #4]
}
 8003350:	4618      	mov	r0, r3
 8003352:	371c      	adds	r7, #28
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr
 800335c:	40021000 	.word	0x40021000
 8003360:	007a1200 	.word	0x007a1200
 8003364:	00f42400 	.word	0x00f42400

08003368 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003370:	2300      	movs	r3, #0
 8003372:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003374:	2300      	movs	r3, #0
 8003376:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003380:	2b00      	cmp	r3, #0
 8003382:	f000 8098 	beq.w	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003386:	2300      	movs	r3, #0
 8003388:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800338a:	4b43      	ldr	r3, [pc, #268]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800338c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10d      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003396:	4b40      	ldr	r3, [pc, #256]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339a:	4a3f      	ldr	r2, [pc, #252]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800339c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80033a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033aa:	60bb      	str	r3, [r7, #8]
 80033ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033ae:	2301      	movs	r3, #1
 80033b0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033b2:	4b3a      	ldr	r3, [pc, #232]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a39      	ldr	r2, [pc, #228]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033bc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033be:	f7fe ff45 	bl	800224c <HAL_GetTick>
 80033c2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033c4:	e009      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033c6:	f7fe ff41 	bl	800224c <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d902      	bls.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	74fb      	strb	r3, [r7, #19]
        break;
 80033d8:	e005      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033da:	4b30      	ldr	r3, [pc, #192]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d0ef      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80033e6:	7cfb      	ldrb	r3, [r7, #19]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d159      	bne.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80033ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033f6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d01e      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	429a      	cmp	r2, r3
 8003406:	d019      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003408:	4b23      	ldr	r3, [pc, #140]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800340a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800340e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003412:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003414:	4b20      	ldr	r3, [pc, #128]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800341a:	4a1f      	ldr	r2, [pc, #124]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800341c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003420:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003424:	4b1c      	ldr	r3, [pc, #112]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342a:	4a1b      	ldr	r2, [pc, #108]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800342c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003430:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003434:	4a18      	ldr	r2, [pc, #96]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d016      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003446:	f7fe ff01 	bl	800224c <HAL_GetTick>
 800344a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800344c:	e00b      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800344e:	f7fe fefd 	bl	800224c <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	f241 3288 	movw	r2, #5000	@ 0x1388
 800345c:	4293      	cmp	r3, r2
 800345e:	d902      	bls.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	74fb      	strb	r3, [r7, #19]
            break;
 8003464:	e006      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003466:	4b0c      	ldr	r3, [pc, #48]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d0ec      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003474:	7cfb      	ldrb	r3, [r7, #19]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10b      	bne.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800347a:	4b07      	ldr	r3, [pc, #28]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800347c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003480:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003488:	4903      	ldr	r1, [pc, #12]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800348a:	4313      	orrs	r3, r2
 800348c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003490:	e008      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003492:	7cfb      	ldrb	r3, [r7, #19]
 8003494:	74bb      	strb	r3, [r7, #18]
 8003496:	e005      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003498:	40021000 	.word	0x40021000
 800349c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a0:	7cfb      	ldrb	r3, [r7, #19]
 80034a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034a4:	7c7b      	ldrb	r3, [r7, #17]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d105      	bne.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034aa:	4ba7      	ldr	r3, [pc, #668]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ae:	4aa6      	ldr	r2, [pc, #664]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00a      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034c2:	4ba1      	ldr	r3, [pc, #644]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c8:	f023 0203 	bic.w	r2, r3, #3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	499d      	ldr	r1, [pc, #628]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0302 	and.w	r3, r3, #2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00a      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034e4:	4b98      	ldr	r3, [pc, #608]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ea:	f023 020c 	bic.w	r2, r3, #12
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	4995      	ldr	r1, [pc, #596]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0304 	and.w	r3, r3, #4
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00a      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003506:	4b90      	ldr	r3, [pc, #576]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	498c      	ldr	r1, [pc, #560]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003516:	4313      	orrs	r3, r2
 8003518:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0308 	and.w	r3, r3, #8
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00a      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003528:	4b87      	ldr	r3, [pc, #540]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800352a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800352e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	4984      	ldr	r1, [pc, #528]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003538:	4313      	orrs	r3, r2
 800353a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0310 	and.w	r3, r3, #16
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00a      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800354a:	4b7f      	ldr	r3, [pc, #508]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800354c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003550:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	695b      	ldr	r3, [r3, #20]
 8003558:	497b      	ldr	r1, [pc, #492]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0320 	and.w	r3, r3, #32
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800356c:	4b76      	ldr	r3, [pc, #472]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800356e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003572:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	4973      	ldr	r1, [pc, #460]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800357c:	4313      	orrs	r3, r2
 800357e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00a      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800358e:	4b6e      	ldr	r3, [pc, #440]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003594:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	69db      	ldr	r3, [r3, #28]
 800359c:	496a      	ldr	r1, [pc, #424]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00a      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035b0:	4b65      	ldr	r3, [pc, #404]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	4962      	ldr	r1, [pc, #392]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00a      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e0:	4959      	ldr	r1, [pc, #356]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00a      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035f4:	4b54      	ldr	r3, [pc, #336]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035fa:	f023 0203 	bic.w	r2, r3, #3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003602:	4951      	ldr	r1, [pc, #324]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003604:	4313      	orrs	r3, r2
 8003606:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00a      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003616:	4b4c      	ldr	r3, [pc, #304]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800361c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003624:	4948      	ldr	r1, [pc, #288]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003626:	4313      	orrs	r3, r2
 8003628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003634:	2b00      	cmp	r3, #0
 8003636:	d015      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003638:	4b43      	ldr	r3, [pc, #268]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800363a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800363e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	4940      	ldr	r1, [pc, #256]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003648:	4313      	orrs	r3, r2
 800364a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003652:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003656:	d105      	bne.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003658:	4b3b      	ldr	r3, [pc, #236]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	4a3a      	ldr	r2, [pc, #232]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003662:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800366c:	2b00      	cmp	r3, #0
 800366e:	d015      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003670:	4b35      	ldr	r3, [pc, #212]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003676:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800367e:	4932      	ldr	r1, [pc, #200]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800368a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800368e:	d105      	bne.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003690:	4b2d      	ldr	r3, [pc, #180]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	4a2c      	ldr	r2, [pc, #176]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003696:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800369a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d015      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80036a8:	4b27      	ldr	r3, [pc, #156]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036b6:	4924      	ldr	r1, [pc, #144]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036c6:	d105      	bne.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	4a1e      	ldr	r2, [pc, #120]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036d2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d015      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036e0:	4b19      	ldr	r3, [pc, #100]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ee:	4916      	ldr	r1, [pc, #88]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036fe:	d105      	bne.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003700:	4b11      	ldr	r3, [pc, #68]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4a10      	ldr	r2, [pc, #64]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003706:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800370a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d019      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003718:	4b0b      	ldr	r3, [pc, #44]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800371e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003726:	4908      	ldr	r1, [pc, #32]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003732:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003736:	d109      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003738:	4b03      	ldr	r3, [pc, #12]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4a02      	ldr	r2, [pc, #8]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800373e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003742:	60d3      	str	r3, [r2, #12]
 8003744:	e002      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d015      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003758:	4b29      	ldr	r3, [pc, #164]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800375a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003766:	4926      	ldr	r1, [pc, #152]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003772:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003776:	d105      	bne.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003778:	4b21      	ldr	r3, [pc, #132]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	4a20      	ldr	r2, [pc, #128]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800377e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003782:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d015      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003790:	4b1b      	ldr	r3, [pc, #108]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003796:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800379e:	4918      	ldr	r1, [pc, #96]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ae:	d105      	bne.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80037b0:	4b13      	ldr	r3, [pc, #76]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	4a12      	ldr	r2, [pc, #72]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ba:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d015      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d6:	490a      	ldr	r1, [pc, #40]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037e6:	d105      	bne.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037e8:	4b05      	ldr	r3, [pc, #20]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4a04      	ldr	r2, [pc, #16]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037f2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80037f4:	7cbb      	ldrb	r3, [r7, #18]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40021000 	.word	0x40021000

08003804 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e049      	b.n	80038aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d106      	bne.n	8003830 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7fe fb64 	bl	8001ef8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2202      	movs	r2, #2
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3304      	adds	r3, #4
 8003840:	4619      	mov	r1, r3
 8003842:	4610      	mov	r0, r2
 8003844:	f000 fd96 	bl	8004374 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d001      	beq.n	80038cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e054      	b.n	8003976 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2202      	movs	r2, #2
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68da      	ldr	r2, [r3, #12]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a26      	ldr	r2, [pc, #152]	@ (8003984 <HAL_TIM_Base_Start_IT+0xd0>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d022      	beq.n	8003934 <HAL_TIM_Base_Start_IT+0x80>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038f6:	d01d      	beq.n	8003934 <HAL_TIM_Base_Start_IT+0x80>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a22      	ldr	r2, [pc, #136]	@ (8003988 <HAL_TIM_Base_Start_IT+0xd4>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d018      	beq.n	8003934 <HAL_TIM_Base_Start_IT+0x80>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a21      	ldr	r2, [pc, #132]	@ (800398c <HAL_TIM_Base_Start_IT+0xd8>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d013      	beq.n	8003934 <HAL_TIM_Base_Start_IT+0x80>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a1f      	ldr	r2, [pc, #124]	@ (8003990 <HAL_TIM_Base_Start_IT+0xdc>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d00e      	beq.n	8003934 <HAL_TIM_Base_Start_IT+0x80>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a1e      	ldr	r2, [pc, #120]	@ (8003994 <HAL_TIM_Base_Start_IT+0xe0>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d009      	beq.n	8003934 <HAL_TIM_Base_Start_IT+0x80>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a1c      	ldr	r2, [pc, #112]	@ (8003998 <HAL_TIM_Base_Start_IT+0xe4>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d004      	beq.n	8003934 <HAL_TIM_Base_Start_IT+0x80>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a1b      	ldr	r2, [pc, #108]	@ (800399c <HAL_TIM_Base_Start_IT+0xe8>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d115      	bne.n	8003960 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	4b19      	ldr	r3, [pc, #100]	@ (80039a0 <HAL_TIM_Base_Start_IT+0xec>)
 800393c:	4013      	ands	r3, r2
 800393e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2b06      	cmp	r3, #6
 8003944:	d015      	beq.n	8003972 <HAL_TIM_Base_Start_IT+0xbe>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800394c:	d011      	beq.n	8003972 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0201 	orr.w	r2, r2, #1
 800395c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800395e:	e008      	b.n	8003972 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0201 	orr.w	r2, r2, #1
 800396e:	601a      	str	r2, [r3, #0]
 8003970:	e000      	b.n	8003974 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003972:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3714      	adds	r7, #20
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	40012c00 	.word	0x40012c00
 8003988:	40000400 	.word	0x40000400
 800398c:	40000800 	.word	0x40000800
 8003990:	40000c00 	.word	0x40000c00
 8003994:	40013400 	.word	0x40013400
 8003998:	40014000 	.word	0x40014000
 800399c:	40015000 	.word	0x40015000
 80039a0:	00010007 	.word	0x00010007

080039a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e049      	b.n	8003a4a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d106      	bne.n	80039d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f841 	bl	8003a52 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3304      	adds	r3, #4
 80039e0:	4619      	mov	r1, r3
 80039e2:	4610      	mov	r0, r2
 80039e4:	f000 fcc6 	bl	8004374 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3708      	adds	r7, #8
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}

08003a52 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b083      	sub	sp, #12
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
	...

08003a68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d109      	bne.n	8003a8c <HAL_TIM_PWM_Start+0x24>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	bf14      	ite	ne
 8003a84:	2301      	movne	r3, #1
 8003a86:	2300      	moveq	r3, #0
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	e03c      	b.n	8003b06 <HAL_TIM_PWM_Start+0x9e>
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d109      	bne.n	8003aa6 <HAL_TIM_PWM_Start+0x3e>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	bf14      	ite	ne
 8003a9e:	2301      	movne	r3, #1
 8003aa0:	2300      	moveq	r3, #0
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	e02f      	b.n	8003b06 <HAL_TIM_PWM_Start+0x9e>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d109      	bne.n	8003ac0 <HAL_TIM_PWM_Start+0x58>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	bf14      	ite	ne
 8003ab8:	2301      	movne	r3, #1
 8003aba:	2300      	moveq	r3, #0
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	e022      	b.n	8003b06 <HAL_TIM_PWM_Start+0x9e>
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	2b0c      	cmp	r3, #12
 8003ac4:	d109      	bne.n	8003ada <HAL_TIM_PWM_Start+0x72>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	bf14      	ite	ne
 8003ad2:	2301      	movne	r3, #1
 8003ad4:	2300      	moveq	r3, #0
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	e015      	b.n	8003b06 <HAL_TIM_PWM_Start+0x9e>
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2b10      	cmp	r3, #16
 8003ade:	d109      	bne.n	8003af4 <HAL_TIM_PWM_Start+0x8c>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	bf14      	ite	ne
 8003aec:	2301      	movne	r3, #1
 8003aee:	2300      	moveq	r3, #0
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	e008      	b.n	8003b06 <HAL_TIM_PWM_Start+0x9e>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	bf14      	ite	ne
 8003b00:	2301      	movne	r3, #1
 8003b02:	2300      	moveq	r3, #0
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e0a6      	b.n	8003c5c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d104      	bne.n	8003b1e <HAL_TIM_PWM_Start+0xb6>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2202      	movs	r2, #2
 8003b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b1c:	e023      	b.n	8003b66 <HAL_TIM_PWM_Start+0xfe>
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b04      	cmp	r3, #4
 8003b22:	d104      	bne.n	8003b2e <HAL_TIM_PWM_Start+0xc6>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2202      	movs	r2, #2
 8003b28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b2c:	e01b      	b.n	8003b66 <HAL_TIM_PWM_Start+0xfe>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b08      	cmp	r3, #8
 8003b32:	d104      	bne.n	8003b3e <HAL_TIM_PWM_Start+0xd6>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b3c:	e013      	b.n	8003b66 <HAL_TIM_PWM_Start+0xfe>
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	2b0c      	cmp	r3, #12
 8003b42:	d104      	bne.n	8003b4e <HAL_TIM_PWM_Start+0xe6>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2202      	movs	r2, #2
 8003b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b4c:	e00b      	b.n	8003b66 <HAL_TIM_PWM_Start+0xfe>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2b10      	cmp	r3, #16
 8003b52:	d104      	bne.n	8003b5e <HAL_TIM_PWM_Start+0xf6>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2202      	movs	r2, #2
 8003b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b5c:	e003      	b.n	8003b66 <HAL_TIM_PWM_Start+0xfe>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2202      	movs	r2, #2
 8003b62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	6839      	ldr	r1, [r7, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f001 f87a 	bl	8004c68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a3a      	ldr	r2, [pc, #232]	@ (8003c64 <HAL_TIM_PWM_Start+0x1fc>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d018      	beq.n	8003bb0 <HAL_TIM_PWM_Start+0x148>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a39      	ldr	r2, [pc, #228]	@ (8003c68 <HAL_TIM_PWM_Start+0x200>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d013      	beq.n	8003bb0 <HAL_TIM_PWM_Start+0x148>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a37      	ldr	r2, [pc, #220]	@ (8003c6c <HAL_TIM_PWM_Start+0x204>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d00e      	beq.n	8003bb0 <HAL_TIM_PWM_Start+0x148>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a36      	ldr	r2, [pc, #216]	@ (8003c70 <HAL_TIM_PWM_Start+0x208>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d009      	beq.n	8003bb0 <HAL_TIM_PWM_Start+0x148>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a34      	ldr	r2, [pc, #208]	@ (8003c74 <HAL_TIM_PWM_Start+0x20c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d004      	beq.n	8003bb0 <HAL_TIM_PWM_Start+0x148>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a33      	ldr	r2, [pc, #204]	@ (8003c78 <HAL_TIM_PWM_Start+0x210>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d101      	bne.n	8003bb4 <HAL_TIM_PWM_Start+0x14c>
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e000      	b.n	8003bb6 <HAL_TIM_PWM_Start+0x14e>
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d007      	beq.n	8003bca <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bc8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a25      	ldr	r2, [pc, #148]	@ (8003c64 <HAL_TIM_PWM_Start+0x1fc>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d022      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x1b2>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bdc:	d01d      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x1b2>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a26      	ldr	r2, [pc, #152]	@ (8003c7c <HAL_TIM_PWM_Start+0x214>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d018      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x1b2>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a24      	ldr	r2, [pc, #144]	@ (8003c80 <HAL_TIM_PWM_Start+0x218>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d013      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x1b2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a23      	ldr	r2, [pc, #140]	@ (8003c84 <HAL_TIM_PWM_Start+0x21c>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d00e      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x1b2>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a19      	ldr	r2, [pc, #100]	@ (8003c68 <HAL_TIM_PWM_Start+0x200>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d009      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x1b2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a18      	ldr	r2, [pc, #96]	@ (8003c6c <HAL_TIM_PWM_Start+0x204>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d004      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x1b2>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a18      	ldr	r2, [pc, #96]	@ (8003c78 <HAL_TIM_PWM_Start+0x210>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d115      	bne.n	8003c46 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	4b19      	ldr	r3, [pc, #100]	@ (8003c88 <HAL_TIM_PWM_Start+0x220>)
 8003c22:	4013      	ands	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2b06      	cmp	r3, #6
 8003c2a:	d015      	beq.n	8003c58 <HAL_TIM_PWM_Start+0x1f0>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c32:	d011      	beq.n	8003c58 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f042 0201 	orr.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c44:	e008      	b.n	8003c58 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f042 0201 	orr.w	r2, r2, #1
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	e000      	b.n	8003c5a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c58:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40012c00 	.word	0x40012c00
 8003c68:	40013400 	.word	0x40013400
 8003c6c:	40014000 	.word	0x40014000
 8003c70:	40014400 	.word	0x40014400
 8003c74:	40014800 	.word	0x40014800
 8003c78:	40015000 	.word	0x40015000
 8003c7c:	40000400 	.word	0x40000400
 8003c80:	40000800 	.word	0x40000800
 8003c84:	40000c00 	.word	0x40000c00
 8003c88:	00010007 	.word	0x00010007

08003c8c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d101      	bne.n	8003ca0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e097      	b.n	8003dd0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d106      	bne.n	8003cba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f7fe f847 	bl	8001d48 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	6812      	ldr	r2, [r2, #0]
 8003ccc:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8003cd0:	f023 0307 	bic.w	r3, r3, #7
 8003cd4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	3304      	adds	r3, #4
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4610      	mov	r0, r2
 8003ce2:	f000 fb47 	bl	8004374 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	697a      	ldr	r2, [r7, #20]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d0e:	f023 0303 	bic.w	r3, r3, #3
 8003d12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	021b      	lsls	r3, r3, #8
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003d2c:	f023 030c 	bic.w	r3, r3, #12
 8003d30:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	68da      	ldr	r2, [r3, #12]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	021b      	lsls	r3, r3, #8
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	011a      	lsls	r2, r3, #4
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	031b      	lsls	r3, r3, #12
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003d6a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003d72:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003de8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003df0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003df8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e00:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d110      	bne.n	8003e2a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d102      	bne.n	8003e14 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e0e:	7b7b      	ldrb	r3, [r7, #13]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d001      	beq.n	8003e18 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e089      	b.n	8003f2c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2202      	movs	r2, #2
 8003e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e28:	e031      	b.n	8003e8e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d110      	bne.n	8003e52 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e30:	7bbb      	ldrb	r3, [r7, #14]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d102      	bne.n	8003e3c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e36:	7b3b      	ldrb	r3, [r7, #12]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d001      	beq.n	8003e40 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e075      	b.n	8003f2c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2202      	movs	r2, #2
 8003e44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e50:	e01d      	b.n	8003e8e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e52:	7bfb      	ldrb	r3, [r7, #15]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d108      	bne.n	8003e6a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e58:	7bbb      	ldrb	r3, [r7, #14]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d105      	bne.n	8003e6a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e5e:	7b7b      	ldrb	r3, [r7, #13]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d102      	bne.n	8003e6a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e64:	7b3b      	ldrb	r3, [r7, #12]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d001      	beq.n	8003e6e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e05e      	b.n	8003f2c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2202      	movs	r2, #2
 8003e72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2202      	movs	r2, #2
 8003e7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2202      	movs	r2, #2
 8003e82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_TIM_Encoder_Start_IT+0xc4>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d010      	beq.n	8003ebc <HAL_TIM_Encoder_Start_IT+0xe4>
 8003e9a:	e01f      	b.n	8003edc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f000 fedf 	bl	8004c68 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68da      	ldr	r2, [r3, #12]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f042 0202 	orr.w	r2, r2, #2
 8003eb8:	60da      	str	r2, [r3, #12]
      break;
 8003eba:	e02e      	b.n	8003f1a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	2104      	movs	r1, #4
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f000 fecf 	bl	8004c68 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68da      	ldr	r2, [r3, #12]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f042 0204 	orr.w	r2, r2, #4
 8003ed8:	60da      	str	r2, [r3, #12]
      break;
 8003eda:	e01e      	b.n	8003f1a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 febf 	bl	8004c68 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	2104      	movs	r1, #4
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 feb8 	bl	8004c68 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f042 0202 	orr.w	r2, r2, #2
 8003f06:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 0204 	orr.w	r2, r2, #4
 8003f16:	60da      	str	r2, [r3, #12]
      break;
 8003f18:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f042 0201 	orr.w	r2, r2, #1
 8003f28:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3710      	adds	r7, #16
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f40:	2300      	movs	r3, #0
 8003f42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d101      	bne.n	8003f52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f4e:	2302      	movs	r3, #2
 8003f50:	e0ff      	b.n	8004152 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2b14      	cmp	r3, #20
 8003f5e:	f200 80f0 	bhi.w	8004142 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003f62:	a201      	add	r2, pc, #4	@ (adr r2, 8003f68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f68:	08003fbd 	.word	0x08003fbd
 8003f6c:	08004143 	.word	0x08004143
 8003f70:	08004143 	.word	0x08004143
 8003f74:	08004143 	.word	0x08004143
 8003f78:	08003ffd 	.word	0x08003ffd
 8003f7c:	08004143 	.word	0x08004143
 8003f80:	08004143 	.word	0x08004143
 8003f84:	08004143 	.word	0x08004143
 8003f88:	0800403f 	.word	0x0800403f
 8003f8c:	08004143 	.word	0x08004143
 8003f90:	08004143 	.word	0x08004143
 8003f94:	08004143 	.word	0x08004143
 8003f98:	0800407f 	.word	0x0800407f
 8003f9c:	08004143 	.word	0x08004143
 8003fa0:	08004143 	.word	0x08004143
 8003fa4:	08004143 	.word	0x08004143
 8003fa8:	080040c1 	.word	0x080040c1
 8003fac:	08004143 	.word	0x08004143
 8003fb0:	08004143 	.word	0x08004143
 8003fb4:	08004143 	.word	0x08004143
 8003fb8:	08004101 	.word	0x08004101
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68b9      	ldr	r1, [r7, #8]
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f000 fa8a 	bl	80044dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	699a      	ldr	r2, [r3, #24]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f042 0208 	orr.w	r2, r2, #8
 8003fd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	699a      	ldr	r2, [r3, #24]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f022 0204 	bic.w	r2, r2, #4
 8003fe6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6999      	ldr	r1, [r3, #24]
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	691a      	ldr	r2, [r3, #16]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	619a      	str	r2, [r3, #24]
      break;
 8003ffa:	e0a5      	b.n	8004148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68b9      	ldr	r1, [r7, #8]
 8004002:	4618      	mov	r0, r3
 8004004:	f000 fb04 	bl	8004610 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	699a      	ldr	r2, [r3, #24]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004016:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	699a      	ldr	r2, [r3, #24]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004026:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6999      	ldr	r1, [r3, #24]
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	021a      	lsls	r2, r3, #8
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	430a      	orrs	r2, r1
 800403a:	619a      	str	r2, [r3, #24]
      break;
 800403c:	e084      	b.n	8004148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68b9      	ldr	r1, [r7, #8]
 8004044:	4618      	mov	r0, r3
 8004046:	f000 fb77 	bl	8004738 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	69da      	ldr	r2, [r3, #28]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f042 0208 	orr.w	r2, r2, #8
 8004058:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	69da      	ldr	r2, [r3, #28]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f022 0204 	bic.w	r2, r2, #4
 8004068:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	69d9      	ldr	r1, [r3, #28]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	691a      	ldr	r2, [r3, #16]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	61da      	str	r2, [r3, #28]
      break;
 800407c:	e064      	b.n	8004148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68b9      	ldr	r1, [r7, #8]
 8004084:	4618      	mov	r0, r3
 8004086:	f000 fbe9 	bl	800485c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	69da      	ldr	r2, [r3, #28]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004098:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	69da      	ldr	r2, [r3, #28]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	69d9      	ldr	r1, [r3, #28]
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	021a      	lsls	r2, r3, #8
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	430a      	orrs	r2, r1
 80040bc:	61da      	str	r2, [r3, #28]
      break;
 80040be:	e043      	b.n	8004148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68b9      	ldr	r1, [r7, #8]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f000 fc5c 	bl	8004984 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f042 0208 	orr.w	r2, r2, #8
 80040da:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f022 0204 	bic.w	r2, r2, #4
 80040ea:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	691a      	ldr	r2, [r3, #16]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80040fe:	e023      	b.n	8004148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68b9      	ldr	r1, [r7, #8]
 8004106:	4618      	mov	r0, r3
 8004108:	f000 fca6 	bl	8004a58 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800411a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800412a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	021a      	lsls	r2, r3, #8
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	430a      	orrs	r2, r1
 800413e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004140:	e002      	b.n	8004148 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	75fb      	strb	r3, [r7, #23]
      break;
 8004146:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004150:	7dfb      	ldrb	r3, [r7, #23]
}
 8004152:	4618      	mov	r0, r3
 8004154:	3718      	adds	r7, #24
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop

0800415c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004166:	2300      	movs	r3, #0
 8004168:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_TIM_ConfigClockSource+0x1c>
 8004174:	2302      	movs	r3, #2
 8004176:	e0ee      	b.n	8004356 <HAL_TIM_ConfigClockSource+0x1fa>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2202      	movs	r2, #2
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004196:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800419a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80041a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68ba      	ldr	r2, [r7, #8]
 80041aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a6b      	ldr	r2, [pc, #428]	@ (8004360 <HAL_TIM_ConfigClockSource+0x204>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	f000 80b9 	beq.w	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 80041b8:	4a69      	ldr	r2, [pc, #420]	@ (8004360 <HAL_TIM_ConfigClockSource+0x204>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	f200 80be 	bhi.w	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 80041c0:	4a68      	ldr	r2, [pc, #416]	@ (8004364 <HAL_TIM_ConfigClockSource+0x208>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	f000 80b1 	beq.w	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 80041c8:	4a66      	ldr	r2, [pc, #408]	@ (8004364 <HAL_TIM_ConfigClockSource+0x208>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	f200 80b6 	bhi.w	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 80041d0:	4a65      	ldr	r2, [pc, #404]	@ (8004368 <HAL_TIM_ConfigClockSource+0x20c>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	f000 80a9 	beq.w	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 80041d8:	4a63      	ldr	r2, [pc, #396]	@ (8004368 <HAL_TIM_ConfigClockSource+0x20c>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	f200 80ae 	bhi.w	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 80041e0:	4a62      	ldr	r2, [pc, #392]	@ (800436c <HAL_TIM_ConfigClockSource+0x210>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	f000 80a1 	beq.w	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 80041e8:	4a60      	ldr	r2, [pc, #384]	@ (800436c <HAL_TIM_ConfigClockSource+0x210>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	f200 80a6 	bhi.w	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 80041f0:	4a5f      	ldr	r2, [pc, #380]	@ (8004370 <HAL_TIM_ConfigClockSource+0x214>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	f000 8099 	beq.w	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 80041f8:	4a5d      	ldr	r2, [pc, #372]	@ (8004370 <HAL_TIM_ConfigClockSource+0x214>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	f200 809e 	bhi.w	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 8004200:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004204:	f000 8091 	beq.w	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 8004208:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800420c:	f200 8096 	bhi.w	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 8004210:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004214:	f000 8089 	beq.w	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 8004218:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800421c:	f200 808e 	bhi.w	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 8004220:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004224:	d03e      	beq.n	80042a4 <HAL_TIM_ConfigClockSource+0x148>
 8004226:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800422a:	f200 8087 	bhi.w	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 800422e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004232:	f000 8086 	beq.w	8004342 <HAL_TIM_ConfigClockSource+0x1e6>
 8004236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800423a:	d87f      	bhi.n	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 800423c:	2b70      	cmp	r3, #112	@ 0x70
 800423e:	d01a      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0x11a>
 8004240:	2b70      	cmp	r3, #112	@ 0x70
 8004242:	d87b      	bhi.n	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 8004244:	2b60      	cmp	r3, #96	@ 0x60
 8004246:	d050      	beq.n	80042ea <HAL_TIM_ConfigClockSource+0x18e>
 8004248:	2b60      	cmp	r3, #96	@ 0x60
 800424a:	d877      	bhi.n	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 800424c:	2b50      	cmp	r3, #80	@ 0x50
 800424e:	d03c      	beq.n	80042ca <HAL_TIM_ConfigClockSource+0x16e>
 8004250:	2b50      	cmp	r3, #80	@ 0x50
 8004252:	d873      	bhi.n	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 8004254:	2b40      	cmp	r3, #64	@ 0x40
 8004256:	d058      	beq.n	800430a <HAL_TIM_ConfigClockSource+0x1ae>
 8004258:	2b40      	cmp	r3, #64	@ 0x40
 800425a:	d86f      	bhi.n	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 800425c:	2b30      	cmp	r3, #48	@ 0x30
 800425e:	d064      	beq.n	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 8004260:	2b30      	cmp	r3, #48	@ 0x30
 8004262:	d86b      	bhi.n	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 8004264:	2b20      	cmp	r3, #32
 8004266:	d060      	beq.n	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 8004268:	2b20      	cmp	r3, #32
 800426a:	d867      	bhi.n	800433c <HAL_TIM_ConfigClockSource+0x1e0>
 800426c:	2b00      	cmp	r3, #0
 800426e:	d05c      	beq.n	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 8004270:	2b10      	cmp	r3, #16
 8004272:	d05a      	beq.n	800432a <HAL_TIM_ConfigClockSource+0x1ce>
 8004274:	e062      	b.n	800433c <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004286:	f000 fccf 	bl	8004c28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004298:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	609a      	str	r2, [r3, #8]
      break;
 80042a2:	e04f      	b.n	8004344 <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042b4:	f000 fcb8 	bl	8004c28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689a      	ldr	r2, [r3, #8]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042c6:	609a      	str	r2, [r3, #8]
      break;
 80042c8:	e03c      	b.n	8004344 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042d6:	461a      	mov	r2, r3
 80042d8:	f000 fc2a 	bl	8004b30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2150      	movs	r1, #80	@ 0x50
 80042e2:	4618      	mov	r0, r3
 80042e4:	f000 fc83 	bl	8004bee <TIM_ITRx_SetConfig>
      break;
 80042e8:	e02c      	b.n	8004344 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042f6:	461a      	mov	r2, r3
 80042f8:	f000 fc49 	bl	8004b8e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2160      	movs	r1, #96	@ 0x60
 8004302:	4618      	mov	r0, r3
 8004304:	f000 fc73 	bl	8004bee <TIM_ITRx_SetConfig>
      break;
 8004308:	e01c      	b.n	8004344 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004316:	461a      	mov	r2, r3
 8004318:	f000 fc0a 	bl	8004b30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2140      	movs	r1, #64	@ 0x40
 8004322:	4618      	mov	r0, r3
 8004324:	f000 fc63 	bl	8004bee <TIM_ITRx_SetConfig>
      break;
 8004328:	e00c      	b.n	8004344 <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4619      	mov	r1, r3
 8004334:	4610      	mov	r0, r2
 8004336:	f000 fc5a 	bl	8004bee <TIM_ITRx_SetConfig>
      break;
 800433a:	e003      	b.n	8004344 <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	73fb      	strb	r3, [r7, #15]
      break;
 8004340:	e000      	b.n	8004344 <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 8004342:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004354:	7bfb      	ldrb	r3, [r7, #15]
}
 8004356:	4618      	mov	r0, r3
 8004358:	3710      	adds	r7, #16
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	00100070 	.word	0x00100070
 8004364:	00100050 	.word	0x00100050
 8004368:	00100040 	.word	0x00100040
 800436c:	00100030 	.word	0x00100030
 8004370:	00100020 	.word	0x00100020

08004374 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a4c      	ldr	r2, [pc, #304]	@ (80044b8 <TIM_Base_SetConfig+0x144>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d017      	beq.n	80043bc <TIM_Base_SetConfig+0x48>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004392:	d013      	beq.n	80043bc <TIM_Base_SetConfig+0x48>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a49      	ldr	r2, [pc, #292]	@ (80044bc <TIM_Base_SetConfig+0x148>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d00f      	beq.n	80043bc <TIM_Base_SetConfig+0x48>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a48      	ldr	r2, [pc, #288]	@ (80044c0 <TIM_Base_SetConfig+0x14c>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d00b      	beq.n	80043bc <TIM_Base_SetConfig+0x48>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a47      	ldr	r2, [pc, #284]	@ (80044c4 <TIM_Base_SetConfig+0x150>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d007      	beq.n	80043bc <TIM_Base_SetConfig+0x48>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a46      	ldr	r2, [pc, #280]	@ (80044c8 <TIM_Base_SetConfig+0x154>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d003      	beq.n	80043bc <TIM_Base_SetConfig+0x48>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a45      	ldr	r2, [pc, #276]	@ (80044cc <TIM_Base_SetConfig+0x158>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d108      	bne.n	80043ce <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a39      	ldr	r2, [pc, #228]	@ (80044b8 <TIM_Base_SetConfig+0x144>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d023      	beq.n	800441e <TIM_Base_SetConfig+0xaa>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043dc:	d01f      	beq.n	800441e <TIM_Base_SetConfig+0xaa>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a36      	ldr	r2, [pc, #216]	@ (80044bc <TIM_Base_SetConfig+0x148>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d01b      	beq.n	800441e <TIM_Base_SetConfig+0xaa>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a35      	ldr	r2, [pc, #212]	@ (80044c0 <TIM_Base_SetConfig+0x14c>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d017      	beq.n	800441e <TIM_Base_SetConfig+0xaa>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a34      	ldr	r2, [pc, #208]	@ (80044c4 <TIM_Base_SetConfig+0x150>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d013      	beq.n	800441e <TIM_Base_SetConfig+0xaa>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a33      	ldr	r2, [pc, #204]	@ (80044c8 <TIM_Base_SetConfig+0x154>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d00f      	beq.n	800441e <TIM_Base_SetConfig+0xaa>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a33      	ldr	r2, [pc, #204]	@ (80044d0 <TIM_Base_SetConfig+0x15c>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d00b      	beq.n	800441e <TIM_Base_SetConfig+0xaa>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a32      	ldr	r2, [pc, #200]	@ (80044d4 <TIM_Base_SetConfig+0x160>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d007      	beq.n	800441e <TIM_Base_SetConfig+0xaa>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a31      	ldr	r2, [pc, #196]	@ (80044d8 <TIM_Base_SetConfig+0x164>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d003      	beq.n	800441e <TIM_Base_SetConfig+0xaa>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a2c      	ldr	r2, [pc, #176]	@ (80044cc <TIM_Base_SetConfig+0x158>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d108      	bne.n	8004430 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004424:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	4313      	orrs	r3, r2
 800442e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	4313      	orrs	r3, r2
 800443c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	689a      	ldr	r2, [r3, #8]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a18      	ldr	r2, [pc, #96]	@ (80044b8 <TIM_Base_SetConfig+0x144>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d013      	beq.n	8004484 <TIM_Base_SetConfig+0x110>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a1a      	ldr	r2, [pc, #104]	@ (80044c8 <TIM_Base_SetConfig+0x154>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d00f      	beq.n	8004484 <TIM_Base_SetConfig+0x110>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a1a      	ldr	r2, [pc, #104]	@ (80044d0 <TIM_Base_SetConfig+0x15c>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d00b      	beq.n	8004484 <TIM_Base_SetConfig+0x110>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a19      	ldr	r2, [pc, #100]	@ (80044d4 <TIM_Base_SetConfig+0x160>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d007      	beq.n	8004484 <TIM_Base_SetConfig+0x110>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a18      	ldr	r2, [pc, #96]	@ (80044d8 <TIM_Base_SetConfig+0x164>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d003      	beq.n	8004484 <TIM_Base_SetConfig+0x110>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a13      	ldr	r2, [pc, #76]	@ (80044cc <TIM_Base_SetConfig+0x158>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d103      	bne.n	800448c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	691a      	ldr	r2, [r3, #16]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b01      	cmp	r3, #1
 800449c:	d105      	bne.n	80044aa <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	f023 0201 	bic.w	r2, r3, #1
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	611a      	str	r2, [r3, #16]
  }
}
 80044aa:	bf00      	nop
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	40012c00 	.word	0x40012c00
 80044bc:	40000400 	.word	0x40000400
 80044c0:	40000800 	.word	0x40000800
 80044c4:	40000c00 	.word	0x40000c00
 80044c8:	40013400 	.word	0x40013400
 80044cc:	40015000 	.word	0x40015000
 80044d0:	40014000 	.word	0x40014000
 80044d4:	40014400 	.word	0x40014400
 80044d8:	40014800 	.word	0x40014800

080044dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044dc:	b480      	push	{r7}
 80044de:	b087      	sub	sp, #28
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	f023 0201 	bic.w	r2, r3, #1
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	699b      	ldr	r3, [r3, #24]
 8004502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800450a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800450e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f023 0303 	bic.w	r3, r3, #3
 8004516:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	4313      	orrs	r3, r2
 8004520:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f023 0302 	bic.w	r3, r3, #2
 8004528:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	4313      	orrs	r3, r2
 8004532:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a30      	ldr	r2, [pc, #192]	@ (80045f8 <TIM_OC1_SetConfig+0x11c>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d013      	beq.n	8004564 <TIM_OC1_SetConfig+0x88>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a2f      	ldr	r2, [pc, #188]	@ (80045fc <TIM_OC1_SetConfig+0x120>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d00f      	beq.n	8004564 <TIM_OC1_SetConfig+0x88>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a2e      	ldr	r2, [pc, #184]	@ (8004600 <TIM_OC1_SetConfig+0x124>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d00b      	beq.n	8004564 <TIM_OC1_SetConfig+0x88>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a2d      	ldr	r2, [pc, #180]	@ (8004604 <TIM_OC1_SetConfig+0x128>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d007      	beq.n	8004564 <TIM_OC1_SetConfig+0x88>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a2c      	ldr	r2, [pc, #176]	@ (8004608 <TIM_OC1_SetConfig+0x12c>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d003      	beq.n	8004564 <TIM_OC1_SetConfig+0x88>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a2b      	ldr	r2, [pc, #172]	@ (800460c <TIM_OC1_SetConfig+0x130>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d10c      	bne.n	800457e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	f023 0308 	bic.w	r3, r3, #8
 800456a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	4313      	orrs	r3, r2
 8004574:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	f023 0304 	bic.w	r3, r3, #4
 800457c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a1d      	ldr	r2, [pc, #116]	@ (80045f8 <TIM_OC1_SetConfig+0x11c>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d013      	beq.n	80045ae <TIM_OC1_SetConfig+0xd2>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a1c      	ldr	r2, [pc, #112]	@ (80045fc <TIM_OC1_SetConfig+0x120>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d00f      	beq.n	80045ae <TIM_OC1_SetConfig+0xd2>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a1b      	ldr	r2, [pc, #108]	@ (8004600 <TIM_OC1_SetConfig+0x124>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d00b      	beq.n	80045ae <TIM_OC1_SetConfig+0xd2>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a1a      	ldr	r2, [pc, #104]	@ (8004604 <TIM_OC1_SetConfig+0x128>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d007      	beq.n	80045ae <TIM_OC1_SetConfig+0xd2>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a19      	ldr	r2, [pc, #100]	@ (8004608 <TIM_OC1_SetConfig+0x12c>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d003      	beq.n	80045ae <TIM_OC1_SetConfig+0xd2>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a18      	ldr	r2, [pc, #96]	@ (800460c <TIM_OC1_SetConfig+0x130>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d111      	bne.n	80045d2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	693a      	ldr	r2, [r7, #16]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	621a      	str	r2, [r3, #32]
}
 80045ec:	bf00      	nop
 80045ee:	371c      	adds	r7, #28
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr
 80045f8:	40012c00 	.word	0x40012c00
 80045fc:	40013400 	.word	0x40013400
 8004600:	40014000 	.word	0x40014000
 8004604:	40014400 	.word	0x40014400
 8004608:	40014800 	.word	0x40014800
 800460c:	40015000 	.word	0x40015000

08004610 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004610:	b480      	push	{r7}
 8004612:	b087      	sub	sp, #28
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	f023 0210 	bic.w	r2, r3, #16
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800463e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800464a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	021b      	lsls	r3, r3, #8
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	4313      	orrs	r3, r2
 8004656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f023 0320 	bic.w	r3, r3, #32
 800465e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	4313      	orrs	r3, r2
 800466a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a2c      	ldr	r2, [pc, #176]	@ (8004720 <TIM_OC2_SetConfig+0x110>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d007      	beq.n	8004684 <TIM_OC2_SetConfig+0x74>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a2b      	ldr	r2, [pc, #172]	@ (8004724 <TIM_OC2_SetConfig+0x114>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d003      	beq.n	8004684 <TIM_OC2_SetConfig+0x74>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a2a      	ldr	r2, [pc, #168]	@ (8004728 <TIM_OC2_SetConfig+0x118>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d10d      	bne.n	80046a0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800468a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	011b      	lsls	r3, r3, #4
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	4313      	orrs	r3, r2
 8004696:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800469e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a1f      	ldr	r2, [pc, #124]	@ (8004720 <TIM_OC2_SetConfig+0x110>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d013      	beq.n	80046d0 <TIM_OC2_SetConfig+0xc0>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a1e      	ldr	r2, [pc, #120]	@ (8004724 <TIM_OC2_SetConfig+0x114>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d00f      	beq.n	80046d0 <TIM_OC2_SetConfig+0xc0>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a1e      	ldr	r2, [pc, #120]	@ (800472c <TIM_OC2_SetConfig+0x11c>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d00b      	beq.n	80046d0 <TIM_OC2_SetConfig+0xc0>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a1d      	ldr	r2, [pc, #116]	@ (8004730 <TIM_OC2_SetConfig+0x120>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d007      	beq.n	80046d0 <TIM_OC2_SetConfig+0xc0>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004734 <TIM_OC2_SetConfig+0x124>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d003      	beq.n	80046d0 <TIM_OC2_SetConfig+0xc0>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a17      	ldr	r2, [pc, #92]	@ (8004728 <TIM_OC2_SetConfig+0x118>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d113      	bne.n	80046f8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80046de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	621a      	str	r2, [r3, #32]
}
 8004712:	bf00      	nop
 8004714:	371c      	adds	r7, #28
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	40012c00 	.word	0x40012c00
 8004724:	40013400 	.word	0x40013400
 8004728:	40015000 	.word	0x40015000
 800472c:	40014000 	.word	0x40014000
 8004730:	40014400 	.word	0x40014400
 8004734:	40014800 	.word	0x40014800

08004738 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004738:	b480      	push	{r7}
 800473a:	b087      	sub	sp, #28
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004766:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800476a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f023 0303 	bic.w	r3, r3, #3
 8004772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	4313      	orrs	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	021b      	lsls	r3, r3, #8
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	4313      	orrs	r3, r2
 8004790:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a2b      	ldr	r2, [pc, #172]	@ (8004844 <TIM_OC3_SetConfig+0x10c>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d007      	beq.n	80047aa <TIM_OC3_SetConfig+0x72>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a2a      	ldr	r2, [pc, #168]	@ (8004848 <TIM_OC3_SetConfig+0x110>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d003      	beq.n	80047aa <TIM_OC3_SetConfig+0x72>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a29      	ldr	r2, [pc, #164]	@ (800484c <TIM_OC3_SetConfig+0x114>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d10d      	bne.n	80047c6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80047b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	021b      	lsls	r3, r3, #8
 80047b8:	697a      	ldr	r2, [r7, #20]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a1e      	ldr	r2, [pc, #120]	@ (8004844 <TIM_OC3_SetConfig+0x10c>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d013      	beq.n	80047f6 <TIM_OC3_SetConfig+0xbe>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004848 <TIM_OC3_SetConfig+0x110>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d00f      	beq.n	80047f6 <TIM_OC3_SetConfig+0xbe>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004850 <TIM_OC3_SetConfig+0x118>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d00b      	beq.n	80047f6 <TIM_OC3_SetConfig+0xbe>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a1c      	ldr	r2, [pc, #112]	@ (8004854 <TIM_OC3_SetConfig+0x11c>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d007      	beq.n	80047f6 <TIM_OC3_SetConfig+0xbe>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a1b      	ldr	r2, [pc, #108]	@ (8004858 <TIM_OC3_SetConfig+0x120>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d003      	beq.n	80047f6 <TIM_OC3_SetConfig+0xbe>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a16      	ldr	r2, [pc, #88]	@ (800484c <TIM_OC3_SetConfig+0x114>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d113      	bne.n	800481e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004804:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	011b      	lsls	r3, r3, #4
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	4313      	orrs	r3, r2
 8004810:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	693a      	ldr	r2, [r7, #16]
 800481a:	4313      	orrs	r3, r2
 800481c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	621a      	str	r2, [r3, #32]
}
 8004838:	bf00      	nop
 800483a:	371c      	adds	r7, #28
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr
 8004844:	40012c00 	.word	0x40012c00
 8004848:	40013400 	.word	0x40013400
 800484c:	40015000 	.word	0x40015000
 8004850:	40014000 	.word	0x40014000
 8004854:	40014400 	.word	0x40014400
 8004858:	40014800 	.word	0x40014800

0800485c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800485c:	b480      	push	{r7}
 800485e:	b087      	sub	sp, #28
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800488a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800488e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004896:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	021b      	lsls	r3, r3, #8
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80048aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	031b      	lsls	r3, r3, #12
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a2c      	ldr	r2, [pc, #176]	@ (800496c <TIM_OC4_SetConfig+0x110>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d007      	beq.n	80048d0 <TIM_OC4_SetConfig+0x74>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004970 <TIM_OC4_SetConfig+0x114>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d003      	beq.n	80048d0 <TIM_OC4_SetConfig+0x74>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004974 <TIM_OC4_SetConfig+0x118>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d10d      	bne.n	80048ec <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80048d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	031b      	lsls	r3, r3, #12
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a1f      	ldr	r2, [pc, #124]	@ (800496c <TIM_OC4_SetConfig+0x110>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d013      	beq.n	800491c <TIM_OC4_SetConfig+0xc0>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004970 <TIM_OC4_SetConfig+0x114>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d00f      	beq.n	800491c <TIM_OC4_SetConfig+0xc0>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a1e      	ldr	r2, [pc, #120]	@ (8004978 <TIM_OC4_SetConfig+0x11c>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00b      	beq.n	800491c <TIM_OC4_SetConfig+0xc0>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a1d      	ldr	r2, [pc, #116]	@ (800497c <TIM_OC4_SetConfig+0x120>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d007      	beq.n	800491c <TIM_OC4_SetConfig+0xc0>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a1c      	ldr	r2, [pc, #112]	@ (8004980 <TIM_OC4_SetConfig+0x124>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d003      	beq.n	800491c <TIM_OC4_SetConfig+0xc0>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a17      	ldr	r2, [pc, #92]	@ (8004974 <TIM_OC4_SetConfig+0x118>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d113      	bne.n	8004944 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004922:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800492a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	695b      	ldr	r3, [r3, #20]
 8004930:	019b      	lsls	r3, r3, #6
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	019b      	lsls	r3, r3, #6
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	4313      	orrs	r3, r2
 8004942:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	685a      	ldr	r2, [r3, #4]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	697a      	ldr	r2, [r7, #20]
 800495c:	621a      	str	r2, [r3, #32]
}
 800495e:	bf00      	nop
 8004960:	371c      	adds	r7, #28
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	40012c00 	.word	0x40012c00
 8004970:	40013400 	.word	0x40013400
 8004974:	40015000 	.word	0x40015000
 8004978:	40014000 	.word	0x40014000
 800497c:	40014400 	.word	0x40014400
 8004980:	40014800 	.word	0x40014800

08004984 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	4313      	orrs	r3, r2
 80049c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80049c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	041b      	lsls	r3, r3, #16
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a19      	ldr	r2, [pc, #100]	@ (8004a40 <TIM_OC5_SetConfig+0xbc>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d013      	beq.n	8004a06 <TIM_OC5_SetConfig+0x82>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a18      	ldr	r2, [pc, #96]	@ (8004a44 <TIM_OC5_SetConfig+0xc0>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00f      	beq.n	8004a06 <TIM_OC5_SetConfig+0x82>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a17      	ldr	r2, [pc, #92]	@ (8004a48 <TIM_OC5_SetConfig+0xc4>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d00b      	beq.n	8004a06 <TIM_OC5_SetConfig+0x82>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a16      	ldr	r2, [pc, #88]	@ (8004a4c <TIM_OC5_SetConfig+0xc8>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d007      	beq.n	8004a06 <TIM_OC5_SetConfig+0x82>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a15      	ldr	r2, [pc, #84]	@ (8004a50 <TIM_OC5_SetConfig+0xcc>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d003      	beq.n	8004a06 <TIM_OC5_SetConfig+0x82>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a14      	ldr	r2, [pc, #80]	@ (8004a54 <TIM_OC5_SetConfig+0xd0>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d109      	bne.n	8004a1a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	021b      	lsls	r3, r3, #8
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	621a      	str	r2, [r3, #32]
}
 8004a34:	bf00      	nop
 8004a36:	371c      	adds	r7, #28
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr
 8004a40:	40012c00 	.word	0x40012c00
 8004a44:	40013400 	.word	0x40013400
 8004a48:	40014000 	.word	0x40014000
 8004a4c:	40014400 	.word	0x40014400
 8004a50:	40014800 	.word	0x40014800
 8004a54:	40015000 	.word	0x40015000

08004a58 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b087      	sub	sp, #28
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	021b      	lsls	r3, r3, #8
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	051b      	lsls	r3, r3, #20
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a1a      	ldr	r2, [pc, #104]	@ (8004b18 <TIM_OC6_SetConfig+0xc0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d013      	beq.n	8004adc <TIM_OC6_SetConfig+0x84>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a19      	ldr	r2, [pc, #100]	@ (8004b1c <TIM_OC6_SetConfig+0xc4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d00f      	beq.n	8004adc <TIM_OC6_SetConfig+0x84>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a18      	ldr	r2, [pc, #96]	@ (8004b20 <TIM_OC6_SetConfig+0xc8>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d00b      	beq.n	8004adc <TIM_OC6_SetConfig+0x84>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a17      	ldr	r2, [pc, #92]	@ (8004b24 <TIM_OC6_SetConfig+0xcc>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d007      	beq.n	8004adc <TIM_OC6_SetConfig+0x84>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a16      	ldr	r2, [pc, #88]	@ (8004b28 <TIM_OC6_SetConfig+0xd0>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d003      	beq.n	8004adc <TIM_OC6_SetConfig+0x84>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a15      	ldr	r2, [pc, #84]	@ (8004b2c <TIM_OC6_SetConfig+0xd4>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d109      	bne.n	8004af0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ae2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	029b      	lsls	r3, r3, #10
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	621a      	str	r2, [r3, #32]
}
 8004b0a:	bf00      	nop
 8004b0c:	371c      	adds	r7, #28
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	40012c00 	.word	0x40012c00
 8004b1c:	40013400 	.word	0x40013400
 8004b20:	40014000 	.word	0x40014000
 8004b24:	40014400 	.word	0x40014400
 8004b28:	40014800 	.word	0x40014800
 8004b2c:	40015000 	.word	0x40015000

08004b30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b087      	sub	sp, #28
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	f023 0201 	bic.w	r2, r3, #1
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	699b      	ldr	r3, [r3, #24]
 8004b52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	011b      	lsls	r3, r3, #4
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	f023 030a 	bic.w	r3, r3, #10
 8004b6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b6e:	697a      	ldr	r2, [r7, #20]
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	621a      	str	r2, [r3, #32]
}
 8004b82:	bf00      	nop
 8004b84:	371c      	adds	r7, #28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b087      	sub	sp, #28
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	60f8      	str	r0, [r7, #12]
 8004b96:	60b9      	str	r1, [r7, #8]
 8004b98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	f023 0210 	bic.w	r2, r3, #16
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004bb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	031b      	lsls	r3, r3, #12
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004bca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	011b      	lsls	r3, r3, #4
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	621a      	str	r2, [r3, #32]
}
 8004be2:	bf00      	nop
 8004be4:	371c      	adds	r7, #28
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr

08004bee <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b085      	sub	sp, #20
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
 8004bf6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	f043 0307 	orr.w	r3, r3, #7
 8004c14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	609a      	str	r2, [r3, #8]
}
 8004c1c:	bf00      	nop
 8004c1e:	3714      	adds	r7, #20
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b087      	sub	sp, #28
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
 8004c34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	021a      	lsls	r2, r3, #8
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	609a      	str	r2, [r3, #8]
}
 8004c5c:	bf00      	nop
 8004c5e:	371c      	adds	r7, #28
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	f003 031f 	and.w	r3, r3, #31
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6a1a      	ldr	r2, [r3, #32]
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	43db      	mvns	r3, r3
 8004c8a:	401a      	ands	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6a1a      	ldr	r2, [r3, #32]
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f003 031f 	and.w	r3, r3, #31
 8004c9a:	6879      	ldr	r1, [r7, #4]
 8004c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8004ca0:	431a      	orrs	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	621a      	str	r2, [r3, #32]
}
 8004ca6:	bf00      	nop
 8004ca8:	371c      	adds	r7, #28
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
	...

08004cb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e074      	b.n	8004db6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a34      	ldr	r2, [pc, #208]	@ (8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d009      	beq.n	8004d0a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a33      	ldr	r2, [pc, #204]	@ (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d004      	beq.n	8004d0a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a31      	ldr	r2, [pc, #196]	@ (8004dcc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d108      	bne.n	8004d1c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004d10:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a21      	ldr	r2, [pc, #132]	@ (8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d022      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d4c:	d01d      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a1f      	ldr	r2, [pc, #124]	@ (8004dd0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d018      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d013      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a1c      	ldr	r2, [pc, #112]	@ (8004dd8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d00e      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a15      	ldr	r2, [pc, #84]	@ (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d009      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a18      	ldr	r2, [pc, #96]	@ (8004ddc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d004      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a11      	ldr	r2, [pc, #68]	@ (8004dcc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d10c      	bne.n	8004da4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40012c00 	.word	0x40012c00
 8004dc8:	40013400 	.word	0x40013400
 8004dcc:	40015000 	.word	0x40015000
 8004dd0:	40000400 	.word	0x40000400
 8004dd4:	40000800 	.word	0x40000800
 8004dd8:	40000c00 	.word	0x40000c00
 8004ddc:	40014000 	.word	0x40014000

08004de0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e042      	b.n	8004e78 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d106      	bne.n	8004e0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f7fd f91b 	bl	8002040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2224      	movs	r2, #36	@ 0x24
 8004e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0201 	bic.w	r2, r2, #1
 8004e20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d002      	beq.n	8004e30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fbb2 	bl	8005594 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f8b3 	bl	8004f9c <UART_SetConfig>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d101      	bne.n	8004e40 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e01b      	b.n	8004e78 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0201 	orr.w	r2, r2, #1
 8004e6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 fc31 	bl	80056d8 <UART_CheckIdleState>
 8004e76:	4603      	mov	r3, r0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3708      	adds	r7, #8
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b08a      	sub	sp, #40	@ 0x28
 8004e84:	af02      	add	r7, sp, #8
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e96:	2b20      	cmp	r3, #32
 8004e98:	d17b      	bne.n	8004f92 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d002      	beq.n	8004ea6 <HAL_UART_Transmit+0x26>
 8004ea0:	88fb      	ldrh	r3, [r7, #6]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e074      	b.n	8004f94 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2221      	movs	r2, #33	@ 0x21
 8004eb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eba:	f7fd f9c7 	bl	800224c <HAL_GetTick>
 8004ebe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	88fa      	ldrh	r2, [r7, #6]
 8004ec4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	88fa      	ldrh	r2, [r7, #6]
 8004ecc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ed8:	d108      	bne.n	8004eec <HAL_UART_Transmit+0x6c>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d104      	bne.n	8004eec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	61bb      	str	r3, [r7, #24]
 8004eea:	e003      	b.n	8004ef4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ef4:	e030      	b.n	8004f58 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	9300      	str	r3, [sp, #0]
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	2200      	movs	r2, #0
 8004efe:	2180      	movs	r1, #128	@ 0x80
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 fc93 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d005      	beq.n	8004f18 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e03d      	b.n	8004f94 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10b      	bne.n	8004f36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	881b      	ldrh	r3, [r3, #0]
 8004f22:	461a      	mov	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f2c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	3302      	adds	r3, #2
 8004f32:	61bb      	str	r3, [r7, #24]
 8004f34:	e007      	b.n	8004f46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	781a      	ldrb	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	3301      	adds	r3, #1
 8004f44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1c8      	bne.n	8004ef6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	2140      	movs	r1, #64	@ 0x40
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f000 fc5c 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d005      	beq.n	8004f86 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e006      	b.n	8004f94 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	e000      	b.n	8004f94 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004f92:	2302      	movs	r3, #2
  }
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3720      	adds	r7, #32
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fa0:	b08c      	sub	sp, #48	@ 0x30
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	689a      	ldr	r2, [r3, #8]
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	431a      	orrs	r2, r3
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	69db      	ldr	r3, [r3, #28]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	4baa      	ldr	r3, [pc, #680]	@ (8005274 <UART_SetConfig+0x2d8>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	6812      	ldr	r2, [r2, #0]
 8004fd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	68da      	ldr	r2, [r3, #12]
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a9f      	ldr	r2, [pc, #636]	@ (8005278 <UART_SetConfig+0x2dc>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d004      	beq.n	8005008 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	6a1b      	ldr	r3, [r3, #32]
 8005002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005004:	4313      	orrs	r3, r2
 8005006:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005012:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005016:	697a      	ldr	r2, [r7, #20]
 8005018:	6812      	ldr	r2, [r2, #0]
 800501a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800501c:	430b      	orrs	r3, r1
 800501e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005026:	f023 010f 	bic.w	r1, r3, #15
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	430a      	orrs	r2, r1
 8005034:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a90      	ldr	r2, [pc, #576]	@ (800527c <UART_SetConfig+0x2e0>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d125      	bne.n	800508c <UART_SetConfig+0xf0>
 8005040:	4b8f      	ldr	r3, [pc, #572]	@ (8005280 <UART_SetConfig+0x2e4>)
 8005042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005046:	f003 0303 	and.w	r3, r3, #3
 800504a:	2b03      	cmp	r3, #3
 800504c:	d81a      	bhi.n	8005084 <UART_SetConfig+0xe8>
 800504e:	a201      	add	r2, pc, #4	@ (adr r2, 8005054 <UART_SetConfig+0xb8>)
 8005050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005054:	08005065 	.word	0x08005065
 8005058:	08005075 	.word	0x08005075
 800505c:	0800506d 	.word	0x0800506d
 8005060:	0800507d 	.word	0x0800507d
 8005064:	2301      	movs	r3, #1
 8005066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800506a:	e116      	b.n	800529a <UART_SetConfig+0x2fe>
 800506c:	2302      	movs	r3, #2
 800506e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005072:	e112      	b.n	800529a <UART_SetConfig+0x2fe>
 8005074:	2304      	movs	r3, #4
 8005076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800507a:	e10e      	b.n	800529a <UART_SetConfig+0x2fe>
 800507c:	2308      	movs	r3, #8
 800507e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005082:	e10a      	b.n	800529a <UART_SetConfig+0x2fe>
 8005084:	2310      	movs	r3, #16
 8005086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800508a:	e106      	b.n	800529a <UART_SetConfig+0x2fe>
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a7c      	ldr	r2, [pc, #496]	@ (8005284 <UART_SetConfig+0x2e8>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d138      	bne.n	8005108 <UART_SetConfig+0x16c>
 8005096:	4b7a      	ldr	r3, [pc, #488]	@ (8005280 <UART_SetConfig+0x2e4>)
 8005098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b0c      	cmp	r3, #12
 80050a2:	d82d      	bhi.n	8005100 <UART_SetConfig+0x164>
 80050a4:	a201      	add	r2, pc, #4	@ (adr r2, 80050ac <UART_SetConfig+0x110>)
 80050a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050aa:	bf00      	nop
 80050ac:	080050e1 	.word	0x080050e1
 80050b0:	08005101 	.word	0x08005101
 80050b4:	08005101 	.word	0x08005101
 80050b8:	08005101 	.word	0x08005101
 80050bc:	080050f1 	.word	0x080050f1
 80050c0:	08005101 	.word	0x08005101
 80050c4:	08005101 	.word	0x08005101
 80050c8:	08005101 	.word	0x08005101
 80050cc:	080050e9 	.word	0x080050e9
 80050d0:	08005101 	.word	0x08005101
 80050d4:	08005101 	.word	0x08005101
 80050d8:	08005101 	.word	0x08005101
 80050dc:	080050f9 	.word	0x080050f9
 80050e0:	2300      	movs	r3, #0
 80050e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050e6:	e0d8      	b.n	800529a <UART_SetConfig+0x2fe>
 80050e8:	2302      	movs	r3, #2
 80050ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ee:	e0d4      	b.n	800529a <UART_SetConfig+0x2fe>
 80050f0:	2304      	movs	r3, #4
 80050f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050f6:	e0d0      	b.n	800529a <UART_SetConfig+0x2fe>
 80050f8:	2308      	movs	r3, #8
 80050fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050fe:	e0cc      	b.n	800529a <UART_SetConfig+0x2fe>
 8005100:	2310      	movs	r3, #16
 8005102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005106:	e0c8      	b.n	800529a <UART_SetConfig+0x2fe>
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a5e      	ldr	r2, [pc, #376]	@ (8005288 <UART_SetConfig+0x2ec>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d125      	bne.n	800515e <UART_SetConfig+0x1c2>
 8005112:	4b5b      	ldr	r3, [pc, #364]	@ (8005280 <UART_SetConfig+0x2e4>)
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005118:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800511c:	2b30      	cmp	r3, #48	@ 0x30
 800511e:	d016      	beq.n	800514e <UART_SetConfig+0x1b2>
 8005120:	2b30      	cmp	r3, #48	@ 0x30
 8005122:	d818      	bhi.n	8005156 <UART_SetConfig+0x1ba>
 8005124:	2b20      	cmp	r3, #32
 8005126:	d00a      	beq.n	800513e <UART_SetConfig+0x1a2>
 8005128:	2b20      	cmp	r3, #32
 800512a:	d814      	bhi.n	8005156 <UART_SetConfig+0x1ba>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <UART_SetConfig+0x19a>
 8005130:	2b10      	cmp	r3, #16
 8005132:	d008      	beq.n	8005146 <UART_SetConfig+0x1aa>
 8005134:	e00f      	b.n	8005156 <UART_SetConfig+0x1ba>
 8005136:	2300      	movs	r3, #0
 8005138:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800513c:	e0ad      	b.n	800529a <UART_SetConfig+0x2fe>
 800513e:	2302      	movs	r3, #2
 8005140:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005144:	e0a9      	b.n	800529a <UART_SetConfig+0x2fe>
 8005146:	2304      	movs	r3, #4
 8005148:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800514c:	e0a5      	b.n	800529a <UART_SetConfig+0x2fe>
 800514e:	2308      	movs	r3, #8
 8005150:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005154:	e0a1      	b.n	800529a <UART_SetConfig+0x2fe>
 8005156:	2310      	movs	r3, #16
 8005158:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800515c:	e09d      	b.n	800529a <UART_SetConfig+0x2fe>
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a4a      	ldr	r2, [pc, #296]	@ (800528c <UART_SetConfig+0x2f0>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d125      	bne.n	80051b4 <UART_SetConfig+0x218>
 8005168:	4b45      	ldr	r3, [pc, #276]	@ (8005280 <UART_SetConfig+0x2e4>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005172:	2bc0      	cmp	r3, #192	@ 0xc0
 8005174:	d016      	beq.n	80051a4 <UART_SetConfig+0x208>
 8005176:	2bc0      	cmp	r3, #192	@ 0xc0
 8005178:	d818      	bhi.n	80051ac <UART_SetConfig+0x210>
 800517a:	2b80      	cmp	r3, #128	@ 0x80
 800517c:	d00a      	beq.n	8005194 <UART_SetConfig+0x1f8>
 800517e:	2b80      	cmp	r3, #128	@ 0x80
 8005180:	d814      	bhi.n	80051ac <UART_SetConfig+0x210>
 8005182:	2b00      	cmp	r3, #0
 8005184:	d002      	beq.n	800518c <UART_SetConfig+0x1f0>
 8005186:	2b40      	cmp	r3, #64	@ 0x40
 8005188:	d008      	beq.n	800519c <UART_SetConfig+0x200>
 800518a:	e00f      	b.n	80051ac <UART_SetConfig+0x210>
 800518c:	2300      	movs	r3, #0
 800518e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005192:	e082      	b.n	800529a <UART_SetConfig+0x2fe>
 8005194:	2302      	movs	r3, #2
 8005196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800519a:	e07e      	b.n	800529a <UART_SetConfig+0x2fe>
 800519c:	2304      	movs	r3, #4
 800519e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051a2:	e07a      	b.n	800529a <UART_SetConfig+0x2fe>
 80051a4:	2308      	movs	r3, #8
 80051a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051aa:	e076      	b.n	800529a <UART_SetConfig+0x2fe>
 80051ac:	2310      	movs	r3, #16
 80051ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051b2:	e072      	b.n	800529a <UART_SetConfig+0x2fe>
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a35      	ldr	r2, [pc, #212]	@ (8005290 <UART_SetConfig+0x2f4>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d12a      	bne.n	8005214 <UART_SetConfig+0x278>
 80051be:	4b30      	ldr	r3, [pc, #192]	@ (8005280 <UART_SetConfig+0x2e4>)
 80051c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051cc:	d01a      	beq.n	8005204 <UART_SetConfig+0x268>
 80051ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051d2:	d81b      	bhi.n	800520c <UART_SetConfig+0x270>
 80051d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051d8:	d00c      	beq.n	80051f4 <UART_SetConfig+0x258>
 80051da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051de:	d815      	bhi.n	800520c <UART_SetConfig+0x270>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <UART_SetConfig+0x250>
 80051e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051e8:	d008      	beq.n	80051fc <UART_SetConfig+0x260>
 80051ea:	e00f      	b.n	800520c <UART_SetConfig+0x270>
 80051ec:	2300      	movs	r3, #0
 80051ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051f2:	e052      	b.n	800529a <UART_SetConfig+0x2fe>
 80051f4:	2302      	movs	r3, #2
 80051f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051fa:	e04e      	b.n	800529a <UART_SetConfig+0x2fe>
 80051fc:	2304      	movs	r3, #4
 80051fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005202:	e04a      	b.n	800529a <UART_SetConfig+0x2fe>
 8005204:	2308      	movs	r3, #8
 8005206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800520a:	e046      	b.n	800529a <UART_SetConfig+0x2fe>
 800520c:	2310      	movs	r3, #16
 800520e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005212:	e042      	b.n	800529a <UART_SetConfig+0x2fe>
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a17      	ldr	r2, [pc, #92]	@ (8005278 <UART_SetConfig+0x2dc>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d13a      	bne.n	8005294 <UART_SetConfig+0x2f8>
 800521e:	4b18      	ldr	r3, [pc, #96]	@ (8005280 <UART_SetConfig+0x2e4>)
 8005220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005224:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005228:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800522c:	d01a      	beq.n	8005264 <UART_SetConfig+0x2c8>
 800522e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005232:	d81b      	bhi.n	800526c <UART_SetConfig+0x2d0>
 8005234:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005238:	d00c      	beq.n	8005254 <UART_SetConfig+0x2b8>
 800523a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800523e:	d815      	bhi.n	800526c <UART_SetConfig+0x2d0>
 8005240:	2b00      	cmp	r3, #0
 8005242:	d003      	beq.n	800524c <UART_SetConfig+0x2b0>
 8005244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005248:	d008      	beq.n	800525c <UART_SetConfig+0x2c0>
 800524a:	e00f      	b.n	800526c <UART_SetConfig+0x2d0>
 800524c:	2300      	movs	r3, #0
 800524e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005252:	e022      	b.n	800529a <UART_SetConfig+0x2fe>
 8005254:	2302      	movs	r3, #2
 8005256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800525a:	e01e      	b.n	800529a <UART_SetConfig+0x2fe>
 800525c:	2304      	movs	r3, #4
 800525e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005262:	e01a      	b.n	800529a <UART_SetConfig+0x2fe>
 8005264:	2308      	movs	r3, #8
 8005266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800526a:	e016      	b.n	800529a <UART_SetConfig+0x2fe>
 800526c:	2310      	movs	r3, #16
 800526e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005272:	e012      	b.n	800529a <UART_SetConfig+0x2fe>
 8005274:	cfff69f3 	.word	0xcfff69f3
 8005278:	40008000 	.word	0x40008000
 800527c:	40013800 	.word	0x40013800
 8005280:	40021000 	.word	0x40021000
 8005284:	40004400 	.word	0x40004400
 8005288:	40004800 	.word	0x40004800
 800528c:	40004c00 	.word	0x40004c00
 8005290:	40005000 	.word	0x40005000
 8005294:	2310      	movs	r3, #16
 8005296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4aae      	ldr	r2, [pc, #696]	@ (8005558 <UART_SetConfig+0x5bc>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	f040 8097 	bne.w	80053d4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80052aa:	2b08      	cmp	r3, #8
 80052ac:	d823      	bhi.n	80052f6 <UART_SetConfig+0x35a>
 80052ae:	a201      	add	r2, pc, #4	@ (adr r2, 80052b4 <UART_SetConfig+0x318>)
 80052b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b4:	080052d9 	.word	0x080052d9
 80052b8:	080052f7 	.word	0x080052f7
 80052bc:	080052e1 	.word	0x080052e1
 80052c0:	080052f7 	.word	0x080052f7
 80052c4:	080052e7 	.word	0x080052e7
 80052c8:	080052f7 	.word	0x080052f7
 80052cc:	080052f7 	.word	0x080052f7
 80052d0:	080052f7 	.word	0x080052f7
 80052d4:	080052ef 	.word	0x080052ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052d8:	f7fd ffd4 	bl	8003284 <HAL_RCC_GetPCLK1Freq>
 80052dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052de:	e010      	b.n	8005302 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052e0:	4b9e      	ldr	r3, [pc, #632]	@ (800555c <UART_SetConfig+0x5c0>)
 80052e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052e4:	e00d      	b.n	8005302 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052e6:	f7fd ff5f 	bl	80031a8 <HAL_RCC_GetSysClockFreq>
 80052ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052ec:	e009      	b.n	8005302 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052f4:	e005      	b.n	8005302 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80052f6:	2300      	movs	r3, #0
 80052f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005300:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 8130 	beq.w	800556a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	4a94      	ldr	r2, [pc, #592]	@ (8005560 <UART_SetConfig+0x5c4>)
 8005310:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005314:	461a      	mov	r2, r3
 8005316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005318:	fbb3 f3f2 	udiv	r3, r3, r2
 800531c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	4613      	mov	r3, r2
 8005324:	005b      	lsls	r3, r3, #1
 8005326:	4413      	add	r3, r2
 8005328:	69ba      	ldr	r2, [r7, #24]
 800532a:	429a      	cmp	r2, r3
 800532c:	d305      	bcc.n	800533a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	429a      	cmp	r2, r3
 8005338:	d903      	bls.n	8005342 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005340:	e113      	b.n	800556a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	2200      	movs	r2, #0
 8005346:	60bb      	str	r3, [r7, #8]
 8005348:	60fa      	str	r2, [r7, #12]
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534e:	4a84      	ldr	r2, [pc, #528]	@ (8005560 <UART_SetConfig+0x5c4>)
 8005350:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005354:	b29b      	uxth	r3, r3
 8005356:	2200      	movs	r2, #0
 8005358:	603b      	str	r3, [r7, #0]
 800535a:	607a      	str	r2, [r7, #4]
 800535c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005360:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005364:	f7fb fb9e 	bl	8000aa4 <__aeabi_uldivmod>
 8005368:	4602      	mov	r2, r0
 800536a:	460b      	mov	r3, r1
 800536c:	4610      	mov	r0, r2
 800536e:	4619      	mov	r1, r3
 8005370:	f04f 0200 	mov.w	r2, #0
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	020b      	lsls	r3, r1, #8
 800537a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800537e:	0202      	lsls	r2, r0, #8
 8005380:	6979      	ldr	r1, [r7, #20]
 8005382:	6849      	ldr	r1, [r1, #4]
 8005384:	0849      	lsrs	r1, r1, #1
 8005386:	2000      	movs	r0, #0
 8005388:	460c      	mov	r4, r1
 800538a:	4605      	mov	r5, r0
 800538c:	eb12 0804 	adds.w	r8, r2, r4
 8005390:	eb43 0905 	adc.w	r9, r3, r5
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	469a      	mov	sl, r3
 800539c:	4693      	mov	fp, r2
 800539e:	4652      	mov	r2, sl
 80053a0:	465b      	mov	r3, fp
 80053a2:	4640      	mov	r0, r8
 80053a4:	4649      	mov	r1, r9
 80053a6:	f7fb fb7d 	bl	8000aa4 <__aeabi_uldivmod>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	4613      	mov	r3, r2
 80053b0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053b8:	d308      	bcc.n	80053cc <UART_SetConfig+0x430>
 80053ba:	6a3b      	ldr	r3, [r7, #32]
 80053bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053c0:	d204      	bcs.n	80053cc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6a3a      	ldr	r2, [r7, #32]
 80053c8:	60da      	str	r2, [r3, #12]
 80053ca:	e0ce      	b.n	800556a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80053d2:	e0ca      	b.n	800556a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	69db      	ldr	r3, [r3, #28]
 80053d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053dc:	d166      	bne.n	80054ac <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80053de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80053e2:	2b08      	cmp	r3, #8
 80053e4:	d827      	bhi.n	8005436 <UART_SetConfig+0x49a>
 80053e6:	a201      	add	r2, pc, #4	@ (adr r2, 80053ec <UART_SetConfig+0x450>)
 80053e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ec:	08005411 	.word	0x08005411
 80053f0:	08005419 	.word	0x08005419
 80053f4:	08005421 	.word	0x08005421
 80053f8:	08005437 	.word	0x08005437
 80053fc:	08005427 	.word	0x08005427
 8005400:	08005437 	.word	0x08005437
 8005404:	08005437 	.word	0x08005437
 8005408:	08005437 	.word	0x08005437
 800540c:	0800542f 	.word	0x0800542f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005410:	f7fd ff38 	bl	8003284 <HAL_RCC_GetPCLK1Freq>
 8005414:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005416:	e014      	b.n	8005442 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005418:	f7fd ff4a 	bl	80032b0 <HAL_RCC_GetPCLK2Freq>
 800541c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800541e:	e010      	b.n	8005442 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005420:	4b4e      	ldr	r3, [pc, #312]	@ (800555c <UART_SetConfig+0x5c0>)
 8005422:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005424:	e00d      	b.n	8005442 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005426:	f7fd febf 	bl	80031a8 <HAL_RCC_GetSysClockFreq>
 800542a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800542c:	e009      	b.n	8005442 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800542e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005432:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005434:	e005      	b.n	8005442 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005436:	2300      	movs	r3, #0
 8005438:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005440:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 8090 	beq.w	800556a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544e:	4a44      	ldr	r2, [pc, #272]	@ (8005560 <UART_SetConfig+0x5c4>)
 8005450:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005454:	461a      	mov	r2, r3
 8005456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005458:	fbb3 f3f2 	udiv	r3, r3, r2
 800545c:	005a      	lsls	r2, r3, #1
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	085b      	lsrs	r3, r3, #1
 8005464:	441a      	add	r2, r3
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	fbb2 f3f3 	udiv	r3, r2, r3
 800546e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	2b0f      	cmp	r3, #15
 8005474:	d916      	bls.n	80054a4 <UART_SetConfig+0x508>
 8005476:	6a3b      	ldr	r3, [r7, #32]
 8005478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800547c:	d212      	bcs.n	80054a4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800547e:	6a3b      	ldr	r3, [r7, #32]
 8005480:	b29b      	uxth	r3, r3
 8005482:	f023 030f 	bic.w	r3, r3, #15
 8005486:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005488:	6a3b      	ldr	r3, [r7, #32]
 800548a:	085b      	lsrs	r3, r3, #1
 800548c:	b29b      	uxth	r3, r3
 800548e:	f003 0307 	and.w	r3, r3, #7
 8005492:	b29a      	uxth	r2, r3
 8005494:	8bfb      	ldrh	r3, [r7, #30]
 8005496:	4313      	orrs	r3, r2
 8005498:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	8bfa      	ldrh	r2, [r7, #30]
 80054a0:	60da      	str	r2, [r3, #12]
 80054a2:	e062      	b.n	800556a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80054aa:	e05e      	b.n	800556a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80054b0:	2b08      	cmp	r3, #8
 80054b2:	d828      	bhi.n	8005506 <UART_SetConfig+0x56a>
 80054b4:	a201      	add	r2, pc, #4	@ (adr r2, 80054bc <UART_SetConfig+0x520>)
 80054b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ba:	bf00      	nop
 80054bc:	080054e1 	.word	0x080054e1
 80054c0:	080054e9 	.word	0x080054e9
 80054c4:	080054f1 	.word	0x080054f1
 80054c8:	08005507 	.word	0x08005507
 80054cc:	080054f7 	.word	0x080054f7
 80054d0:	08005507 	.word	0x08005507
 80054d4:	08005507 	.word	0x08005507
 80054d8:	08005507 	.word	0x08005507
 80054dc:	080054ff 	.word	0x080054ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054e0:	f7fd fed0 	bl	8003284 <HAL_RCC_GetPCLK1Freq>
 80054e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054e6:	e014      	b.n	8005512 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054e8:	f7fd fee2 	bl	80032b0 <HAL_RCC_GetPCLK2Freq>
 80054ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054ee:	e010      	b.n	8005512 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054f0:	4b1a      	ldr	r3, [pc, #104]	@ (800555c <UART_SetConfig+0x5c0>)
 80054f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054f4:	e00d      	b.n	8005512 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054f6:	f7fd fe57 	bl	80031a8 <HAL_RCC_GetSysClockFreq>
 80054fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054fc:	e009      	b.n	8005512 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005502:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005504:	e005      	b.n	8005512 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005506:	2300      	movs	r3, #0
 8005508:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005510:	bf00      	nop
    }

    if (pclk != 0U)
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	2b00      	cmp	r3, #0
 8005516:	d028      	beq.n	800556a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551c:	4a10      	ldr	r2, [pc, #64]	@ (8005560 <UART_SetConfig+0x5c4>)
 800551e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005522:	461a      	mov	r2, r3
 8005524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005526:	fbb3 f2f2 	udiv	r2, r3, r2
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	085b      	lsrs	r3, r3, #1
 8005530:	441a      	add	r2, r3
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	fbb2 f3f3 	udiv	r3, r2, r3
 800553a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	2b0f      	cmp	r3, #15
 8005540:	d910      	bls.n	8005564 <UART_SetConfig+0x5c8>
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005548:	d20c      	bcs.n	8005564 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800554a:	6a3b      	ldr	r3, [r7, #32]
 800554c:	b29a      	uxth	r2, r3
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	60da      	str	r2, [r3, #12]
 8005554:	e009      	b.n	800556a <UART_SetConfig+0x5ce>
 8005556:	bf00      	nop
 8005558:	40008000 	.word	0x40008000
 800555c:	00f42400 	.word	0x00f42400
 8005560:	08005c60 	.word	0x08005c60
      }
      else
      {
        ret = HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	2201      	movs	r2, #1
 800556e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2201      	movs	r2, #1
 8005576:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	2200      	movs	r2, #0
 800557e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	2200      	movs	r2, #0
 8005584:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005586:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800558a:	4618      	mov	r0, r3
 800558c:	3730      	adds	r7, #48	@ 0x30
 800558e:	46bd      	mov	sp, r7
 8005590:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005594 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a0:	f003 0308 	and.w	r3, r3, #8
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00a      	beq.n	80055be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	430a      	orrs	r2, r1
 80055bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	430a      	orrs	r2, r1
 80055de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00a      	beq.n	8005602 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	430a      	orrs	r2, r1
 8005600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00a      	beq.n	8005624 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	430a      	orrs	r2, r1
 8005622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005628:	f003 0310 	and.w	r3, r3, #16
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00a      	beq.n	8005646 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	430a      	orrs	r2, r1
 8005644:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564a:	f003 0320 	and.w	r3, r3, #32
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00a      	beq.n	8005668 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	430a      	orrs	r2, r1
 8005666:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005670:	2b00      	cmp	r3, #0
 8005672:	d01a      	beq.n	80056aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800568e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005692:	d10a      	bne.n	80056aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00a      	beq.n	80056cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	430a      	orrs	r2, r1
 80056ca:	605a      	str	r2, [r3, #4]
  }
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b098      	sub	sp, #96	@ 0x60
 80056dc:	af02      	add	r7, sp, #8
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056e8:	f7fc fdb0 	bl	800224c <HAL_GetTick>
 80056ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0308 	and.w	r3, r3, #8
 80056f8:	2b08      	cmp	r3, #8
 80056fa:	d12f      	bne.n	800575c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005700:	9300      	str	r3, [sp, #0]
 8005702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005704:	2200      	movs	r2, #0
 8005706:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f88e 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 8005710:	4603      	mov	r3, r0
 8005712:	2b00      	cmp	r3, #0
 8005714:	d022      	beq.n	800575c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800571e:	e853 3f00 	ldrex	r3, [r3]
 8005722:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005726:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800572a:	653b      	str	r3, [r7, #80]	@ 0x50
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	461a      	mov	r2, r3
 8005732:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005734:	647b      	str	r3, [r7, #68]	@ 0x44
 8005736:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005738:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800573a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800573c:	e841 2300 	strex	r3, r2, [r1]
 8005740:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1e6      	bne.n	8005716 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2220      	movs	r2, #32
 800574c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e063      	b.n	8005824 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b04      	cmp	r3, #4
 8005768:	d149      	bne.n	80057fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800576a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005772:	2200      	movs	r2, #0
 8005774:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f857 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d03c      	beq.n	80057fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578c:	e853 3f00 	ldrex	r3, [r3]
 8005790:	623b      	str	r3, [r7, #32]
   return(result);
 8005792:	6a3b      	ldr	r3, [r7, #32]
 8005794:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005798:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	461a      	mov	r2, r3
 80057a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80057a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057aa:	e841 2300 	strex	r3, r2, [r1]
 80057ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1e6      	bne.n	8005784 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	3308      	adds	r3, #8
 80057bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	e853 3f00 	ldrex	r3, [r3]
 80057c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f023 0301 	bic.w	r3, r3, #1
 80057cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3308      	adds	r3, #8
 80057d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057d6:	61fa      	str	r2, [r7, #28]
 80057d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057da:	69b9      	ldr	r1, [r7, #24]
 80057dc:	69fa      	ldr	r2, [r7, #28]
 80057de:	e841 2300 	strex	r3, r2, [r1]
 80057e2:	617b      	str	r3, [r7, #20]
   return(result);
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d1e5      	bne.n	80057b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2220      	movs	r2, #32
 80057ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e012      	b.n	8005824 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2220      	movs	r2, #32
 8005802:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2220      	movs	r2, #32
 800580a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3758      	adds	r7, #88	@ 0x58
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	603b      	str	r3, [r7, #0]
 8005838:	4613      	mov	r3, r2
 800583a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800583c:	e04f      	b.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005844:	d04b      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005846:	f7fc fd01 	bl	800224c <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	69ba      	ldr	r2, [r7, #24]
 8005852:	429a      	cmp	r2, r3
 8005854:	d302      	bcc.n	800585c <UART_WaitOnFlagUntilTimeout+0x30>
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d101      	bne.n	8005860 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e04e      	b.n	80058fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0304 	and.w	r3, r3, #4
 800586a:	2b00      	cmp	r3, #0
 800586c:	d037      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	2b80      	cmp	r3, #128	@ 0x80
 8005872:	d034      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	2b40      	cmp	r3, #64	@ 0x40
 8005878:	d031      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	69db      	ldr	r3, [r3, #28]
 8005880:	f003 0308 	and.w	r3, r3, #8
 8005884:	2b08      	cmp	r3, #8
 8005886:	d110      	bne.n	80058aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2208      	movs	r2, #8
 800588e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f000 f838 	bl	8005906 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2208      	movs	r2, #8
 800589a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e029      	b.n	80058fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	69db      	ldr	r3, [r3, #28]
 80058b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058b8:	d111      	bne.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 f81e 	bl	8005906 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2220      	movs	r2, #32
 80058ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e00f      	b.n	80058fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	69da      	ldr	r2, [r3, #28]
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	4013      	ands	r3, r2
 80058e8:	68ba      	ldr	r2, [r7, #8]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	bf0c      	ite	eq
 80058ee:	2301      	moveq	r3, #1
 80058f0:	2300      	movne	r3, #0
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	461a      	mov	r2, r3
 80058f6:	79fb      	ldrb	r3, [r7, #7]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d0a0      	beq.n	800583e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005906:	b480      	push	{r7}
 8005908:	b095      	sub	sp, #84	@ 0x54
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800591c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	461a      	mov	r2, r3
 800592a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800592c:	643b      	str	r3, [r7, #64]	@ 0x40
 800592e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005930:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005932:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005934:	e841 2300 	strex	r3, r2, [r1]
 8005938:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800593a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1e6      	bne.n	800590e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	3308      	adds	r3, #8
 8005946:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005948:	6a3b      	ldr	r3, [r7, #32]
 800594a:	e853 3f00 	ldrex	r3, [r3]
 800594e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005956:	f023 0301 	bic.w	r3, r3, #1
 800595a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	3308      	adds	r3, #8
 8005962:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005964:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005966:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005968:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800596a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800596c:	e841 2300 	strex	r3, r2, [r1]
 8005970:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1e3      	bne.n	8005940 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800597c:	2b01      	cmp	r3, #1
 800597e:	d118      	bne.n	80059b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	e853 3f00 	ldrex	r3, [r3]
 800598c:	60bb      	str	r3, [r7, #8]
   return(result);
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f023 0310 	bic.w	r3, r3, #16
 8005994:	647b      	str	r3, [r7, #68]	@ 0x44
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	461a      	mov	r2, r3
 800599c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800599e:	61bb      	str	r3, [r7, #24]
 80059a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a2:	6979      	ldr	r1, [r7, #20]
 80059a4:	69ba      	ldr	r2, [r7, #24]
 80059a6:	e841 2300 	strex	r3, r2, [r1]
 80059aa:	613b      	str	r3, [r7, #16]
   return(result);
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1e6      	bne.n	8005980 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80059c6:	bf00      	nop
 80059c8:	3754      	adds	r7, #84	@ 0x54
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr

080059d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80059d2:	b480      	push	{r7}
 80059d4:	b085      	sub	sp, #20
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d101      	bne.n	80059e8 <HAL_UARTEx_DisableFifoMode+0x16>
 80059e4:	2302      	movs	r3, #2
 80059e6:	e027      	b.n	8005a38 <HAL_UARTEx_DisableFifoMode+0x66>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2224      	movs	r2, #36	@ 0x24
 80059f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f022 0201 	bic.w	r2, r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005a16:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2220      	movs	r2, #32
 8005a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d101      	bne.n	8005a5c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005a58:	2302      	movs	r3, #2
 8005a5a:	e02d      	b.n	8005ab8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2224      	movs	r2, #36	@ 0x24
 8005a68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 0201 	bic.w	r2, r2, #1
 8005a82:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	683a      	ldr	r2, [r7, #0]
 8005a94:	430a      	orrs	r2, r1
 8005a96:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f000 f84f 	bl	8005b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ab6:	2300      	movs	r3, #0
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d101      	bne.n	8005ad8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	e02d      	b.n	8005b34 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2224      	movs	r2, #36	@ 0x24
 8005ae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0201 	bic.w	r2, r2, #1
 8005afe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 f811 	bl	8005b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2220      	movs	r2, #32
 8005b26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3710      	adds	r7, #16
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d108      	bne.n	8005b5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005b5c:	e031      	b.n	8005bc2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005b5e:	2308      	movs	r3, #8
 8005b60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005b62:	2308      	movs	r3, #8
 8005b64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	0e5b      	lsrs	r3, r3, #25
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	f003 0307 	and.w	r3, r3, #7
 8005b74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	0f5b      	lsrs	r3, r3, #29
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b86:	7bbb      	ldrb	r3, [r7, #14]
 8005b88:	7b3a      	ldrb	r2, [r7, #12]
 8005b8a:	4911      	ldr	r1, [pc, #68]	@ (8005bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8005b8c:	5c8a      	ldrb	r2, [r1, r2]
 8005b8e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005b92:	7b3a      	ldrb	r2, [r7, #12]
 8005b94:	490f      	ldr	r1, [pc, #60]	@ (8005bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8005b96:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b98:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b9c:	b29a      	uxth	r2, r3
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ba4:	7bfb      	ldrb	r3, [r7, #15]
 8005ba6:	7b7a      	ldrb	r2, [r7, #13]
 8005ba8:	4909      	ldr	r1, [pc, #36]	@ (8005bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8005baa:	5c8a      	ldrb	r2, [r1, r2]
 8005bac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005bb0:	7b7a      	ldrb	r2, [r7, #13]
 8005bb2:	4908      	ldr	r1, [pc, #32]	@ (8005bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8005bb4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005bb6:	fb93 f3f2 	sdiv	r3, r3, r2
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005bc2:	bf00      	nop
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	08005c78 	.word	0x08005c78
 8005bd4:	08005c80 	.word	0x08005c80

08005bd8 <memset>:
 8005bd8:	4402      	add	r2, r0
 8005bda:	4603      	mov	r3, r0
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d100      	bne.n	8005be2 <memset+0xa>
 8005be0:	4770      	bx	lr
 8005be2:	f803 1b01 	strb.w	r1, [r3], #1
 8005be6:	e7f9      	b.n	8005bdc <memset+0x4>

08005be8 <__libc_init_array>:
 8005be8:	b570      	push	{r4, r5, r6, lr}
 8005bea:	4d0d      	ldr	r5, [pc, #52]	@ (8005c20 <__libc_init_array+0x38>)
 8005bec:	4c0d      	ldr	r4, [pc, #52]	@ (8005c24 <__libc_init_array+0x3c>)
 8005bee:	1b64      	subs	r4, r4, r5
 8005bf0:	10a4      	asrs	r4, r4, #2
 8005bf2:	2600      	movs	r6, #0
 8005bf4:	42a6      	cmp	r6, r4
 8005bf6:	d109      	bne.n	8005c0c <__libc_init_array+0x24>
 8005bf8:	4d0b      	ldr	r5, [pc, #44]	@ (8005c28 <__libc_init_array+0x40>)
 8005bfa:	4c0c      	ldr	r4, [pc, #48]	@ (8005c2c <__libc_init_array+0x44>)
 8005bfc:	f000 f818 	bl	8005c30 <_init>
 8005c00:	1b64      	subs	r4, r4, r5
 8005c02:	10a4      	asrs	r4, r4, #2
 8005c04:	2600      	movs	r6, #0
 8005c06:	42a6      	cmp	r6, r4
 8005c08:	d105      	bne.n	8005c16 <__libc_init_array+0x2e>
 8005c0a:	bd70      	pop	{r4, r5, r6, pc}
 8005c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c10:	4798      	blx	r3
 8005c12:	3601      	adds	r6, #1
 8005c14:	e7ee      	b.n	8005bf4 <__libc_init_array+0xc>
 8005c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c1a:	4798      	blx	r3
 8005c1c:	3601      	adds	r6, #1
 8005c1e:	e7f2      	b.n	8005c06 <__libc_init_array+0x1e>
 8005c20:	08005c90 	.word	0x08005c90
 8005c24:	08005c90 	.word	0x08005c90
 8005c28:	08005c90 	.word	0x08005c90
 8005c2c:	08005c94 	.word	0x08005c94

08005c30 <_init>:
 8005c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c32:	bf00      	nop
 8005c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c36:	bc08      	pop	{r3}
 8005c38:	469e      	mov	lr, r3
 8005c3a:	4770      	bx	lr

08005c3c <_fini>:
 8005c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c3e:	bf00      	nop
 8005c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c42:	bc08      	pop	{r3}
 8005c44:	469e      	mov	lr, r3
 8005c46:	4770      	bx	lr
