GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\ADC_module.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Acquisition.v'
Undeclared symbol 'begin_PP', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Acquisition.v":31)
Undeclared symbol 'rst', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Acquisition.v":35)
ERROR (EX3872) : 'end_PP' is not declared("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Acquisition.v":57)
ERROR (EX3872) : 'end_PP' is not declared("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Acquisition.v":66)
ERROR (EX3872) : 'end_PP' is not declared("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Acquisition.v":70)
ERROR (EX3928) : Module 'Acquisition' is ignored due to previous errors("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Acquisition.v":84)
Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Acquisition.v' ignored due to errors
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_PSRAM.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v'
Undeclared symbol 'adc_enable', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":140)
Undeclared symbol 'fifo_rd', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":189)
Undeclared symbol 'endcommand', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":190)
Undeclared symbol 'next_write', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":191)
Undeclared symbol 'flag_debug', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":231)
Undeclared symbol 'write_read', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":248)
Undeclared symbol 'ended', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":249)
Undeclared symbol 'fifo_wr', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":262)
Undeclared symbol 'fifo_full', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":279)
Undeclared symbol 'debug', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Neo_TOP.v":280)
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Post_Process.v'
Undeclared symbol 'rst', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Post_Process.v":35)
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\Sync_Debouncer.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\UART.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\fifo_adc.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\gowin_sdpb\gowin_sdpb.v'
GowinSynthesis finish
