// This program was cloned from: https://github.com/milind7777/VerilogDocGen
// License: MIT License

module step_one(
  output one
);

  assign one = 1'b1;

endmodule



