 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 1 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 1 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 1 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 1 nickel_out = 0 dime_out = 0b11
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0

C:\VHDL\Ex5\vending_machine\solution1\sim\verilog>set PATH= 

C:\VHDL\Ex5\vending_machine\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_vending_machine_top glbl -Oenable_linking_all_libraries  -prj vending_machine.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s vending_machine  
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_vending_machine_top glbl -Oenable_linking_all_libraries -prj vending_machine.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s vending_machine 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VHDL/Ex5/vending_machine/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VHDL/Ex5/vending_machine/solution1/sim/verilog/vending_machine.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_vending_machine_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VHDL/Ex5/vending_machine/solution1/sim/verilog/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VHDL/Ex5/vending_machine/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor
Compiling module xil_defaultlib.apatb_vending_machine_top
Compiling module work.glbl
Built simulation snapshot vending_machine
ECHO is off.
ECHO is off.

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/vending_machine/xsim_script.tcl
# xsim {vending_machine} -autoloadwcfg -tclbatch {vending_machine.tcl}
Time resolution is 1 ps
source vending_machine.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 24 [n/a] @ "125000"
// RTL Simulation : 1 / 24 [n/a] @ "145000"
// RTL Simulation : 2 / 24 [n/a] @ "155000"
// RTL Simulation : 3 / 24 [n/a] @ "165000"
// RTL Simulation : 4 / 24 [n/a] @ "175000"
// RTL Simulation : 5 / 24 [n/a] @ "185000"
// RTL Simulation : 6 / 24 [n/a] @ "195000"
// RTL Simulation : 7 / 24 [n/a] @ "205000"
// RTL Simulation : 8 / 24 [n/a] @ "215000"
// RTL Simulation : 9 / 24 [n/a] @ "225000"
// RTL Simulation : 10 / 24 [n/a] @ "235000"
// RTL Simulation : 11 / 24 [n/a] @ "245000"
// RTL Simulation : 12 / 24 [n/a] @ "255000"
// RTL Simulation : 13 / 24 [n/a] @ "265000"
// RTL Simulation : 14 / 24 [n/a] @ "275000"
// RTL Simulation : 15 / 24 [n/a] @ "285000"
// RTL Simulation : 16 / 24 [n/a] @ "295000"
// RTL Simulation : 17 / 24 [n/a] @ "305000"
// RTL Simulation : 18 / 24 [n/a] @ "315000"
// RTL Simulation : 19 / 24 [n/a] @ "325000"
// RTL Simulation : 20 / 24 [n/a] @ "335000"
// RTL Simulation : 21 / 24 [n/a] @ "345000"
// RTL Simulation : 22 / 24 [n/a] @ "355000"
// RTL Simulation : 23 / 24 [n/a] @ "365000"
// RTL Simulation : 24 / 24 [n/a] @ "375000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 425 ns : File "C:/VHDL/Ex5/vending_machine/solution1/sim/verilog/vending_machine.autotb.v" Line 534
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec  6 14:59:21 2024...
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 1 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 1 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 1 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 1 nickel_out = 0 dime_out = 0b11
 nickel_in = 0 dime_in = 0 quarter_in = 0 |  candy_out = 0 nickel_out = 0 dime_out = 0b0
