
module control(op,funct,mem_to_reg,mem_write,branch,alu_ctrl,alu_src,
               reg_dst,reg_write,jump);

  input  [5:0] funct;
  input  [5:0] op;
  output 
      mem_to_reg,
      mem_write ,
      branch    ,
      alu_src   ,
      reg_dst   ,
      reg_write ,
      jump      ;
  output [1:0] alu_ctrl;
  reg  
      mem_to_reg,
      mem_write ,
      branch    ,
      alu_src   ,
      reg_dst   ,
      reg_write ,
      jump      ;
  reg  [1:0] alu_ctrl;

  
  always @(*)
      begin
        case (op)

          6'b000010: begin
                jump = 1;
                reg_write = 0;
                mem_write = 0;
              end

          6'b000000: case (funct)

                6'b100000: begin
                      reg_write = 1;
                      reg_dst = 1;
                      alu_src = 0;
                      branch = 0;
                      mem_write = 0;
                      alu_ctrl = 2'b01;
                      jump = 0;
                    end

                6'b100010: begin
                      reg_write = 1;
                      reg_dst = 1;
                      alu_src = 0;
                      branch = 0;
                      mem_write = 0;
                      alu_ctrl = 2'b10;
                      jump = 0;
                    end

              endcase


          6'b001000: begin
                reg_write = 1;
                reg_dst = 0;
                alu_src = 1;
                alu_ctrl = 2'b01;
                branch = 0;
                mem_write = 0;
                mem_to_reg = 0;
                jump = 0;
              end

          6'b100011: begin
                reg_write = 1;
                reg_dst = 0;
                alu_src = 1;
                branch = 0;
                mem_write = 0;
                mem_to_reg = 1;
                alu_ctrl = 2'b01;
                jump = 0;
              end

          6'b101011: begin
                reg_write = 0;
                alu_src = 1;
                branch = 0;
                mem_write = 1;
                alu_ctrl = 2'b01;
                jump = 0;
              end

          6'b000100: begin
                reg_write = 0;
                alu_src = 0;
                branch = 1;
                mem_write = 0;
                alu_ctrl = 2'b00;
                jump = 0;
              end

        endcase

      end
endmodule

