$date
	Sun Jul  2 09:19:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stack_TB $end
$scope module aludec_dut $end
$var wire 2 ! aluop [1:0] $end
$var wire 6 " funct [5:0] $end
$var reg 3 # alucontrol [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
bx !
$end
#7
b10 #
b100000 "
b1x !
#14
b110 #
b100010 "
#21
bx "
bx1 !
#28
b10 #
b0 !
#35
b0 #
b100100 "
b1x !
#42
b1 #
b100101 "
#49
b101010 "
#900
