%\begin{titlepage}

\title{Modular Deductive Verification of Multiprocessor Hardware Designs}

%       {\Large (Regular Submission)}}

%% \authorinfo{}%{Muralidaran Vijayaraghavan}
%%            {}%{Massachusetts Institute of Technology, Cambridge MA, USA}
%%            {}%{vmurali@csail.mit.edu}

%% \authorinfo{}%{Adam Chlipala}
%%            {}%{Massachusetts Institute of Technology, Cambridge MA, USA}
%%            {}%{adamc@csail.mit.edu}

%% \authorinfo{}%{Arvind}
%%            {}%{Massachusetts Institute of Technology, Cambridge MA, USA}
%%            {}%{arvind@csail.mit.edu}

%% \authorinfo{}%{Nirav Dave}
%%            {}%{SRI International}
%%            {}%{ndave@csl.sri.com}

\authorinfo{}{}

\maketitle % \thispagestyle{empty}

%=========================================================================
%  Abstract
%=========================================================================

\begin{abstract}
\input{Abstract}
\end{abstract}

%\bigskip

%\keywords
%memory-models, cache-coherence, processor-reordering


%\end{titlepage}
