,LyrName,Type,Stride,OutT(W),OutT(H),OutT(D),OutT(Size),InT(W),InT(H),InT(D),InT(Size),WgtT(W),WgtT(H),WgtT(D),WgtT(Num),simd_cycles,MAC,WgtT(Size),index,Load Cycles,Store Cycles,conv_cycles,Layer Cycles,tiles,Stage Cycles
0,conv1_1;relu1_1,Convolution;ReLU,1,300,300,64,5760000,300,300,3,270000,3,3,3,64,360000,155520000,1728,0,33750,720000,270000,720000,1,720000
1,conv1_2;relu1_2+pool1,Convolution;ReLU+Pooling,1,150,150,64,1440000,300,300,64,5760000,3,3,64,64,720000,3317760000,36864,1,720000,180000,5760000,5760000,4,1440000
2,conv2_1;relu2_1,Convolution;ReLU,1,150,150,128,2880000,150,150,64,1440000,3,3,64,128,180000,1658880000,73728,3,180000,360000,2880000,2880000,2,1440000
3,conv2_2;relu2_2+pool2,Convolution;ReLU+Pooling,1,75,75,128,720000,150,150,128,2880000,3,3,128,128,360000,3317760000,147456,4,360000,90000,5760000,5760000,4,1440000
4,conv3_1;relu3_1,Convolution;ReLU,1,75,75,256,1440000,75,75,128,720000,3,3,128,256,90000,1658880000,294912,6,90000,180000,2880000,2880000,2,1440000
5,conv3_2;relu3_2,Convolution;ReLU,1,75,75,256,1440000,75,75,256,1440000,3,3,256,256,90000,3317760000,589824,7,180000,180000,5760000,5760000,4,1440000
6,conv3_3;relu3_3+pool3,Convolution;ReLU+Pooling,1,38,38,256,369664,75,75,256,1440000,3,3,256,256,182416,3317760000,589824,8,180000,46208,5760000,5760000,4,1440000
7,conv4_1;relu4_1,Convolution;ReLU,1,38,38,512,739328,38,38,256,369664,3,3,256,512,46208,1703411712,1179648,10,46208,92416,2957312,2957312,3,985770
8,conv4_2;relu4_2,Convolution;ReLU,1,38,38,512,739328,38,38,512,739328,3,3,512,512,46208,3406823424,2359296,11,92416,92416,5914624,5914624,5,1182924
9,conv4_3;relu4_3+conv4_3_norm,Convolution;ReLU+Normalize,1,38,38,512,739328,38,38,512,739328,3,3,512,512,138624,3406823424,2359296,12,92416,92416,5914624,5914624,5,1182924
10,conv4_3_norm_mbox_conf,Convolution,1,38,38,63,90972,38,38,512,739328,3,3,512,63,0,79847424,290304,15,92416,11371,138624,138624,1,138624
11,conv4_3_norm_mbox_loc;pool4,Convolution;Pooling,1,19,19,512,184832,38,38,512,739328,3,3,512,12,46208,79847424,55296,16,92416,23104,138624,138624,1,138624
12,conv5_1;relu5_1,Convolution;ReLU,1,19,19,512,184832,19,19,512,184832,3,3,512,512,11552,851705856,2359296,17,23104,23104,1478656,1478656,2,1478656
13,conv5_2;relu5_2,Convolution;ReLU,1,19,19,512,184832,19,19,512,184832,3,3,512,512,11552,851705856,2359296,18,23104,23104,1478656,1478656,2,1478656
14,conv5_3;relu5_3+pool5,Convolution;ReLU+Pooling,1,19,19,512,184832,19,19,512,184832,3,3,512,512,57760,851705856,2359296,19,23104,23104,1478656,1478656,3,492885
15,fc6;relu6,Convolution;ReLU,1,19,19,1024,369664,19,19,512,184832,3,3,512,1024,23104,1703411712,4718592,21,23104,46208,2957312,2957312,5,591462
16,fc7;relu7+fc7_mbox_priorbox,Convolution;ReLU+PriorBox,1,4,4,2,32,19,19,1024,369664,1,1,1024,1024,23106,378535936,1048576,22,46208,4,730199,730199,1,730199
17,fc7_mbox_conf,Convolution,1,19,19,126,45486,19,19,1024,369664,3,3,1024,126,0,79847424,1161216,24,46208,5685,138624,138624,1,138624
18,fc7_mbox_loc,Convolution,1,19,19,24,8664,19,19,1024,369664,3,3,1024,24,0,94633984,221184,25,46208,1083,164295,164295,1,164295
19,conv6_1;conv6_1_relu,Convolution;ReLU,1,19,19,256,92416,19,19,1024,369664,1,1,1024,256,5776,94633984,262144,26,46208,11552,182549,182549,1,182549
20,conv6_2;conv6_2_relu+conv6_2_mbox_priorbox,Convolution;ReLU+PriorBox,2,4,4,2,32,19,19,256,92416,3,3,256,512,3202,117964800,1179648,27,11552,4,204800,204800,1,204800
21,conv6_2_mbox_conf,Convolution,1,10,10,126,12600,10,10,512,51200,3,3,512,126,0,11059200,580608,29,6400,1575,19200,19200,1,19200
22,conv6_2_mbox_loc,Convolution,1,10,10,24,2400,10,10,512,51200,3,3,512,24,0,6553600,110592,30,6400,300,11377,11377,1,11377
23,conv7_1;conv7_1_relu,Convolution;ReLU,1,10,10,128,12800,10,10,512,51200,1,1,512,128,800,6553600,65536,31,6400,1600,12641,12641,1,12641
24,conv7_2;conv7_2_relu+conv7_2_mbox_priorbox,Convolution;ReLU+PriorBox,2,4,4,2,32,10,10,128,12800,3,3,128,256,402,7372800,294912,32,1600,4,12800,12800,1,12800
25,conv7_2_mbox_conf,Convolution,1,5,5,126,3150,5,5,256,6400,3,3,256,126,0,1382400,290304,34,800,393,2400,2400,1,2400
26,conv7_2_mbox_loc,Convolution,1,5,5,24,600,5,5,256,6400,3,3,256,24,0,819200,55296,35,800,75,1422,1422,1,1422
27,conv8_1;conv8_1_relu,Convolution;ReLU,1,5,5,128,3200,5,5,256,6400,1,1,256,128,200,819200,32768,36,800,400,1579,1579,1,1579
28,conv8_2;conv8_2_relu+conv8_2_mbox_priorbox,Convolution;ReLU+PriorBox,2,4,4,2,32,5,5,128,3200,3,3,128,256,146,2654208,294912,37,400,4,4608,4608,1,4608
29,conv8_2_mbox_conf,Convolution,1,3,3,126,1134,3,3,256,2304,3,3,256,126,0,497664,290304,39,288,141,864,864,1,864
30,conv8_2_mbox_loc;pool6+pool6_mbox_priorbox,Convolution;Pooling+PriorBox,1,4,4,2,32,3,3,256,2304,3,3,256,24,66,497664,55296,40,288,4,864,864,1,864
31,pool6_mbox_conf;mbox_conf_softmax,Convolution;Softmax,1,1,21,7308,153468,1,1,256,256,3,3,256,126,76734,290304,290304,42,32,19183,504,76734,1,76734

INPUTS
Filename: csvs/vgg_ssd_300.csv
Number of Tiles: 64
MAC Bandwidth: 576
Vector Width: 128
NOC Bandwidth: 8

OUTPUTS
Total MACS: 3.048e+10
Mac Cycles: 5.302e+07
Mac Util: 56%
Total Cycles: 5.354e+07
Total Stage Cycles: 8.366e+05
IPS/Chip: 676.0
