# RISC-V_Processor


## 1. Arithmatic & Logical Unit (ALU)
![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/d5b5bb07-8bea-4204-b1c1-3d5c272932dd)
![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/e40d51f3-3ac9-44cc-9de2-1de4a3cd69e1)

![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/882c35a5-1b08-4807-85ca-58e542070186)

### Result of ALU test
![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/68a7297c-edb9-4512-884b-8ad6f5628795)

## 2. Register Bank
![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/ba93062f-e048-43d4-9c9d-a7100d3909c3)

## 3. Instructions Decoding
### 1. R-Type (Ex. ADD R1, R2, R3)
![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/24dd6fe9-1688-4098-8a0a-e15e3db84380)
![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/4ae5d103-9cc2-411b-85f9-a0e8e65b6e08)

### 2. I-Type

### 3. S-Type

### 4. B-Type




#### References:  
1. [link1](https://github.com/merldsu/RISCV_Single_Cycle_Core/tree/main)
2. [link2](https://github.com/merldsu/RISCV_Single_Cycle_Core/blob/main/doc/RISCV_Single_Cycle_Microarchitecture.pdf)
3. [link3](https://www.youtube.com/playlist?list=PL5AmAh9QoSK7Fwk9vOJu-3VqBng_HjGFc)
4. [link4](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf)
