// Seed: 1482018213
module module_0 ();
  assign id_1 = -1;
  uwire id_2;
  assign id_1 = -1;
  assign id_1 = id_2;
  module_2 modCall_1 (id_2);
  wire id_4;
  wire id_5;
endmodule
module module_1;
  initial do id_1 <= id_1; while (id_1);
  wire id_2;
  assign id_1 = id_1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = id_2;
  assign module_0.id_2 = 0;
endmodule
module module_3;
  wire id_1;
  module_2 modCall_1 (id_1);
endmodule
module module_4 ();
  wand id_1;
  tri0 id_4, id_5;
  assign id_4 = -1;
  always begin : LABEL_0
    @(id_3) if (1) id_1 = 1;
  end
  wire id_6, id_7;
  wire id_8 = 1;
  module_2 modCall_1 (id_5);
  wire id_9;
endmodule
