# Problem 1 - 4-bit Ripple Carry Adder & Subtractor

## ğŸ“Œ Project Overview
This repository contains the implementation of **Problem 1**, which involves designing a **4-bit Ripple Carry Adder (RCA) and Ripple Carry Subtractor (RCS)** using **Verilog**.

## ğŸ‘¥ Team Members & Contributions
| **Team Member**       | **Role**      | **Contributions**  |
|----------------------|--------------|--------------------|
| **Qudsia Sultana**   | Developer     | - Designed **1-bit full adder**. <br> - Integrated into **4-bit RCA**. <br> - **Reviewed & checked** correctness. |
| **Shahed Alhanbali** | Developer     | - Implemented **4-bit RCA**. <br> - Conducted test case verification. <br> - **Set up GitHub repository**. |
| **Cindy Jurado**     | Developer     | - Developed **4-bit RCS**. <br> - Ensured twoâ€™s complement subtraction. <br> - **Set up progress report**. |

## ğŸ” Project Status
- âœ… Completed **Problem 1** (Adder & Subtractor).
- ğŸ”„ Initiating **Problem 2**.

---

**Team Project - February 27, 2025**
