
# Universal Shift Register â€“ RTL Design and SystemVerilog Verification

This project implements a **4-bit Universal Shift Register** with support for parallel load, left shift, right shift, and hold operations. The design is tested through a structured, modular SystemVerilog testbench featuring constrained-random and directed verification, and comprehensive functional/code coverage.

---

## ğŸ”§ Features

- Synthesizable Verilog RTL of a Universal Shift Register
- Modular SystemVerilog testbench with:
  - Generator, Driver, Monitor, Scoreboard, and Coverage
  - Event-based synchronization and transaction-driven architecture
- Coverage-driven verification including cross coverage
- Bash scripts for test execution and regression

---

## ğŸ“ Directory Structure

```bash
universal_shift_register/
â”‚
â”œâ”€â”€ rtl/                    
â”‚   â””â”€â”€ shift_register.v
â”‚
â”œâ”€â”€ tb/                     
â”‚   â”œâ”€â”€ interface.sv
â”‚   â”œâ”€â”€ transaction.sv
â”‚   â”œâ”€â”€ generator.sv
â”‚   â”œâ”€â”€ driver.sv
â”‚   â”œâ”€â”€ monitor.sv
â”‚   â”œâ”€â”€ scoreboard.sv
â”‚   â”œâ”€â”€ coverage.sv
â”‚   â”œâ”€â”€ test_base.sv
â”‚   â”œâ”€â”€ test_cases/
â”‚   â”‚   â”œâ”€â”€ reset_test.sv
â”‚   â”‚   â”œâ”€â”€ data_load_test.sv
â”‚   â”‚   â”œâ”€â”€ left_shift_test.sv
â”‚   â”‚   â”œâ”€â”€ right_shift_test.sv
â”‚   â”‚   â”œâ”€â”€ hold_test.sv
â”‚   â”‚   â””â”€â”€ random_test.sv
â”‚   â””â”€â”€ tb_top.sv
â”‚
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ run.sh              
â”‚   â””â”€â”€ regression.sh       
â”‚
â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ testplan.xlsx
â”‚   â”œâ”€â”€ coverage_report.html
â”‚   â””â”€â”€ bug_report.md
â”‚
â””â”€â”€ README.md
```

---

## ğŸ“Œ Design Summary

- **Inputs:** `clk`, `reset`, `I_par`, `MSB_in`, `LSB_in`, `s0`, `s1`
- **Output:** `A_par` (4-bit shift register output)
- **Functionality:**
  - Parallel load: `s1=1, s0=1`
  - Left shift: `s1=1, s0=0`
  - Right shift: `s1=0, s0=1`
  - Hold: `s1=0, s0=0`

---

## âœ… Verification Strategy

- **Transaction-based communication** via mailboxes
- **Tasks** for reset, load, shift, and hold operations
- **Functional and code coverage** collected using covergroups and coverpoints
- **Randomized tests** supported through `randsequence` blocks

---

## ğŸ Bug Highlights

- **Data Load Error:** In `data_set_test`, loading `4'b0110` results in `4'b1001`
- **Right Shift Bug:** MSB output observed as inverted due to suspected `~` gate in RTL

---

## ğŸ“ˆ Coverage

- **Functional Coverage:** 100%
- **Code Coverage:** 89% (default cases not fully hit)

---

## ğŸƒ Run Instructions

```bash
# Run a single test
chmod +x ./scripts/run.sh
./scripts/run.sh gui reset_test 10

# Run all regression tests with coverage
chmod +x ./scripts/regression.sh
./scripts/regression.sh
```

---

## ğŸ“š Learning Outcomes

- FSM and shift register design in Verilog
- SystemVerilog class-based testbench architecture
- Scoreboarding, fork-join control, mailbox communication
- Functional coverage and assertion-based testing

---

## ğŸ‘¨â€ğŸ’» Author

- **Uchchhash Sarkar**

---

## ğŸ“œ License

This project is intended for educational and demonstrative purposes. For reuse or collaboration, please contact the author.
