[2021-09-09 09:46:55,872]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-09 09:46:55,872]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:46:57,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; ".

Peak memory: 15003648 bytes

[2021-09-09 09:46:57,107]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:46:57,260]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35577856 bytes

[2021-09-09 09:46:57,265]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-09 09:46:57,265]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:46:57,366]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :470
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :470
score:100
	Report mapping result:
		klut_size()     :618
		klut.num_gates():469
		max delay       :6
		max area        :470
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :371
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 11816960 bytes

[2021-09-09 09:46:57,367]mapper_test.py:220:[INFO]: area: 469 level: 6
[2021-09-09 11:39:32,790]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-09 11:39:32,790]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:39:34,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; ".

Peak memory: 15077376 bytes

[2021-09-09 11:39:34,014]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:39:34,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35360768 bytes

[2021-09-09 11:39:34,163]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-09 11:39:34,164]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:39:36,341]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :470
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :617
score:100
	Report mapping result:
		klut_size()     :766
		klut.num_gates():617
		max delay       :5
		max area        :617
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :102
		LUT fanins:3	 numbers :86
		LUT fanins:4	 numbers :429
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 22683648 bytes

[2021-09-09 11:39:36,341]mapper_test.py:220:[INFO]: area: 617 level: 5
[2021-09-09 13:10:21,136]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-09 13:10:21,137]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:10:22,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; ".

Peak memory: 14696448 bytes

[2021-09-09 13:10:22,377]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:10:22,568]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35176448 bytes

[2021-09-09 13:10:22,572]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-09 13:10:22,573]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:10:24,784]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :470
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :619
score:100
	Report mapping result:
		klut_size()     :768
		klut.num_gates():619
		max delay       :5
		max area        :619
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :425
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 22614016 bytes

[2021-09-09 13:10:24,784]mapper_test.py:220:[INFO]: area: 619 level: 5
[2021-09-09 14:58:59,089]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-09 14:58:59,089]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:58:59,089]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:58:59,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35299328 bytes

[2021-09-09 14:58:59,250]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-09 14:58:59,250]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:59:01,675]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 22634496 bytes

[2021-09-09 14:59:01,676]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-09 15:28:02,097]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-09 15:28:02,097]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:28:02,097]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:28:02,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35385344 bytes

[2021-09-09 15:28:02,260]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-09 15:28:02,260]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:28:04,684]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 22413312 bytes

[2021-09-09 15:28:04,685]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-09 16:06:04,476]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-09 16:06:04,477]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:06:04,477]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:06:04,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35172352 bytes

[2021-09-09 16:06:04,639]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-09 16:06:04,639]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:06:07,066]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 22663168 bytes

[2021-09-09 16:06:07,066]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-09 16:40:45,809]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-09 16:40:45,810]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:45,810]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:40:45,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35381248 bytes

[2021-09-09 16:40:45,973]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-09 16:40:45,973]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:48,396]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 22573056 bytes

[2021-09-09 16:40:48,397]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-09 17:17:19,017]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-09 17:17:19,018]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:17:19,018]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:17:19,163]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35381248 bytes

[2021-09-09 17:17:19,168]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-09 17:17:19,168]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:17:21,446]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 22679552 bytes

[2021-09-09 17:17:21,447]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-13 23:23:52,670]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-13 23:23:52,671]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:52,671]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:52,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35074048 bytes

[2021-09-13 23:23:52,867]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-13 23:23:52,867]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:54,978]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:10
	current map manager:
		current min nodes:1198
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :728
score:100
	Report mapping result:
		klut_size()     :847
		klut.num_gates():698
		max delay       :5
		max area        :728
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :258
		LUT fanins:4	 numbers :272
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 23326720 bytes

[2021-09-13 23:23:54,979]mapper_test.py:220:[INFO]: area: 698 level: 5
[2021-09-13 23:41:02,665]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-13 23:41:02,666]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:02,666]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:02,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35000320 bytes

[2021-09-13 23:41:02,810]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-13 23:41:02,810]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:02,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 11206656 bytes

[2021-09-13 23:41:02,910]mapper_test.py:220:[INFO]: area: 608 level: 6
[2021-09-14 08:53:01,628]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-14 08:53:01,629]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:53:01,629]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:53:01,816]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34967552 bytes

[2021-09-14 08:53:01,821]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-14 08:53:01,821]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:53:03,968]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 22654976 bytes

[2021-09-14 08:53:03,969]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-14 09:19:59,760]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-14 09:19:59,760]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:59,760]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:59,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34910208 bytes

[2021-09-14 09:19:59,909]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-14 09:19:59,909]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:00,043]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 11882496 bytes

[2021-09-14 09:20:00,043]mapper_test.py:220:[INFO]: area: 608 level: 6
[2021-09-15 15:27:37,892]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-15 15:27:37,892]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:37,893]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:38,077]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34955264 bytes

[2021-09-15 15:27:38,082]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-15 15:27:38,082]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:39,991]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 19255296 bytes

[2021-09-15 15:27:39,992]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-15 15:53:31,300]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-15 15:53:31,301]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:31,301]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:31,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34983936 bytes

[2021-09-15 15:53:31,440]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-15 15:53:31,440]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:31,529]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 9379840 bytes

[2021-09-15 15:53:31,529]mapper_test.py:220:[INFO]: area: 608 level: 6
[2021-09-18 13:58:18,386]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-18 13:58:18,386]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:58:18,387]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:58:18,571]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35155968 bytes

[2021-09-18 13:58:18,575]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-18 13:58:18,575]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:58:20,469]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 18595840 bytes

[2021-09-18 13:58:20,470]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-18 16:23:00,262]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-18 16:23:00,262]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:23:00,262]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:23:00,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35016704 bytes

[2021-09-18 16:23:00,396]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-18 16:23:00,396]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:23:02,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 15876096 bytes

[2021-09-18 16:23:02,309]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-22 08:55:39,081]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-22 08:55:39,081]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:39,082]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:39,265]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35074048 bytes

[2021-09-22 08:55:39,269]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-22 08:55:39,270]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:40,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 14323712 bytes

[2021-09-22 08:55:40,249]mapper_test.py:220:[INFO]: area: 608 level: 6
[2021-09-22 11:21:40,904]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-22 11:21:40,904]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:40,905]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:41,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34848768 bytes

[2021-09-22 11:21:41,096]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-22 11:21:41,097]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:43,052]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 15867904 bytes

[2021-09-22 11:21:43,052]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-23 16:40:12,328]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-23 16:40:12,328]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:40:12,329]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:40:12,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35172352 bytes

[2021-09-23 16:40:12,464]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-23 16:40:12,464]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:40:14,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 16359424 bytes

[2021-09-23 16:40:14,417]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-23 17:03:42,492]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-23 17:03:42,492]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:42,493]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:42,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34910208 bytes

[2021-09-23 17:03:42,671]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-23 17:03:42,671]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:44,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 15917056 bytes

[2021-09-23 17:03:44,578]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-23 18:04:51,158]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-23 18:04:51,158]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:51,159]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:51,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34979840 bytes

[2021-09-23 18:04:51,292]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-23 18:04:51,292]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:53,237]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 16535552 bytes

[2021-09-23 18:04:53,237]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-27 16:32:05,743]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-27 16:32:05,744]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:32:05,745]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:32:05,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34902016 bytes

[2021-09-27 16:32:05,880]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-27 16:32:05,881]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:32:07,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 16097280 bytes

[2021-09-27 16:32:07,774]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-27 17:38:53,951]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-27 17:38:53,952]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:53,952]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:54,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35020800 bytes

[2021-09-27 17:38:54,148]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-27 17:38:54,149]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:56,112]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
balancing!
	current map manager:
		current min nodes:1198
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 16117760 bytes

[2021-09-27 17:38:56,112]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-28 02:05:08,738]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-28 02:05:08,739]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:05:08,739]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:05:08,872]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35315712 bytes

[2021-09-28 02:05:08,876]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-28 02:05:08,876]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:05:10,813]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 16183296 bytes

[2021-09-28 02:05:10,814]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-28 16:44:50,016]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-28 16:44:50,016]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:50,016]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:50,208]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35028992 bytes

[2021-09-28 16:44:50,212]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-28 16:44:50,212]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:52,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 15908864 bytes

[2021-09-28 16:44:52,121]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-09-28 17:23:50,006]mapper_test.py:79:[INFO]: run case "i2c"
[2021-09-28 17:23:50,006]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:50,007]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:50,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34885632 bytes

[2021-09-28 17:23:50,146]mapper_test.py:156:[INFO]: area: 413 level: 6
[2021-09-28 17:23:50,146]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:52,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 18497536 bytes

[2021-09-28 17:23:52,079]mapper_test.py:220:[INFO]: area: 693 level: 5
[2021-10-09 10:39:50,470]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-09 10:39:50,471]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:50,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:50,600]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35352576 bytes

[2021-10-09 10:39:50,605]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-09 10:39:50,605]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:50,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :698
score:100
	Report mapping result:
		klut_size()     :847
		klut.num_gates():698
		max delay       :5
		max area        :698
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :258
		LUT fanins:4	 numbers :272
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 9912320 bytes

[2021-10-09 10:39:50,842]mapper_test.py:224:[INFO]: area: 698 level: 5
[2021-10-09 11:22:28,063]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-09 11:22:28,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:28,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:28,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34947072 bytes

[2021-10-09 11:22:28,198]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-09 11:22:28,198]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:28,429]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :698
score:100
	Report mapping result:
		klut_size()     :847
		klut.num_gates():698
		max delay       :5
		max area        :698
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :258
		LUT fanins:4	 numbers :272
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 10379264 bytes

[2021-10-09 11:22:28,430]mapper_test.py:224:[INFO]: area: 698 level: 5
[2021-10-09 16:30:23,232]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-09 16:30:23,233]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:23,233]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:23,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35205120 bytes

[2021-10-09 16:30:23,435]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-09 16:30:23,435]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:24,475]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 12496896 bytes

[2021-10-09 16:30:24,476]mapper_test.py:224:[INFO]: area: 608 level: 6
[2021-10-09 16:47:33,239]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-09 16:47:33,239]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:33,239]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:33,374]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34897920 bytes

[2021-10-09 16:47:33,379]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-09 16:47:33,379]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:34,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 12664832 bytes

[2021-10-09 16:47:34,376]mapper_test.py:224:[INFO]: area: 608 level: 6
[2021-10-12 10:54:49,977]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-12 10:54:49,978]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:49,978]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:50,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34926592 bytes

[2021-10-12 10:54:50,121]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-12 10:54:50,121]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:52,211]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 14487552 bytes

[2021-10-12 10:54:52,211]mapper_test.py:224:[INFO]: area: 693 level: 5
[2021-10-12 11:16:31,700]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-12 11:16:31,700]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:31,700]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:31,839]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35196928 bytes

[2021-10-12 11:16:31,844]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-12 11:16:31,844]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:32,092]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :698
score:100
	Report mapping result:
		klut_size()     :847
		klut.num_gates():698
		max delay       :5
		max area        :698
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :258
		LUT fanins:4	 numbers :272
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 9732096 bytes

[2021-10-12 11:16:32,093]mapper_test.py:224:[INFO]: area: 698 level: 5
[2021-10-12 13:30:16,835]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-12 13:30:16,836]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:30:16,836]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:30:17,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34828288 bytes

[2021-10-12 13:30:17,030]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-12 13:30:17,030]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:30:19,152]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 14614528 bytes

[2021-10-12 13:30:19,153]mapper_test.py:224:[INFO]: area: 693 level: 5
[2021-10-12 15:00:53,818]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-12 15:00:53,818]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:53,818]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:54,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34951168 bytes

[2021-10-12 15:00:54,114]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-12 15:00:54,114]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:58,132]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 14479360 bytes

[2021-10-12 15:00:58,132]mapper_test.py:224:[INFO]: area: 693 level: 5
[2021-10-12 18:45:43,806]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-12 18:45:43,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:43,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:43,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35090432 bytes

[2021-10-12 18:45:43,997]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-12 18:45:43,998]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:46,080]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 13561856 bytes

[2021-10-12 18:45:46,081]mapper_test.py:224:[INFO]: area: 693 level: 5
[2021-10-18 11:39:11,475]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-18 11:39:11,476]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:39:11,476]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:39:11,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35012608 bytes

[2021-10-18 11:39:11,622]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-18 11:39:11,623]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:39:13,650]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 13705216 bytes

[2021-10-18 11:39:13,651]mapper_test.py:224:[INFO]: area: 693 level: 5
[2021-10-18 12:03:17,322]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-18 12:03:17,323]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:17,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:17,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35139584 bytes

[2021-10-18 12:03:17,470]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-18 12:03:17,471]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:17,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 7970816 bytes

[2021-10-18 12:03:17,540]mapper_test.py:224:[INFO]: area: 608 level: 6
[2021-10-19 14:11:14,561]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-19 14:11:14,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:14,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:14,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34971648 bytes

[2021-10-19 14:11:14,702]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-19 14:11:14,702]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:14,765]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 8019968 bytes

[2021-10-19 14:11:14,765]mapper_test.py:224:[INFO]: area: 608 level: 6
[2021-10-22 13:30:50,725]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-22 13:30:50,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:50,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:50,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34971648 bytes

[2021-10-22 13:30:50,871]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-22 13:30:50,872]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:51,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 10964992 bytes

[2021-10-22 13:30:51,107]mapper_test.py:224:[INFO]: area: 608 level: 6
[2021-10-22 13:51:43,813]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-22 13:51:43,813]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:43,814]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:43,949]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35000320 bytes

[2021-10-22 13:51:43,953]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-22 13:51:43,954]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:44,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 10797056 bytes

[2021-10-22 13:51:44,190]mapper_test.py:224:[INFO]: area: 608 level: 6
[2021-10-22 14:01:35,572]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-22 14:01:35,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:35,572]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:35,714]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35332096 bytes

[2021-10-22 14:01:35,718]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-22 14:01:35,719]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:35,792]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 7933952 bytes

[2021-10-22 14:01:35,792]mapper_test.py:224:[INFO]: area: 608 level: 6
[2021-10-22 14:04:56,348]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-22 14:04:56,349]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:56,349]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:56,484]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35246080 bytes

[2021-10-22 14:04:56,489]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-22 14:04:56,489]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:56,554]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 7892992 bytes

[2021-10-22 14:04:56,555]mapper_test.py:224:[INFO]: area: 608 level: 6
[2021-10-23 13:29:02,434]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-23 13:29:02,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:29:02,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:29:02,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34906112 bytes

[2021-10-23 13:29:02,575]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-23 13:29:02,575]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:29:04,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :703
score:100
	Report mapping result:
		klut_size()     :852
		klut.num_gates():703
		max delay       :5
		max area        :703
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :218
		LUT fanins:3	 numbers :206
		LUT fanins:4	 numbers :279
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 13479936 bytes

[2021-10-23 13:29:04,529]mapper_test.py:224:[INFO]: area: 703 level: 5
[2021-10-24 17:40:28,755]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-24 17:40:28,755]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:28,755]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:28,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35221504 bytes

[2021-10-24 17:40:28,898]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-24 17:40:28,898]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:30,935]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :703
score:100
	Report mapping result:
		klut_size()     :852
		klut.num_gates():703
		max delay       :5
		max area        :703
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :218
		LUT fanins:3	 numbers :206
		LUT fanins:4	 numbers :279
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 13574144 bytes

[2021-10-24 17:40:30,935]mapper_test.py:224:[INFO]: area: 703 level: 5
[2021-10-24 18:00:55,569]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-24 18:00:55,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:55,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:55,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34938880 bytes

[2021-10-24 18:00:55,715]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-24 18:00:55,715]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:57,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
	current map manager:
		current min nodes:1198
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :608
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :695
score:100
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 13484032 bytes

[2021-10-24 18:00:57,698]mapper_test.py:224:[INFO]: area: 693 level: 5
[2021-10-26 10:24:54,152]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-26 10:24:54,152]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:54,152]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:54,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34824192 bytes

[2021-10-26 10:24:54,293]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-26 10:24:54,293]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:54,370]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	current map manager:
		current min nodes:1198
		current min depth:14
	Report mapping result:
		klut_size()     :642
		klut.num_gates():493
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :140
		LUT fanins:4	 numbers :262
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 7606272 bytes

[2021-10-26 10:24:54,371]mapper_test.py:224:[INFO]: area: 493 level: 6
[2021-10-26 10:58:34,840]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-26 10:58:34,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:34,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:35,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34828288 bytes

[2021-10-26 10:58:35,030]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-26 10:58:35,031]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:37,068]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :765
		klut.num_gates():616
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :187
		LUT fanins:4	 numbers :280
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 13410304 bytes

[2021-10-26 10:58:37,068]mapper_test.py:224:[INFO]: area: 616 level: 5
[2021-10-26 11:19:46,810]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-26 11:19:46,810]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:46,811]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:46,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34942976 bytes

[2021-10-26 11:19:46,990]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-26 11:19:46,990]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:49,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :749
		klut.num_gates():600
		max delay       :5
		max area        :703
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :121
		LUT fanins:3	 numbers :156
		LUT fanins:4	 numbers :323
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 12996608 bytes

[2021-10-26 11:19:49,055]mapper_test.py:224:[INFO]: area: 600 level: 5
[2021-10-26 12:17:54,236]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-26 12:17:54,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:54,237]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:54,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34869248 bytes

[2021-10-26 12:17:54,378]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-26 12:17:54,378]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:56,356]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 13172736 bytes

[2021-10-26 12:17:56,357]mapper_test.py:224:[INFO]: area: 693 level: 5
[2021-10-26 14:12:28,191]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-26 14:12:28,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:28,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:28,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35041280 bytes

[2021-10-26 14:12:28,335]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-26 14:12:28,335]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:28,412]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :642
		klut.num_gates():493
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :140
		LUT fanins:4	 numbers :262
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 7745536 bytes

[2021-10-26 14:12:28,413]mapper_test.py:224:[INFO]: area: 493 level: 6
[2021-10-29 16:09:32,897]mapper_test.py:79:[INFO]: run case "i2c"
[2021-10-29 16:09:32,898]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:32,898]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:33,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34955264 bytes

[2021-10-29 16:09:33,040]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-10-29 16:09:33,040]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:33,110]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :887
		klut.num_gates():738
		max delay       :6
		max area        :739
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :179
		LUT fanins:3	 numbers :206
		LUT fanins:4	 numbers :353
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
Peak memory: 7847936 bytes

[2021-10-29 16:09:33,111]mapper_test.py:224:[INFO]: area: 738 level: 6
[2021-11-03 09:50:57,162]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-03 09:50:57,167]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:57,167]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:57,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35147776 bytes

[2021-11-03 09:50:57,316]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-03 09:50:57,316]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:57,434]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :887
		klut.num_gates():738
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :179
		LUT fanins:3	 numbers :206
		LUT fanins:4	 numbers :353
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig_output.v
	Peak memory: 8859648 bytes

[2021-11-03 09:50:57,435]mapper_test.py:226:[INFO]: area: 738 level: 6
[2021-11-03 10:03:03,686]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-03 10:03:03,687]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:03,687]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:03,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35057664 bytes

[2021-11-03 10:03:03,832]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-03 10:03:03,833]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:03,958]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :896
		klut.num_gates():747
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :211
		LUT fanins:4	 numbers :364
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig_output.v
	Peak memory: 8851456 bytes

[2021-11-03 10:03:03,958]mapper_test.py:226:[INFO]: area: 747 level: 6
[2021-11-03 13:43:03,002]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-03 13:43:03,004]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:03,004]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:03,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34963456 bytes

[2021-11-03 13:43:03,147]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-03 13:43:03,147]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:03,268]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :896
		klut.num_gates():747
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :211
		LUT fanins:4	 numbers :364
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig_output.v
	Peak memory: 8847360 bytes

[2021-11-03 13:43:03,268]mapper_test.py:226:[INFO]: area: 747 level: 6
[2021-11-03 13:49:18,858]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-03 13:49:18,859]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:18,859]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:18,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35037184 bytes

[2021-11-03 13:49:19,000]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-03 13:49:19,000]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:19,119]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :896
		klut.num_gates():747
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :211
		LUT fanins:4	 numbers :364
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig_output.v
	Peak memory: 8863744 bytes

[2021-11-03 13:49:19,120]mapper_test.py:226:[INFO]: area: 747 level: 6
[2021-11-04 15:56:11,096]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-04 15:56:11,097]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:11,097]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:11,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34746368 bytes

[2021-11-04 15:56:11,249]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-04 15:56:11,249]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:11,369]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :627
		klut.num_gates():478
		max delay       :6
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :271
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig_output.v
	Peak memory: 8851456 bytes

[2021-11-04 15:56:11,370]mapper_test.py:226:[INFO]: area: 478 level: 6
[2021-11-16 12:27:35,030]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-16 12:27:35,031]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:35,031]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:35,170]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34947072 bytes

[2021-11-16 12:27:35,175]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-16 12:27:35,175]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:35,248]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.018082 secs
	Report mapping result:
		klut_size()     :627
		klut.num_gates():478
		max delay       :6
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7950336 bytes

[2021-11-16 12:27:35,249]mapper_test.py:228:[INFO]: area: 478 level: 6
[2021-11-16 14:16:30,695]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-16 14:16:30,695]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:30,695]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:30,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35323904 bytes

[2021-11-16 14:16:30,890]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-16 14:16:30,890]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:31,000]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.027458 secs
	Report mapping result:
		klut_size()     :627
		klut.num_gates():478
		max delay       :6
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7905280 bytes

[2021-11-16 14:16:31,001]mapper_test.py:228:[INFO]: area: 478 level: 6
[2021-11-16 14:22:50,917]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-16 14:22:50,917]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:50,917]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:51,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34914304 bytes

[2021-11-16 14:22:51,062]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-16 14:22:51,062]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:51,169]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.027477 secs
	Report mapping result:
		klut_size()     :627
		klut.num_gates():478
		max delay       :6
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7925760 bytes

[2021-11-16 14:22:51,170]mapper_test.py:228:[INFO]: area: 478 level: 6
[2021-11-17 16:35:30,513]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-17 16:35:30,514]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:30,515]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:30,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35209216 bytes

[2021-11-17 16:35:30,667]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-17 16:35:30,667]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:30,742]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.018152 secs
	Report mapping result:
		klut_size()     :627
		klut.num_gates():478
		max delay       :6
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7770112 bytes

[2021-11-17 16:35:30,743]mapper_test.py:228:[INFO]: area: 478 level: 6
[2021-11-18 10:18:00,050]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-18 10:18:00,050]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:00,050]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:00,191]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35147776 bytes

[2021-11-18 10:18:00,196]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-18 10:18:00,196]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:00,286]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.034614 secs
	Report mapping result:
		klut_size()     :627
		klut.num_gates():478
		max delay       :6
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 8048640 bytes

[2021-11-18 10:18:00,286]mapper_test.py:228:[INFO]: area: 478 level: 6
[2021-11-23 16:10:50,843]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-23 16:10:50,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:50,844]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:50,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34856960 bytes

[2021-11-23 16:10:50,989]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-23 16:10:50,989]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:51,080]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.035983 secs
	Report mapping result:
		klut_size()     :623
		klut.num_gates():474
		max delay       :6
		max area        :474
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :93
		LUT fanins:4	 numbers :275
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7979008 bytes

[2021-11-23 16:10:51,081]mapper_test.py:228:[INFO]: area: 474 level: 6
[2021-11-23 16:41:48,876]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-23 16:41:48,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:48,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:49,015]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34938880 bytes

[2021-11-23 16:41:49,020]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-23 16:41:49,021]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:49,155]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.052397 secs
	Report mapping result:
		klut_size()     :623
		klut.num_gates():474
		max delay       :6
		max area        :474
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :93
		LUT fanins:4	 numbers :275
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7954432 bytes

[2021-11-23 16:41:49,155]mapper_test.py:228:[INFO]: area: 474 level: 6
[2021-11-24 11:38:21,960]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-24 11:38:21,961]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:21,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:22,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35024896 bytes

[2021-11-24 11:38:22,101]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-24 11:38:22,101]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:22,156]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.001257 secs
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7766016 bytes

[2021-11-24 11:38:22,157]mapper_test.py:228:[INFO]: area: 608 level: 6
[2021-11-24 12:01:36,397]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-24 12:01:36,397]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:36,397]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:36,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34947072 bytes

[2021-11-24 12:01:36,537]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-24 12:01:36,537]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:36,591]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.001145 secs
	Report mapping result:
		klut_size()     :757
		klut.num_gates():608
		max delay       :6
		max area        :608
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :183
		LUT fanins:4	 numbers :243
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7729152 bytes

[2021-11-24 12:01:36,591]mapper_test.py:228:[INFO]: area: 608 level: 6
[2021-11-24 12:05:12,291]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-24 12:05:12,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:12,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:12,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35045376 bytes

[2021-11-24 12:05:12,437]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-24 12:05:12,438]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:12,507]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.017767 secs
	Report mapping result:
		klut_size()     :627
		klut.num_gates():478
		max delay       :6
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7909376 bytes

[2021-11-24 12:05:12,508]mapper_test.py:228:[INFO]: area: 478 level: 6
[2021-11-24 12:10:56,926]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-24 12:10:56,927]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:56,927]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:57,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35344384 bytes

[2021-11-24 12:10:57,070]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-24 12:10:57,070]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:57,131]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.00563 secs
	Report mapping result:
		klut_size()     :552
		klut.num_gates():403
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :318
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 9519104 bytes

[2021-11-24 12:10:57,132]mapper_test.py:228:[INFO]: area: 403 level: 8
[2021-11-24 12:57:10,722]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-24 12:57:10,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:10,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:10,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35123200 bytes

[2021-11-24 12:57:10,862]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-24 12:57:10,862]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:10,932]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.017827 secs
	Report mapping result:
		klut_size()     :627
		klut.num_gates():478
		max delay       :6
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 7733248 bytes

[2021-11-24 12:57:10,933]mapper_test.py:228:[INFO]: area: 478 level: 6
[2021-11-24 13:05:53,447]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-24 13:05:53,447]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:53,447]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:53,632]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35061760 bytes

[2021-11-24 13:05:53,637]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-24 13:05:53,637]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:55,716]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.017616 secs
Mapping time: 0.021968 secs
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 13099008 bytes

[2021-11-24 13:05:55,717]mapper_test.py:228:[INFO]: area: 693 level: 5
[2021-11-24 13:29:10,450]mapper_test.py:79:[INFO]: run case "i2c"
[2021-11-24 13:29:10,451]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:29:10,451]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:29:10,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1050.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.03 MB.
P:  Del =    6.00.  Ar =     608.0.  Edge =     1885.  Cut =     4413.  T =     0.00 sec
P:  Del =    6.00.  Ar =     444.0.  Edge =     1591.  Cut =     4404.  T =     0.00 sec
P:  Del =    6.00.  Ar =     428.0.  Edge =     1534.  Cut =     4404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     426.0.  Edge =     1531.  Cut =     4404.  T =     0.00 sec
F:  Del =    6.00.  Ar =     415.0.  Edge =     1518.  Cut =     4152.  T =     0.00 sec
E:  Del =    6.00.  Ar =     414.0.  Edge =     1516.  Cut =     4152.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1452.  Cut =     4038.  T =     0.00 sec
A:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
E:  Del =    6.00.  Ar =     413.0.  Edge =     1451.  Cut =     4024.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35094528 bytes

[2021-11-24 13:29:10,641]mapper_test.py:160:[INFO]: area: 413 level: 6
[2021-11-24 13:29:10,641]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:29:12,623]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
Mapping time: 0.001146 secs
Mapping time: 0.001275 secs
	Report mapping result:
		klut_size()     :842
		klut.num_gates():693
		max delay       :5
		max area        :695
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :247
		LUT fanins:4	 numbers :260
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v
	Peak memory: 12955648 bytes

[2021-11-24 13:29:12,623]mapper_test.py:228:[INFO]: area: 693 level: 5
