INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/home/soc17/soc/proj/sim/rtl/memctrl/TB_MEMCTRL.v" into library work
INFO: [VRFC 10-311] analyzing module TB_MEMCTRL
ERROR: [VRFC 10-4982] syntax error near ''' [/mnt/home/soc17/soc/proj/sim/rtl/memctrl/TB_MEMCTRL.v:32]
ERROR: [VRFC 10-4982] syntax error near ''' [/mnt/home/soc17/soc/proj/sim/rtl/memctrl/TB_MEMCTRL.v:35]
ERROR: [VRFC 10-1065] multiple statement function/task without begin/end not supported in this mode of Verilog [/mnt/home/soc17/soc/proj/sim/rtl/memctrl/TB_MEMCTRL.v:31]
ERROR: [VRFC 10-4982] syntax error near ''' [/mnt/home/soc17/soc/proj/sim/rtl/memctrl/TB_MEMCTRL.v:52]
ERROR: [VRFC 10-1065] multiple statement function/task without begin/end not supported in this mode of Verilog [/mnt/home/soc17/soc/proj/sim/rtl/memctrl/TB_MEMCTRL.v:40]
ERROR: [VRFC 10-4982] syntax error near ''' [/mnt/home/soc17/soc/proj/sim/rtl/memctrl/TB_MEMCTRL.v:70]
ERROR: [VRFC 10-1065] multiple statement function/task without begin/end not supported in this mode of Verilog [/mnt/home/soc17/soc/proj/sim/rtl/memctrl/TB_MEMCTRL.v:58]
ERROR: [VRFC 10-8530] module 'TB_MEMCTRL' is ignored due to previous errors [/mnt/home/soc17/soc/proj/sim/rtl/memctrl/TB_MEMCTRL.v:2]
