<html><body><samp><pre>
<!@TC:1669064262>

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09LR-2
Install: C:\lscc\radiant\3.2\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-9VA2EUV

Implementation : HM0360_image_capture_impl

# Written on Mon Nov 21 21:57:42 2022

##### DESIGN INFO #######################################################

Top View:                "HM0360_Interface_top_level"
Constraint File(s):      "C:\Users\miche\Desktop\my_designs\HM0360_image_capture\HM0360_image_capture_impl\HM0360_image_capture_HM0360_image_capture_impl_cpe.ldc"




##### SUMMARY ############################################################

Found 2 issues in 2 out of 3 constraints


##### DETAILS ############################################################



<a name=clockRelationships68></a>Clock Relationships</a>
*******************

Starting                                                                              Ending                                                                                |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                System                                                                                |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1|clk_byte_o_inferred_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                counter_2|CLK_OUT_int_derived_clock                                                   |     5.000            |     No paths         |     No paths         |     No paths                         
HM0360_Interface_top_level|CLK                                                        HM0360_Interface_top_level|CLK                                                        |     5.000            |     No paths         |     No paths         |     No paths                         
HM0360_Interface_top_level|CLK                                                        trig_acq_module|pr_state_derived_clock[1]                                             |     5.000            |     No paths         |     2.500            |     No paths                         
HM0360_Interface_top_level|CLK                                                        configuration_module|un1_nx_state_1_sqmuxa_inferred_clock                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1|clk_byte_o_inferred_clock     System                                                                                |     5.000            |     No paths         |     No paths         |     No paths                         
HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1|clk_byte_o_inferred_clock     HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1|clk_byte_o_inferred_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1|clk_byte_o_inferred_clock     counter_2|CLK_OUT_int_derived_clock                                                   |     Diff grp         |     No paths         |     No paths         |     No paths                         
PLL_sync_clk_ipgen_lscc_pll_Z12_layer1|clkop_o_inferred_clock                         System                                                                                |     5.000            |     No paths         |     No paths         |     No paths                         
PLL_sync_clk_ipgen_lscc_pll_Z12_layer1|clkop_o_inferred_clock                         PLL_sync_clk_ipgen_lscc_pll_Z12_layer1|clkop_o_inferred_clock                         |     5.000            |     No paths         |     No paths         |     No paths                         
trig_acq_module|pr_state_derived_clock[1]                                             HM0360_Interface_top_level|CLK                                                        |     No paths         |     No paths         |     No paths         |     2.500                            
counter_2|CLK_OUT_int_derived_clock                                                   System                                                                                |     5.000            |     No paths         |     No paths         |     No paths                         
counter_2|CLK_OUT_int_derived_clock                                                   HM0360_Interface_top_level|CLK                                                        |     5.000            |     No paths         |     No paths         |     No paths                         
counter_2|CLK_OUT_int_derived_clock                                                   HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1|clk_byte_o_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
counter_2|CLK_OUT_int_derived_clock                                                   counter_2|CLK_OUT_int_derived_clock                                                   |     5.000            |     No paths         |     No paths         |     No paths                         
configuration_module|un1_nx_state_1_sqmuxa_inferred_clock                             HM0360_Interface_top_level|CLK                                                        |     Diff grp         |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK69></a>Unconstrained Start/End Points</a>
******************************

p:HM_CLK_SEL
p:HM_CN (bidir end point)
p:HM_CN (bidir start point)
p:HM_CP (bidir end point)
p:HM_CP (bidir start point)
p:HM_DN[0] (bidir end point)
p:HM_DN[0] (bidir start point)
p:HM_DP[0] (bidir end point)
p:HM_DP[0] (bidir start point)
p:HM_MCLK
p:HM_RTC
p:HM_SHUTDOWN_N
p:HM_SLEEP_N
p:SCL
p:SDA (bidir end point)
p:SDA (bidir start point)
p:data_out_debug_n[0]
p:data_out_debug_n[1]
p:data_out_debug_n[2]
p:data_out_debug_n[3]
p:data_out_debug_n[4]
p:data_out_debug_n[5]
p:data_out_debug_n[6]
p:data_out_debug_n[7]
p:init_config_button_n
p:trig_acq_button_n


<a name=InapplicableconstraintsCCK70></a>Inapplicable constraints</a>
************************

create_generated_clock -name HM0360_CSI2_DPHY_comp_clk_byte_hs_o_c -source [get_pins HM0360_Interface_comp/HM0360_CSI2_DPHY_comp/clk_p_io] -divide_by 4 [get_nets HM0360_Interface_comp/HM0360_CSI2_DPHY_comp/clk_byte_hs_o*]
<a name=error71></a>	@E:BN653:"c:/users/miche/desktop/my_designs/hm0360_image_capture/hm0360_image_capture_impl/hm0360_image_capture_hm0360_image_capture_impl_cpe.ldc":9:0:9:0|Applying constraint to bidirectional hierarchy pin (clk_p_io) not supported: create_generated_clock -name HM0360_CSI2_DPHY_comp_clk_byte_hs_o_c -source [get_pins HM0360_Interface_comp/HM0360_CSI2_DPHY_comp/clk_p_io] -divide_by 4 [get_nets HM0360_Interface_comp/HM0360_CSI2_DPHY_comp/clk_byte_hs_o*]</a>
create_generated_clock -name HM0360_CSI2_DPHY_comp_clk_byte_o_c -source [get_pins HM0360_Interface_comp/HM0360_CSI2_DPHY_comp/clk_p_io] -divide_by 4 [get_nets HM0360_Interface_comp/HM0360_CSI2_DPHY_comp/clk_byte_o*]
<a name=error72></a>	@E:BN653:"c:/users/miche/desktop/my_designs/hm0360_image_capture/hm0360_image_capture_impl/hm0360_image_capture_hm0360_image_capture_impl_cpe.ldc":11:0:11:0|Applying constraint to bidirectional hierarchy pin (clk_p_io) not supported: create_generated_clock -name HM0360_CSI2_DPHY_comp_clk_byte_o_c -source [get_pins HM0360_Interface_comp/HM0360_CSI2_DPHY_comp/clk_p_io] -divide_by 4 [get_nets HM0360_Interface_comp/HM0360_CSI2_DPHY_comp/clk_byte_o*]</a>

<a name=ApplicableConstraintsWithIssuesCCK73></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK74></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK75></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
