{"lightweight barrier based parallelization support for non cache coherent mpsoc platforms": {"filter": "Header Section", "author": ["Andrea Marongiu", "Luca Benini", "Mahmut T. Kandemir"]}, "a group based wear leveling algorithm for large capacity flash memory storage systems": {"filter": "Header Section", "author": ["Dawoon Jung", "Yoon-Hee Chae", "Heeseung Jo", "Jinsoo Kim", "Joonwon Lee"]}, "stack size reduction of recursive programs": {"filter": "Header Section", "author": ["Stefan Schackeler", "Weijia Shang"]}, "an integrated arm and multi core dsp simulator": {"filter": "Header Section", "author": ["Sharad Singhai", "MingYung Ko", "Sanjay Jinturkar", "Mayan Moudgill", "John Glossner"]}, "a hybrid code compression technique using bitmask and prefix encoding with enhanced dictionary selection": {"filter": "Header Section", "author": ["Syed Imtiaz Haider", "Leyla Nazhandali"]}, "facilitating compiler optimizations through the dynamic mapping of alternate register structures": {"filter": "Header Section", "author": ["Chris Zimmer", "Stephen Roderick Hines", "Prasad A. Kulkarni", "Gary S. Tyson", "David B. Whalley"]}, "performance evaluation and optimization of dual port sdram architecture for mobile embedded systems": {"filter": "Header Section", "author": ["Hoeseok Yang", "Sungchan Kim", "Hae-woo Park", "Jinwoo Kim", "Soonhoi Ha"]}, "light weight synchronization for inter processor communication acceleration on embedded mpsocs": {"filter": "Header Section", "author": ["Chengmo Yang", "Alex Orailoglu"]}, "performance driven syntax directed synthesis of asynchronous processors": {"filter": "Header Section", "author": ["Luis A. Plana", "Doug A. Edwards", "Sam Taylor", "Luis A. Tarazona", "Andrew Bardsley"]}, "supporting multithreading in configurable soft processor cores": {"filter": "Header Section", "author": ["Roger Moussali", "Nabil Ghanem", "Mazen A. R. Saghir"]}, "sccp x a compilation profile to support testing and verification of optimized code": {"filter": "Header Section", "author": ["Raimund Kirner"]}}