// Seed: 2098588196
module module_0;
  logic id_1;
  ;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3
);
  tri [1 'h0 : -1] id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd12,
    parameter id_7 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output supply1 id_12;
  output wire id_11;
  inout wor id_10;
  inout wire id_9;
  inout wire id_8;
  output wire _id_7;
  inout wire id_6;
  input wire id_5;
  output wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_24;
  logic [id_4 : 1  ==  id_7] id_25;
  module_0 modCall_1 ();
  assign id_10 = id_23 == 1;
  assign id_12 = 1;
endmodule
