# ğŸ“š Week 2 Part 1: SoC Design Fundamentals - Theory


[![SoC](https://img.shields.io/badge/Topic-System%20on%20Chip-blue.svg)]()
[![RISC-V](https://img.shields.io/badge/Architecture-RISC--V-red.svg)](https://riscv.org/)
[![Theory](https://img.shields.io/badge/Type-Conceptual%20Study-purple.svg)]()
[![VSD](https://img.shields.io/badge/Course-SFAL--VSD-green.svg)](https://www.vlsisystemdesign.com/)
[![Mixed-Signal](https://img.shields.io/badge/Design-Mixed%20Signal-orange.svg)]()
[![Status](https://img.shields.io/badge/Status-âœ…%20Complete-success.svg)]()

## ğŸ¯ Objective

To develop a comprehensive understanding of System-on-Chip (SoC) design fundamentals and understand how VSDBabySoC serves as an educational platform for learning SoC concepts.

---

## ğŸ“– Table of Contents

- [What is a System-on-Chip (SoC)?](#what-is-a-system-on-chip-soc)
- [Components of a Typical SoC](#components-of-a-typical-soc)
- [VSDBabySoC Architecture](#vsdbabysoc-architecture)
- [Why BabySoC for Learning](#why-babysoc-for-learning)
- [Role of Functional Modelling](#role-of-functional-modelling)
- [Detailed Simulation Flow](#Detailed-Simulation-Flow)
- [Conclusion](#conclusion)
- [References](#references)

---

## ğŸ”· What is a System-on-Chip (SoC)?

A **System-on-Chip (SoC)** is an integrated circuit that consolidates all necessary electronic components of a computer or electronic system onto a single chip. Unlike traditional systems where components like the processor, memory, and peripherals reside on separate chips connected via a motherboard, an SoC integrates these elements onto one substrate.

### Key Characteristics:

- **Integration**: Combines CPU, memory, I/O ports, and secondary storage on a single die
- **Efficiency**: Reduces power consumption, physical space, and manufacturing costs
- **Performance**: Minimizes signal delay between components due to proximity
- **Complexity**: Requires sophisticated design methodologies to manage millions of transistors

### Common Applications:

- Mobile devices (smartphones, tablets)
- Embedded systems (IoT devices, automotive electronics)
- Wearable technology (smartwatches, fitness trackers)
- Consumer electronics (smart TVs, gaming consoles)

---

## ğŸ§© Components of a Typical SoC

A modern SoC consists of several interconnected subsystems, each serving specific functions:

### 1. **Central Processing Unit (CPU)**

- **Function**: Executes instructions and performs computations
- **Types**: Single-core or multi-core processors
- **Architecture**: ARM, RISC-V, x86, MIPS, etc.
- **Role in SoC**: Acts as the "brain" controlling all system operations

### 2. **Memory Subsystem**

- **Cache Memory**: Fast, small-capacity memory for frequently accessed data
  - L1 Cache: Closest to CPU cores
  - L2/L3 Cache: Shared between cores
- **RAM Interface**: Controller for external DRAM (DDR4, DDR5, LPDDR)
- **ROM/Flash**: Non-volatile storage for firmware and boot code

### 3. **Peripherals and I/O Interfaces**

- **Communication Protocols**:
  - UART (Universal Asynchronous Receiver-Transmitter)
  - SPI (Serial Peripheral Interface)
  - I2C (Inter-Integrated Circuit)
  - USB (Universal Serial Bus)
  - PCIe (Peripheral Component Interconnect Express)
- **GPIO**: General Purpose Input/Output pins for custom interfacing
- **Timers and Counters**: For timing-critical operations

### 4. **Interconnect/Bus Architecture**

- **Purpose**: Connects all SoC components and enables data transfer
- **Common Standards**:
  - **AHB** (Advanced High-performance Bus): High-speed data transfer
  - **APB** (Advanced Peripheral Bus): Low-power peripheral connections
  - **AXI** (Advanced eXtensible Interface): High-performance protocol
  - **Wishbone**: Open-source alternative
- **Features**: Arbitration, address decoding, data routing

### 5. **Analog and Mixed-Signal IP Blocks**

- **PLL (Phase-Locked Loop)**: Generates stable clock frequencies
- **ADC (Analog-to-Digital Converter)**: Converts analog signals to digital
- **DAC (Digital-to-Analog Converter)**: Converts digital data to analog signals
- **Power Management Units**: Voltage regulators, power gating

### 6. **Clock and Reset Infrastructure**

- **Clock Distribution Network**: Delivers synchronized clock signals
- **Clock Gating**: Reduces dynamic power consumption
- **Reset Controllers**: Manages system initialization and recovery

### 7. **Specialized Accelerators** (in advanced SoCs)

- GPU (Graphics Processing Unit)
- DSP (Digital Signal Processor)
- Neural Processing Unit (NPU) for AI/ML
- Video/Audio codecs

---

## ğŸ”¬ VSDBabySoC Architecture

The **VSDBabySoC** is a simplified educational SoC designed to demonstrate fundamental SoC concepts without the overwhelming complexity of commercial designs.

### Architecture Overview:


```markdown
## ğŸ”¬ VSDBabySoC Architecture

### Architecture Overview Diagram


â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         VSDBabySoC                              â”‚
â”‚                                                                 â”‚
â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â”‚
â”‚    â”‚   AVSDPLL  â”‚          â”‚   RVMYTH    â”‚                      â”‚
â”‚    â”‚   (Analog  â”‚   CLK    â”‚  (RISC-V    â”‚                      â”‚
â”‚    â”‚    Block)  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚    Core)    â”‚                      â”‚
â”‚    â”‚            â”‚          â”‚  (Digital)  â”‚                      â”‚
â”‚    â””â”€â”€â”€â”€â”€â–²â”€â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                      â”‚
â”‚          â”‚                        â”‚                             â”‚
â”‚          â”‚ REF                    â”‚ RV_TO_DAC[9:0]              â”‚
â”‚          â”‚                        â”‚                             â”‚
â”‚    â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”                      â”‚
â”‚    â”‚  Reference â”‚          â”‚   AVSDDAC   â”‚                      â”‚
â”‚    â”‚   Clock    â”‚          â”‚  (10-bit    â”‚â”€â”€OUTâ”€â”€â–º Analog       â”‚
â”‚    â”‚   Input    â”‚          â”‚    DAC)     â”‚        Output        â”‚
â”‚    â”‚            â”‚          â”‚  (Analog)   â”‚                      â”‚
â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â”‚
â”‚                                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Legend:
  â”€â”€â”€â–º  : Signal Flow
  CLK   : Clock Signal from PLL to CPU
  REF   : Reference Clock Input to PLL
  RV_TO_DAC[9:0] : 10-bit Data Bus from CPU to DAC
  OUT   : Analog Output from DAC
```



### Component Details:

#### 1. **RVMYTH - RISC-V Microprocessor Core**

- **Type**: Digital block
- **ISA**: RISC-V (RV32I base instruction set)
- **Implementation**: Written in TL-Verilog (Transaction-Level Verilog)
- **Function**: Executes instructions and generates 10-bit output data
- **Features**:
  - 32-bit architecture
  - Simple pipeline implementation
  - Educational focus for understanding CPU design

#### 2. **AVSDPLL - Phase-Locked Loop**

- **Type**: Analog block
- **Function**: Generates stable system clock from reference input
- **Inputs**: 
  - REF: Reference clock
  - ENb_VCO, ENb_CP: Enable signals
- **Output**: CLK (stable system clock)
- **Purpose**: Demonstrates clock generation in mixed-signal systems

#### 3. **AVSDDAC - Digital-to-Analog Converter**

- **Type**: Analog block
- **Resolution**: 10-bit
- **Input**: RV_TO_DAC[9:0] from RISC-V core
- **Output**: Analog voltage (OUT)
- **Function**: Converts digital computational results to analog signals
- **Application**: Interfacing with analog world (sensors, actuators)

### Key Integration Points:

1. **Clock Domain**: PLL provides synchronized clock to RISC-V core
2. **Data Path**: 10-bit bus carries data from CPU to DAC
3. **Mixed-Signal Interface**: Demonstrates digital-analog integration

---

### **Component Interconnection Details:**
```markdown


â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   External   â”‚
â”‚  Reference   â”‚
â”‚    Clock     â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚ REF
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  AVSDPLL (Phase-Locked Loop)                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Inputs:  REF, ENb_VCO, ENb_CP, VCO_IN              â”‚  â”‚
â”‚  â”‚ Output:  CLK (Stable System Clock)                 â”‚  â”‚
â”‚  â”‚ Function: Generate stable clock from reference     â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚ CLK
                           â”‚
                           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  RVMYTH (RISC-V Microprocessor)                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Input:   CLK (from PLL)                            â”‚  â”‚
â”‚  â”‚ Output:  RV_TO_DAC[9:0] (10-bit data)              â”‚  â”‚
â”‚  â”‚ Function: Execute instructions, generate output    â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚ RV_TO_DAC[9:0]
                           â”‚
                           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  AVSDDAC (Digital-to-Analog Converter)                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Inputs:  D[9:0], VREFH (reference voltage)         â”‚  â”‚
â”‚  â”‚ Output:  OUT (analog voltage)                      â”‚  â”‚
â”‚  â”‚ Function: Convert digital to analog signal         â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚ OUT
                           â”‚
                           â–¼
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚   Analog     â”‚
                    â”‚   Output     â”‚
                    â”‚  (External)  â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜



```

---
## ğŸ“ Why BabySoC for Learning?

VSDBabySoC serves as an excellent educational platform for several reasons:

### 1. **Simplicity and Focus**

- **Minimal Components**: Only three core blocks (CPU, PLL, DAC)
- **Clear Functionality**: Each component has well-defined purpose
- **Reduced Complexity**: Easier to understand interactions without distraction
- **Manageable Scope**: Students can comprehend the entire system

### 2. **Mixed-Signal Integration**

- **Digital Domain**: RISC-V core demonstrates digital design
- **Analog Domain**: PLL and DAC show analog circuit integration
- **Real-World Relevance**: Most modern SoCs are mixed-signal systems
- **Interface Learning**: Understanding digital-analog boundaries

### 3. **Open-Source Philosophy**

- **Complete Accessibility**: All design files are available for study
- **Modification Freedom**: Students can experiment and enhance
- **Community Support**: Active community for learning and collaboration
- **No Licensing Barriers**: Free to use and learn from

### 4. **Industry-Standard Tools**

- **Verilog/SystemVerilog**: Industry-standard HDL
- **TL-Verilog**: Modern high-level design approach
- **Standard Simulation Flow**: Icarus Verilog, GTKWave
- **Practical Experience**: Tools used in real semiconductor industry

### 5. **Complete Design Flow**

VSDBabySoC covers the entire SoC design process:

```bash


Specification â†’ RTL Design â†’ Functional Simulation â†’ Synthesis â†’
Physical Design â†’ Timing Analysis â†’ GDSII Generation


```
- **Holistic Learning**: Understanding end-to-end flow
- **Design Methodology**: Industry-standard practices
- **Verification Techniques**: Functional and timing verification
- **Practical Skills**: Hands-on experience with each stage

### 6. **Scalable Complexity**

- **Foundation**: Start with basic functional understanding
- **Expansion**: Can be extended with more peripherals
- **Customization**: Students can add UART, SPI, memory controllers
- **Progressive Learning**: Build complexity incrementally

---

## âš™ï¸ Role of Functional Modelling

Functional modelling is a critical phase in the SoC design flow that occurs **before RTL synthesis and physical design**. It serves multiple essential purposes:

### 1. **Design Verification**

**Purpose**: Validate that the design meets specifications

- **Behavioral Validation**: Confirm correct functionality without timing details
- **Specification Compliance**: Ensure design matches requirements
- **Early Detection**: Identify architectural flaws before hardware commitment
- **Cost Savings**: Fixing bugs in functional simulation is far cheaper than post-silicon

**Example in BabySoC**:
- Verify RISC-V core executes instructions correctly
- Confirm PLL generates stable clock frequency
- Validate DAC converts digital values accurately

### 2. **Interface Validation**

**Purpose**: Ensure modules communicate correctly

- **Protocol Verification**: Check handshaking, timing relationships
- **Data Integrity**: Verify data passes correctly between modules
- **Bus Transactions**: Validate interconnect behavior
- **Signal Compatibility**: Ensure voltage levels, timing margins are adequate

**Example in BabySoC**:
- RV_TO_DAC bus transfers correct 10-bit values
- Clock from PLL properly synchronizes CPU operations
- DAC receives and processes CPU output correctly

### 3. **Performance Analysis**

**Purpose**: Assess if design meets performance requirements

- **Throughput Measurement**: Data processing rate
- **Latency Analysis**: Delay between input and output
- **Resource Utilization**: Memory usage, computation cycles
- **Bottleneck Identification**: Find performance-limiting factors

**Example in BabySoC**:
- CPU instruction execution rate
- DAC conversion time
- System response to input stimuli

### 4. **Early Bug Detection**

**Purpose**: Find and fix errors when changes are easy

**Cost of Bug Fixes** (relative):
- Functional Simulation: **1x** (baseline cost)
- RTL Synthesis: **10x** 
- Physical Design: **100x**
- Post-Silicon: **10,000x**

- **Logic Errors**: Incorrect algorithms or state machines
- **Integration Errors**: Module interconnection mistakes
- **Specification Misunderstanding**: Design doesn't match intent
- **Corner Cases**: Rare conditions that cause failures

### 5. **Design Exploration**

**Purpose**: Evaluate different architectural options

- **Trade-off Analysis**: Performance vs. power vs. area
- **What-If Scenarios**: Test alternative implementations
- **Optimization**: Refine design before commitment
- **Risk Mitigation**: Identify potential issues early

**Example in BabySoC**:
- Different PLL configurations for clock stability
- DAC resolution trade-offs (8-bit vs. 10-bit vs. 12-bit)
- CPU pipeline depth optimization

### 6. **Documentation and Communication**

**Purpose**: Create reference for design team

- **Specification Validation**: Simulation results prove concept
- **Team Alignment**: Common understanding of functionality
- **Test Plan Development**: Basis for synthesis verification
- **Customer Demonstration**: Show working prototype

---

## âš™ï¸ Functional Modelling Workflow

```markdown



â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  1. SPECIFICATION PHASE                                    â”‚
â”‚     â€¢ Define system requirements                           â”‚
â”‚     â€¢ Identify interfaces and protocols                    â”‚
â”‚     â€¢ Establish performance targets                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚
                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  2. RTL DESIGN PHASE                                       â”‚
â”‚     â€¢ Write Verilog/TL-Verilog code                        â”‚
â”‚     â€¢ Implement modules (CPU, PLL, DAC)                    â”‚
â”‚     â€¢ Define module interfaces                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚
                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  3. TESTBENCH DEVELOPMENT                                  â”‚
â”‚     â€¢ Create test scenarios                                â”‚
â”‚     â€¢ Generate input stimuli                               â”‚
â”‚     â€¢ Define expected outputs                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚
                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  4. COMPILATION                                            â”‚
â”‚     â€¢ TL-Verilog â†’ Verilog (SandPiper-SaaS)                â”‚
â”‚     â€¢ Compile with iverilog                                â”‚
â”‚     â€¢ Generate simulation executable                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚
                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  5. FUNCTIONAL SIMULATION                                  â”‚
â”‚     â€¢ Run simulation executable                            â”‚
â”‚     â€¢ Generate VCD waveform file                           â”‚
â”‚     â€¢ Capture signal transitions                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚
                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  6. WAVEFORM ANALYSIS                                      â”‚
â”‚     â€¢ Open VCD in GTKWave                                  â”‚
â”‚     â€¢ Verify signal behavior                               â”‚
â”‚     â€¢ Check timing relationships                           â”‚
â”‚     â€¢ Validate reset, clock, dataflow                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚
                       â–¼
                   â”Œâ”€â”€â”€â”´â”€â”€â”€â”
                   â”‚ Pass? â”‚
                   â””â”€â”€â”€â”¬â”€â”€â”€â”˜
                       â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚                     â”‚
           NO                    YES
            â”‚                     â”‚
            â–¼                     â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  7. DEBUG & FIX    â”‚  â”‚  8. VERIFICATION   â”‚
â”‚     â€¢ Identify     â”‚  â”‚     SIGN-OFF       â”‚
â”‚       issues       â”‚  â”‚     â€¢ Document     â”‚
â”‚     â€¢ Modify RTL   â”‚  â”‚       results      â”‚
â”‚     â€¢ Re-simulate  â”‚  â”‚     â€¢ Archive      â”‚
â”‚     â€¢ Iterate      â”‚  â”‚       waveforms    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                        â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
                  â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚   Proceed to     â”‚
        â”‚   Synthesis      â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜


```




--- 

# Proceed to Synthesis

### Tools for Functional Modelling:

- **Simulators**: Icarus Verilog, ModelSim, VCS, Xcelium
- **Waveform Viewers**: GTKWave, Verdi, DVE
- **Verification**: SystemVerilog UVM, Formal verification
- **Code Coverage**: Track tested vs. untested scenarios


### Detailed Simulation Flow

```markdown
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  INPUT: RTL Design Files                                â”‚
â”‚  â€¢ rvmyth.tlv (TL-Verilog)                             â”‚
â”‚  â€¢ vsdbabysoc.v, avsdpll.v, avsddac.v                  â”‚
â”‚  â€¢ testbench.v                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
              â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚ SandPiper-SaaSâ”‚
      â”‚  Compilation  â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
              â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  COMPILED VERILOG                                       â”‚
â”‚  â€¢ rvmyth.v (converted from TL-Verilog)                â”‚
â”‚  â€¢ rvmyth_gen.v (generated auxiliary file)             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
              â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚   iverilog    â”‚
      â”‚  Compilation  â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
              â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SIMULATION EXECUTABLE                                  â”‚
â”‚  â€¢ pre_synth_sim.out                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
              â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚   Execute     â”‚
      â”‚  Simulation   â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
              â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  VCD WAVEFORM FILE                                      â”‚
â”‚  â€¢ pre_synth_sim.vcd                                   â”‚
â”‚  â€¢ Contains all signal transitions                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
              â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚   GTKWave     â”‚
      â”‚   Viewer      â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
              â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  ANALYSIS & VERIFICATION                                â”‚
â”‚  â€¢ Visual waveform inspection                           â”‚
â”‚  â€¢ Timing verification                                  â”‚
â”‚  â€¢ Functional correctness check                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```


---

## ğŸ¯ Conclusion

The VSDBabySoC project provides an excellent foundation for understanding System-on-Chip design fundamentals. By studying this simplified yet realistic SoC, learners gain insights into:

- **SoC Architecture**: How different components integrate into a cohesive system
- **Mixed-Signal Design**: Interaction between digital and analog domains
- **Design Methodology**: Industry-standard practices and workflows
- **Verification Techniques**: Importance of functional modelling and simulation
- **Practical Skills**: Hands-on experience with real design tools

---

### Key Takeaways:

1. **SoCs integrate multiple subsystems** (CPU, memory, peripherals, analog blocks) onto a single chip for efficiency
2. **BabySoC demonstrates core concepts** with minimal complexity, making it ideal for education
3. **Functional modelling is essential** for validating designs before expensive synthesis and fabrication
4. **Mixed-signal integration** is increasingly important in modern electronics
5. **Open-source tools and designs** enable accessible learning for SoC development

This theoretical foundation, combined with hands-on simulation practice, prepares students for more advanced topics in SoC design, including synthesis, physical design, timing analysis, and tape-out procedures.

---

## ğŸ“š References

### Primary Resources

- [SFAL-VSD SoC Journey - Fundamentals of SoC Design](https://github.com/hemanthkumardm/SFAL-VSD-SoC-Journey/tree/main/11.%20Fundamentals%20of%20SoC%20Design)
- [VSDBabySoC GitHub Repository](https://github.com/manili/VSDBabySoC)

### Technical Documentation

- [RISC-V ISA Specifications](https://riscv.org/technical/specifications/)
- [ARM AMBA Specification](https://www.arm.com/architecture/system-architectures/amba)
- [IEEE 1364 Verilog Standard](https://ieeexplore.ieee.org/document/954909)

### Textbooks

- Harris, D. M., & Harris, S. L. (2021). *Digital Design and Computer Architecture: RISC-V Edition*
- Rabaey, J. M., Chandrakasan, A., & Nikolic, B. (2003). *Digital Integrated Circuits: A Design Perspective*
- Weste, N. H., & Harris, D. (2010). *CMOS VLSI Design: A Circuits and Systems Perspective*

### Online Learning

- [VSD - VLSI System Design](https://www.vlsisystemdesign.com/)
- [Redwood EDA - TL-Verilog](https://www.redwoodeda.com/tl-verilog)
- [Chipyard Framework](https://chipyard.readthedocs.io/)

---

- **Author**: Rahul Kumar  
- **Task**: Week 2 Part 1 - SoC Design Fundamentals (Theory)  
- **Date**: October 2025

---




