###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       415075   # Number of WRITE/WRITEP commands
num_reads_done                 =       806054   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       619751   # Number of read row buffer hits
num_read_cmds                  =       806054   # Number of READ/READP commands
num_writes_done                =       415096   # Number of read requests issued
num_write_row_hits             =       312325   # Number of write row buffer hits
num_act_cmds                   =       290423   # Number of ACT commands
num_pre_cmds                   =       290395   # Number of PRE commands
num_ondemand_pres              =       266028   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9571023   # Cyles of rank active rank.0
rank_active_cycles.1           =      9376871   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       428977   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       623129   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1151784   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15392   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3681   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3333   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4996   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6025   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         9788   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2063   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          593   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          730   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22771   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          104   # Write cmd latency (cycles)
write_latency[20-39]           =         1143   # Write cmd latency (cycles)
write_latency[40-59]           =         2038   # Write cmd latency (cycles)
write_latency[60-79]           =         4250   # Write cmd latency (cycles)
write_latency[80-99]           =         7775   # Write cmd latency (cycles)
write_latency[100-119]         =        11010   # Write cmd latency (cycles)
write_latency[120-139]         =        15315   # Write cmd latency (cycles)
write_latency[140-159]         =        19250   # Write cmd latency (cycles)
write_latency[160-179]         =        22472   # Write cmd latency (cycles)
write_latency[180-199]         =        24485   # Write cmd latency (cycles)
write_latency[200-]            =       307233   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       281441   # Read request latency (cycles)
read_latency[40-59]            =        98156   # Read request latency (cycles)
read_latency[60-79]            =       112769   # Read request latency (cycles)
read_latency[80-99]            =        43872   # Read request latency (cycles)
read_latency[100-119]          =        32577   # Read request latency (cycles)
read_latency[120-139]          =        27858   # Read request latency (cycles)
read_latency[140-159]          =        20295   # Read request latency (cycles)
read_latency[160-179]          =        16732   # Read request latency (cycles)
read_latency[180-199]          =        14263   # Read request latency (cycles)
read_latency[200-]             =       158090   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.07205e+09   # Write energy
read_energy                    =  3.25001e+09   # Read energy
act_energy                     =  7.94597e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.05909e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.99102e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97232e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85117e+09   # Active standby energy rank.1
average_read_latency           =      142.791   # Average read request latency (cycles)
average_interarrival           =      8.18894   # Average request interarrival latency (cycles)
total_energy                   =  1.91498e+10   # Total energy (pJ)
average_power                  =      1914.98   # Average power (mW)
average_bandwidth              =      10.4205   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       451626   # Number of WRITE/WRITEP commands
num_reads_done                 =       843378   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       646170   # Number of read row buffer hits
num_read_cmds                  =       843382   # Number of READ/READP commands
num_writes_done                =       451681   # Number of read requests issued
num_write_row_hits             =       342115   # Number of write row buffer hits
num_act_cmds                   =       308235   # Number of ACT commands
num_pre_cmds                   =       308208   # Number of PRE commands
num_ondemand_pres              =       283317   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9483155   # Cyles of rank active rank.0
rank_active_cycles.1           =      9424666   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       516845   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       575334   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1227737   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13652   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3590   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3338   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4930   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6089   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         9876   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1906   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          621   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          700   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22695   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           90   # Write cmd latency (cycles)
write_latency[20-39]           =         1126   # Write cmd latency (cycles)
write_latency[40-59]           =         1976   # Write cmd latency (cycles)
write_latency[60-79]           =         4300   # Write cmd latency (cycles)
write_latency[80-99]           =         8204   # Write cmd latency (cycles)
write_latency[100-119]         =        11842   # Write cmd latency (cycles)
write_latency[120-139]         =        16139   # Write cmd latency (cycles)
write_latency[140-159]         =        20461   # Write cmd latency (cycles)
write_latency[160-179]         =        23968   # Write cmd latency (cycles)
write_latency[180-199]         =        26682   # Write cmd latency (cycles)
write_latency[200-]            =       336838   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       273842   # Read request latency (cycles)
read_latency[40-59]            =       101275   # Read request latency (cycles)
read_latency[60-79]            =       120884   # Read request latency (cycles)
read_latency[80-99]            =        49406   # Read request latency (cycles)
read_latency[100-119]          =        36425   # Read request latency (cycles)
read_latency[120-139]          =        30752   # Read request latency (cycles)
read_latency[140-159]          =        21888   # Read request latency (cycles)
read_latency[160-179]          =        18237   # Read request latency (cycles)
read_latency[180-199]          =        15387   # Read request latency (cycles)
read_latency[200-]             =       175280   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.25452e+09   # Write energy
read_energy                    =  3.40052e+09   # Read energy
act_energy                     =  8.43331e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.48086e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.7616e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91749e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88099e+09   # Active standby energy rank.1
average_read_latency           =      151.265   # Average read request latency (cycles)
average_interarrival           =      7.72119   # Average request interarrival latency (cycles)
total_energy                   =  1.95257e+10   # Total energy (pJ)
average_power                  =      1952.57   # Average power (mW)
average_bandwidth              =      11.0512   # Average bandwidth
