[
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "ALLOC_LINEFILL",
    "Description": "The system allocated a complete line fill into the RAMs. This happens when the cache has to read the data for a line fill from potentially upstream or downstream.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.ALLOC_LINEFILL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.ALLOC_LINEFILL",
    "Display": "accumulate",
    "Units": "Alloc",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "ALLOC_WRITE",
    "Description": "The system allocated a complete line write into the RAMs. This happens when the cache receives a complete cache line write. It need not read from anywhere.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.ALLOC_WRITE",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.ALLOC_WRITE",
    "Display": "accumulate",
    "Units": "Alloc",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "CACHE_READ_HIT",
    "Description": "Read access cache hit. Note that this trace source causes a large slowdown in the simulation.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.CACHE_READ_HIT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.CACHE_READ_HIT",
    "Display": "accumulate",
    "Units": "Hit",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "CACHE_READ_MISS",
    "Description": "Read access cache miss.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.CACHE_READ_MISS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.CACHE_READ_MISS",
    "Display": "accumulate",
    "Units": "Miss",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "CACHE_WRITE_HIT",
    "Description": "Write access cache hit. Note that this trace source causes a large slowdown in the simulation.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.CACHE_WRITE_HIT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.CACHE_WRITE_HIT",
    "Display": "accumulate",
    "Units": "Hit",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "CACHE_WRITE_MISS",
    "Description": "Write access cache miss.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.CACHE_WRITE_MISS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.CACHE_WRITE_MISS",
    "Display": "accumulate",
    "Units": "Miss",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "ENTRY_BECOMES_INVALID",
    "Description": "An entry is now invalid. The cause could be any reason.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.ENTRY_BECOMES_INVALID",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.ENTRY_BECOMES_INVALID",
    "Display": "accumulate",
    "Units": "Entry",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "ENTRY_SET_DIRTY",
    "Description": "Entry change, clean/dirty.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.ENTRY_SET_DIRTY",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.ENTRY_SET_DIRTY",
    "Display": "accumulate",
    "Units": "Entry",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "EVICTION",
    "Description": "A line was evicted from the cache",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.EVICTION",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.EVICTION",
    "Display": "accumulate",
    "Units": "Eviction",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "IMPRECISE_ABORT",
    "Description": "An operation produced an imprecise abort. Usually this is a WriteBack/WriteClean operation receiving an error response.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.IMPRECISE_ABORT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.IMPRECISE_ABORT",
    "Display": "accumulate",
    "Units": "Abort",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache",
    "MTISrcName": "MAINTENANCE_INVALIDATE_ALL",
    "Description": "A cache maintenance invalidate-all operation occurred.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.MAINTENANCE_INVALIDATE_ALL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cluster0.shared_cache.MAINTENANCE_INVALIDATE_ALL",
    "Display": "accumulate",
    "Units": "Invalidation",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "BRANCH_MISPREDICT",
    "Description": "Simulating branch mispredict.",
    "Condition": "",
    "Title": "Branches",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.BRANCH_MISPREDICT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.BRANCH_MISPREDICT",
    "Display": "accumulate",
    "Units": "Branches",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "BRA_DIR",
    "Description": "Direct branches, to immediate address.",
    "Condition": "",
    "Title": "Branches",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.BRA_DIR",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.BRA_DIR",
    "Display": "accumulate",
    "Units": "Branches",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "BRA_INDIR",
    "Description": "Indirect branches, perhaps to a register.",
    "Condition": "",
    "Title": "Branches",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.BRA_INDIR",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.BRA_INDIR",
    "Display": "accumulate",
    "Units": "Branches",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "CACHE_MAINTENANCE_OP",
    "Description": "Cache Maintenance Operation",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CACHE_MAINTENANCE_OP",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CACHE_MAINTENANCE_OP",
    "Display": "accumulate",
    "Units": "Operation",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "CCFAIL",
    "Description": "Conditional instruction condition check fail.",
    "Condition": "",
    "Title": "Conditional_execution",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CCFAIL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CCFAIL",
    "Display": "accumulate",
    "Units": "Condition",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 100
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "CCFAIL_UNC",
    "Description": "Unconditional instruction condition check fail.",
    "Condition": "",
    "Title": "Conditional_execution",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CCFAIL_UNC",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CCFAIL_UNC",
    "Display": "accumulate",
    "Units": "Condition",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 100
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "CCPASS",
    "Description": "Conditional instruction condition check pass.",
    "Condition": "",
    "Title": "Conditional_execution",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CCPASS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CCPASS",
    "Display": "accumulate",
    "Units": "Condition",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 100
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "CCPASS_UNC",
    "Description": "Unconditional instruction condition check pass.",
    "Condition": "",
    "Title": "Conditional_execution",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CCPASS_UNC",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CCPASS_UNC",
    "Display": "accumulate",
    "Units": "Condition",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 100
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "CORE_LOADS",
    "Description": "Processor load accesses.",
    "Condition": "",
    "Title": "Load_Stores",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CORE_LOADS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CORE_LOADS",
    "Display": "accumulate",
    "Units": "Load",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "CORE_STORES",
    "Description": "Processor store accesses.",
    "Condition": "",
    "Title": "Load_Stores",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CORE_STORES",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.CORE_STORES",
    "Display": "accumulate",
    "Units": "Store",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0",
    "MTISrcName": "EXCEPTION",
    "Description": "Exception taken.",
    "Condition": "",
    "Title": "Exceptions",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.EXCEPTION",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.EXCEPTION",
    "Display": "accumulate",
    "Units": "Exception",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB",
    "MTISrcName": "MMU_TLB_CONFLICT",
    "Description": "TLB conflict.",
    "Condition": "",
    "Title": "TLB",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_CONFLICT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_CONFLICT",
    "Display": "accumulate",
    "Units": "Conflict",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB",
    "MTISrcName": "MMU_TLB_EVICT",
    "Description": "TLB evict.",
    "Condition": "",
    "Title": "TLB",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_EVICT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_EVICT",
    "Display": "accumulate",
    "Units": "Eviction",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB",
    "MTISrcName": "MMU_TLB_FILL",
    "Description": "TLB fill.",
    "Condition": "",
    "Title": "TLB",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_FILL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_FILL",
    "Display": "accumulate",
    "Units": "Fill",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB",
    "MTISrcName": "MMU_TLB_FLUSH",
    "Description": "TLB flush.",
    "Condition": "",
    "Title": "TLB",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_FLUSH",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_FLUSH",
    "Display": "accumulate",
    "Units": "Flush",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB",
    "MTISrcName": "MMU_TLB_HIT",
    "Description": "TLB accesses hit.",
    "Condition": "",
    "Title": "TLB",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_HIT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_HIT",
    "Display": "accumulate",
    "Units": "Hit",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB",
    "MTISrcName": "MMU_TLB_MISS",
    "Description": "TLB access miss.",
    "Condition": "",
    "Title": "TLB",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_MISS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.UTLB.MMU_TLB_MISS",
    "Display": "accumulate",
    "Units": "Miss",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "ALLOC_LINEFILL",
    "Description": "The system allocated a complete line fill into the RAMs. This happens when the cache has to read the data for a line fill from potentially upstream or downstream.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.ALLOC_LINEFILL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.ALLOC_LINEFILL",
    "Display": "accumulate",
    "Units": "Alloc",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "ALLOC_WRITE",
    "Description": "The system allocated a complete line write into the RAMs. This happens when the cache receives a complete cache line write. It need not read from anywhere.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.ALLOC_WRITE",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.ALLOC_WRITE",
    "Display": "accumulate",
    "Units": "Alloc",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "CACHE_READ_HIT",
    "Description": "Read access cache hit. Note that this trace source causes a large slowdown in the simulation.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.CACHE_READ_HIT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.CACHE_READ_HIT",
    "Display": "accumulate",
    "Units": "Hit",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "CACHE_READ_MISS",
    "Description": "Read access cache miss.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.CACHE_READ_MISS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.CACHE_READ_MISS",
    "Display": "accumulate",
    "Units": "Miss",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "CACHE_WRITE_HIT",
    "Description": "Write access cache hit. Note that this trace source causes a large slowdown in the simulation.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.CACHE_WRITE_HIT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.CACHE_WRITE_HIT",
    "Display": "accumulate",
    "Units": "Hit",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "CACHE_WRITE_MISS",
    "Description": "Write access cache miss.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.CACHE_WRITE_MISS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.CACHE_WRITE_MISS",
    "Display": "accumulate",
    "Units": "Miss",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "ENTRY_BECOMES_INVALID",
    "Description": "An entry is now invalid. The cause could be any reason.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.ENTRY_BECOMES_INVALID",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.ENTRY_BECOMES_INVALID",
    "Display": "accumulate",
    "Units": "Entry",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "ENTRY_SET_DIRTY",
    "Description": "Entry change, clean/dirty.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.ENTRY_SET_DIRTY",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.ENTRY_SET_DIRTY",
    "Display": "accumulate",
    "Units": "Entry",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "EVICTION",
    "Description": "A line was evicted from the cache",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.EVICTION",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.EVICTION",
    "Display": "accumulate",
    "Units": "Eviction",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "IMPRECISE_ABORT",
    "Description": "An operation produced an imprecise abort. Usually this is a WriteBack/WriteClean operation receiving an error response.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.IMPRECISE_ABORT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.IMPRECISE_ABORT",
    "Display": "accumulate",
    "Units": "Abort",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache",
    "MTISrcName": "MAINTENANCE_INVALIDATE_ALL",
    "Description": "A cache maintenance invalidate-all operation occurred.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.MAINTENANCE_INVALIDATE_ALL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1dcache.MAINTENANCE_INVALIDATE_ALL",
    "Display": "accumulate",
    "Units": "Invalidation",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "ALLOC_LINEFILL",
    "Description": "The system allocated a complete line fill into the RAMs. This happens when the cache has to read the data for a line fill from potentially upstream or downstream.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.ALLOC_LINEFILL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.ALLOC_LINEFILL",
    "Display": "accumulate",
    "Units": "Alloc",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "ALLOC_WRITE",
    "Description": "The system allocated a complete line write into the RAMs. This happens when the cache receives a complete cache line write. It need not read from anywhere.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.ALLOC_WRITE",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.ALLOC_WRITE",
    "Display": "accumulate",
    "Units": "Alloc",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "CACHE_READ_HIT",
    "Description": "Read access cache hit. Note that this trace source causes a large slowdown in the simulation.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.CACHE_READ_HIT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.CACHE_READ_HIT",
    "Display": "accumulate",
    "Units": "Hit",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "CACHE_READ_MISS",
    "Description": "Read access cache miss.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.CACHE_READ_MISS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.CACHE_READ_MISS",
    "Display": "accumulate",
    "Units": "Miss",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "CACHE_WRITE_HIT",
    "Description": "Write access cache hit. Note that this trace source causes a large slowdown in the simulation.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.CACHE_WRITE_HIT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.CACHE_WRITE_HIT",
    "Display": "accumulate",
    "Units": "Hit",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "CACHE_WRITE_MISS",
    "Description": "Write access cache miss.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.CACHE_WRITE_MISS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.CACHE_WRITE_MISS",
    "Display": "accumulate",
    "Units": "Miss",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "ENTRY_BECOMES_INVALID",
    "Description": "An entry is now invalid. The cause could be any reason.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.ENTRY_BECOMES_INVALID",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.ENTRY_BECOMES_INVALID",
    "Display": "accumulate",
    "Units": "Entry",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "ENTRY_SET_DIRTY",
    "Description": "Entry change, clean/dirty.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.ENTRY_SET_DIRTY",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.ENTRY_SET_DIRTY",
    "Display": "accumulate",
    "Units": "Entry",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "EVICTION",
    "Description": "A line was evicted from the cache",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.EVICTION",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.EVICTION",
    "Display": "accumulate",
    "Units": "Eviction",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "IMPRECISE_ABORT",
    "Description": "An operation produced an imprecise abort. Usually this is a WriteBack/WriteClean operation receiving an error response.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.IMPRECISE_ABORT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.IMPRECISE_ABORT",
    "Display": "accumulate",
    "Units": "Abort",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache",
    "MTISrcName": "MAINTENANCE_INVALIDATE_ALL",
    "Description": "A cache maintenance invalidate-all operation occurred.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.MAINTENANCE_INVALIDATE_ALL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l1icache.MAINTENANCE_INVALIDATE_ALL",
    "Display": "accumulate",
    "Units": "Invalidation",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "ALLOC_LINEFILL",
    "Description": "The system allocated a complete line fill into the RAMs. This happens when the cache has to read the data for a line fill from potentially upstream or downstream.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.ALLOC_LINEFILL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.ALLOC_LINEFILL",
    "Display": "accumulate",
    "Units": "Alloc",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "ALLOC_WRITE",
    "Description": "The system allocated a complete line write into the RAMs. This happens when the cache receives a complete cache line write. It need not read from anywhere.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.ALLOC_WRITE",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.ALLOC_WRITE",
    "Display": "accumulate",
    "Units": "Alloc",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "CACHE_READ_HIT",
    "Description": "Read access cache hit. Note that this trace source causes a large slowdown in the simulation.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.CACHE_READ_HIT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.CACHE_READ_HIT",
    "Display": "accumulate",
    "Units": "Hit",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "CACHE_READ_MISS",
    "Description": "Read access cache miss.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.CACHE_READ_MISS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.CACHE_READ_MISS",
    "Display": "accumulate",
    "Units": "Miss",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "CACHE_WRITE_HIT",
    "Description": "Write access cache hit. Note that this trace source causes a large slowdown in the simulation.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.CACHE_WRITE_HIT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.CACHE_WRITE_HIT",
    "Display": "accumulate",
    "Units": "Hit",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "CACHE_WRITE_MISS",
    "Description": "Write access cache miss.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.CACHE_WRITE_MISS",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.CACHE_WRITE_MISS",
    "Display": "accumulate",
    "Units": "Miss",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "ENTRY_BECOMES_INVALID",
    "Description": "An entry is now invalid. The cause could be any reason.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.ENTRY_BECOMES_INVALID",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.ENTRY_BECOMES_INVALID",
    "Display": "accumulate",
    "Units": "Entry",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "ENTRY_SET_DIRTY",
    "Description": "Entry change, clean/dirty.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.ENTRY_SET_DIRTY",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.ENTRY_SET_DIRTY",
    "Display": "accumulate",
    "Units": "Entry",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "EVICTION",
    "Description": "A line was evicted from the cache",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.EVICTION",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.EVICTION",
    "Display": "accumulate",
    "Units": "Eviction",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "IMPRECISE_ABORT",
    "Description": "An operation produced an imprecise abort. Usually this is a WriteBack/WriteClean operation receiving an error response.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.IMPRECISE_ABORT",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.IMPRECISE_ABORT",
    "Display": "accumulate",
    "Units": "Abort",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  },
  {
    "Component": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache",
    "MTISrcName": "MAINTENANCE_INVALIDATE_ALL",
    "Description": "A cache maintenance invalidate-all operation occurred.",
    "Condition": "",
    "Title": "Cache",
    "CounterName": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.MAINTENANCE_INVALIDATE_ALL",
    "Type": "FVP_Base_Cortex_A55x1.cluster0.cpu0.l2cache.MAINTENANCE_INVALIDATE_ALL",
    "Display": "accumulate",
    "Units": "Invalidation",
    "AverageSelection": false,
    "PerCpu": false,
    "MessageInterval": 1000
  }
]