# RISC_V-pipelined-processor
A Verilog implementation of a 5 staged pipelined RISC_V processor with 1 memory and hazard detection.  
