<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_data.wsid_fifo</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_93630'>
<a name="inst_tag_93630"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93630" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_data.wsid_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93630_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93630_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1761_0.html#inst_tag_93630_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod536.html#inst_tag_30270" >us_wr_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93631'>
<a name="inst_tag_93631"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93631" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp.rsid_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93631_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93631_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1761_0.html#inst_tag_93631_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.15</td>
<td class="s9 cl rt"> 97.27</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1874.html#inst_tag_109756" >us_wr_resp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93632'>
<a name="inst_tag_93632"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93632" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data.rsid_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93632_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93632_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1761_0.html#inst_tag_93632_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.98</td>
<td class="s9 cl rt"> 97.27</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 67.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td><a href="mod1874.html#inst_tag_109757" >us_rd_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93633'>
<a name="inst_tag_93633"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93633" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.73</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93633_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93633_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1761_0.html#inst_tag_93633_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93633_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 74.10</td>
<td class="s9 cl rt"> 98.06</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 67.08</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt"></td>
<td><a href="mod1052.html#inst_tag_67583" >ds_wdata_bresp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93634'>
<a name="inst_tag_93634"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93634" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.73</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93634_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93634_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1761_0.html#inst_tag_93634_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93634_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.53</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1052.html#inst_tag_67584" >ds_wdata_bresp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93635'>
<a name="inst_tag_93635"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93635" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_sel_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93635_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93635_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1761_0.html#inst_tag_93635_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93635_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.13</td>
<td class="s5 cl rt"> 55.71</td>
<td class="s4 cl rt"> 43.30</td>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.40</td>
<td class="wht cl rt"></td>
<td><a href="mod610.html#inst_tag_31256" >u_axi_busdec</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93636'>
<a name="inst_tag_93636"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93636" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_sel_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93636_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93636_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1761_0.html#inst_tag_93636_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93636_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.13</td>
<td class="s5 cl rt"> 55.71</td>
<td class="s4 cl rt"> 43.30</td>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.40</td>
<td class="wht cl rt"></td>
<td><a href="mod610.html#inst_tag_31256" >u_axi_busdec</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93637'>
<a name="inst_tag_93637"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93637" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.b_sel_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93637_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93637_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1761_0.html#inst_tag_93637_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93637_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.13</td>
<td class="s5 cl rt"> 55.71</td>
<td class="s4 cl rt"> 43.30</td>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.40</td>
<td class="wht cl rt"></td>
<td><a href="mod610.html#inst_tag_31256" >u_axi_busdec</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93638'>
<a name="inst_tag_93638"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93638" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_sel_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93638_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93638_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1761_0.html#inst_tag_93638_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93638_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.13</td>
<td class="s5 cl rt"> 55.71</td>
<td class="s4 cl rt"> 43.30</td>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.40</td>
<td class="wht cl rt"></td>
<td><a href="mod610.html#inst_tag_31256" >u_axi_busdec</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93639'>
<a name="inst_tag_93639"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93639" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.r_sel_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93639_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93639_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1761_0.html#inst_tag_93639_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93639_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.13</td>
<td class="s5 cl rt"> 55.71</td>
<td class="s4 cl rt"> 43.30</td>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.40</td>
<td class="wht cl rt"></td>
<td><a href="mod610.html#inst_tag_31256" >u_axi_busdec</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93640'>
<a name="inst_tag_93640"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93640" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.59</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93640_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93640_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1761_0.html#inst_tag_93640_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93640_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.59</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s2 cl rt"> 23.68</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.13</td>
<td class="s5 cl rt"> 55.71</td>
<td class="s4 cl rt"> 43.30</td>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.40</td>
<td class="wht cl rt"></td>
<td><a href="mod610.html#inst_tag_31256" >u_axi_busdec</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93641'>
<a name="inst_tag_93641"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93641" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.17</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93641_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93641_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93641_Toggle" > 62.01</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93641_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 62.01</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.13</td>
<td class="s5 cl rt"> 55.71</td>
<td class="s4 cl rt"> 43.30</td>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.40</td>
<td class="wht cl rt"></td>
<td><a href="mod610.html#inst_tag_31256" >u_axi_busdec</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93642'>
<a name="inst_tag_93642"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_93642" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.83</td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93642_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1761_0.html#inst_tag_93642_Cond" > 66.67</a></td>
<td class="s1 cl rt"><a href="mod1761_0.html#inst_tag_93642_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1761_0.html#inst_tag_93642_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.13</td>
<td class="s5 cl rt"> 55.71</td>
<td class="s4 cl rt"> 43.30</td>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.40</td>
<td class="wht cl rt"></td>
<td><a href="mod610.html#inst_tag_31256" >u_axi_busdec</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod1761.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_93630"  onclick="showContent('inst_tag_93630')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_data.wsid_fifo</a><br>
<a href="#inst_tag_93631"  onclick="showContent('inst_tag_93631')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp.rsid_fifo</a><br>
<a href="#inst_tag_93632"  onclick="showContent('inst_tag_93632')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data.rsid_fifo</a><br>
<a href="#inst_tag_93633"  onclick="showContent('inst_tag_93633')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a><br>
<a href="#inst_tag_93634"  onclick="showContent('inst_tag_93634')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a><br>
<a href="#inst_tag_93635"  onclick="showContent('inst_tag_93635')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_sel_fifo</a><br>
<a href="#inst_tag_93636"  onclick="showContent('inst_tag_93636')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_sel_fifo</a><br>
<a href="#inst_tag_93637"  onclick="showContent('inst_tag_93637')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.b_sel_fifo</a><br>
<a href="#inst_tag_93638"  onclick="showContent('inst_tag_93638')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_sel_fifo</a><br>
<a href="#inst_tag_93639"  onclick="showContent('inst_tag_93639')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.r_sel_fifo</a><br>
<a href="#inst_tag_93640"  onclick="showContent('inst_tag_93640')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_data_fifo</a><br>
<a href="#inst_tag_93641"  onclick="showContent('inst_tag_93641')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_data_fifo</a><br>
<a href="#inst_tag_93642"  onclick="showContent('inst_tag_93642')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_data_fifo</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_93630'>
<a name="inst_tag_93630_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93630" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_data.wsid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93630_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93630" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_data.wsid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93630_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93630" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_data.wsid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">18</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">18</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93630_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93630" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_data.wsid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93631'>
<a name="inst_tag_93631_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93631" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp.rsid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93631_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93631" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp.rsid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93631_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93631" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp.rsid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">18</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">18</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93631_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93631" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp.rsid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93632'>
<a name="inst_tag_93632_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93632" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data.rsid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93632_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93632" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data.rsid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93632_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93632" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data.rsid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">18</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">18</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93632_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93632" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data.rsid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93633'>
<a name="inst_tag_93633_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93633" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93633_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93633" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93633_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93633" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93633_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93633" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93634'>
<a name="inst_tag_93634_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93634" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93634_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93634" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93634_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93634" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93634_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93634" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp.outstanding_fifo.wmid_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93635'>
<a name="inst_tag_93635_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93635" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93635_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93635" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION ((next_wr_ptr[0] == next_rd_ptr[0]) &amp;&amp; (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             -----------------1----------------    -----------------------------------------2----------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93635_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93635" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93635_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93635" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93636'>
<a name="inst_tag_93636_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93636" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93636_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93636" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION ((next_wr_ptr[0] == next_rd_ptr[0]) &amp;&amp; (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             -----------------1----------------    -----------------------------------------2----------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93636_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93636" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93636_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93636" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93637'>
<a name="inst_tag_93637_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93637" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.b_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93637_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93637" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.b_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93637_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93637" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.b_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93637_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93637" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.b_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93638'>
<a name="inst_tag_93638_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93638" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93638_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93638" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION ((next_wr_ptr[0] == next_rd_ptr[0]) &amp;&amp; (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             -----------------1----------------    -----------------------------------------2----------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93638_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93638" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93638_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93638" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93639'>
<a name="inst_tag_93639_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93639" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.r_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93639_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93639" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.r_sel_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93639_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93639" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.r_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93639_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93639" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.r_sel_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93640'>
<a name="inst_tag_93640_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93640" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93640_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93640" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION ((next_wr_ptr[0] == next_rd_ptr[0]) &amp;&amp; (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             -----------------1----------------    -----------------------------------------2----------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93640_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93640" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">228</td>
<td class="rt">54</td>
<td class="rt">23.68 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">114</td>
<td class="rt">31</td>
<td class="rt">27.19 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">114</td>
<td class="rt">23</td>
<td class="rt">20.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">228</td>
<td class="rt">54</td>
<td class="rt">23.68 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">114</td>
<td class="rt">31</td>
<td class="rt">27.19 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">114</td>
<td class="rt">23</td>
<td class="rt">20.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[32:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[34:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[41:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[46:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[49:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[52:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[32:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[34:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[41:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[52:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93640_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93640" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.aw_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93641'>
<a name="inst_tag_93641_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93641" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93641_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93641" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION ((next_wr_ptr[0] == next_rd_ptr[0]) &amp;&amp; (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             -----------------1----------------    -----------------------------------------2----------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93641_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93641" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">308</td>
<td class="rt">191</td>
<td class="rt">62.01 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">154</td>
<td class="rt">96</td>
<td class="rt">62.34 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">154</td>
<td class="rt">95</td>
<td class="rt">61.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">308</td>
<td class="rt">191</td>
<td class="rt">62.01 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">154</td>
<td class="rt">96</td>
<td class="rt">62.34 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">154</td>
<td class="rt">95</td>
<td class="rt">61.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[45:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[72:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[45:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[72:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93641_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93641" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93642'>
<a name="inst_tag_93642_Line"></a>
<b>Line Coverage for Instance : <a href="mod1761_0.html#inst_tag_93642" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
50                      always @(posedge clk) begin
51         1/1          	if (wr)
52         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
53                      end
54                      
55                      assign next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
56                      
57                      always @(negedge reset_n or posedge clk) begin
58         1/1          	if (!reset_n)
59         1/1          		wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
60                      	else
61         1/1          		wr_ptr &lt;= next_wr_ptr;
62                      end
63                      
64                      wire  next_full = (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
65                                        (next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
66                      always @(negedge reset_n or posedge clk) begin
67         1/1          	if (!reset_n)
68         1/1          		full &lt;= 1'b0;
69                      	else
70         1/1          		full &lt;= next_full;
71                      end
72                      
73                      
74                      generate
75                      if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
76                      	assign almost_full = 1'b0;
77                      end
78                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH &gt; 2)) begin : gen_almost_full_1
79                      	reg					almost_full_r;
80                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
81                      	assign almost_full_next_wr_ptr = wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
82                      
83                      	always @(negedge reset_n or posedge clk) begin
84                      		if (!reset_n)
85                      			almost_full_r &lt;= 1'b0;
86                      		else
87                      			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                      			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
89                      	end
90                      	assign almost_full = almost_full_r;
91                      end
92                      else if ((ALMOST_FULL_THRESHOLD == 1) &amp;&amp; (POINTER_INDEX_WIDTH == 2)) begin : gen_almost_full_2
93                      	reg					almost_full_r;
94                      	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
95                      	assign almost_full_next_wr_ptr = wr_ptr + {wr, ~wr};
96                      
97                      	always @(negedge reset_n or posedge clk) begin
98                      		if (!reset_n)
99                      			almost_full_r &lt;= 1'b0;
100                     		else
101                     			almost_full_r &lt;= (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
102                     			                 (almost_full_next_wr_ptr[POINTER_INDEX_WIDTH-1]   != next_rd_ptr[POINTER_INDEX_WIDTH-1]  );
103                     	end
104                     	assign almost_full = almost_full_r;
105                     end
106                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
107                     	reg					almost_full_r;
108                     	reg					next_almost_full;
109                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_wr_ptr;
110                     	assign almost_full_next_wr_ptr  = wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
111                     
112                     	always @* begin
113                     		case({next_rd_ptr[IDX_MSB], next_wr_ptr[IDX_MSB], almost_full_next_wr_ptr[IDX_MSB]})
114                     		3'b000,
115                     		3'b111: next_almost_full = 1'b0;
116                     
117                     		3'b010,
118                     		3'b101: next_almost_full = 1'b1;
119                     
120                     		3'b001,
121                     		3'b011,
122                     		3'b110,
123                     		3'b100: next_almost_full = (almost_full_next_wr_ptr[IDX_MSB-1:0] &gt;= next_rd_ptr[IDX_MSB-1:0]);
124                     		default: next_almost_full = 1'bx;
125                     		endcase
126                     	end
127                     
128                     	always @(posedge clk or negedge reset_n) begin
129                     		if (!reset_n)
130                     			almost_full_r &lt;= 1'b0;
131                     		else
132                     			almost_full_r &lt;= (!next_full) &amp; next_almost_full;
133                     	end
134                     	assign almost_full = almost_full_r;
135                     end
136                     endgenerate
137                     
138                     assign next_rd_ptr = rd_ptr + {{(POINTER_INDEX_WIDTH-1) {1'b0}}, rd };
139                     always @(negedge reset_n or posedge clk) begin
140        1/1          	if (!reset_n)
141        1/1          		rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
142                     	else
143        1/1          		rd_ptr &lt;= next_rd_ptr;
144                     end
145                     
146                     wire next_empty = (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
147                     always @(negedge reset_n or posedge clk) begin
148        1/1          	if (!reset_n)
149        1/1          		empty &lt;= 1'b1;
150                     	else
151        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_93642_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1761_0.html#inst_tag_93642" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION ((next_wr_ptr[0] == next_rd_ptr[0]) &amp;&amp; (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             -----------------1----------------    -----------------------------------------2----------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93642_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1761_0.html#inst_tag_93642" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">228</td>
<td class="rt">38</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">114</td>
<td class="rt">23</td>
<td class="rt">20.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">114</td>
<td class="rt">15</td>
<td class="rt">13.16 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">228</td>
<td class="rt">38</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">114</td>
<td class="rt">23</td>
<td class="rt">20.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">114</td>
<td class="rt">15</td>
<td class="rt">13.16 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[27:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[32:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[34:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[41:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[46:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[49:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[52:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[27:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[32:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[34:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[41:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[52:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93642_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1761_0.html#inst_tag_93642" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_busdec.ar_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51         	if (wr)
           	<font color = "green">-1-</font>  
52         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58         	if (!reset_n)
           	<font color = "green">-1-</font>  
59         		wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">		==></font>
60         	else
61         		wr_ptr <= next_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	if (!reset_n)
           	<font color = "green">-1-</font>  
68         		full <= 1'b0;
           <font color = "green">		==></font>
69         	else
70         		full <= next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (!reset_n)
           	<font color = "green">-1-</font>  
141        		rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">		==></font>
142        	else
143        		rd_ptr <= next_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        	if (!reset_n)
           	<font color = "green">-1-</font>  
149        		empty <= 1'b1;
           <font color = "green">		==></font>
150        	else
151        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_93630">
    <li>
      <a href="#inst_tag_93630_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93630_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93630_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93630_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93631">
    <li>
      <a href="#inst_tag_93631_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93631_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93631_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93631_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93632">
    <li>
      <a href="#inst_tag_93632_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93632_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93632_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93632_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93633">
    <li>
      <a href="#inst_tag_93633_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93633_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93633_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93633_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93634">
    <li>
      <a href="#inst_tag_93634_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93634_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93634_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93634_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93635">
    <li>
      <a href="#inst_tag_93635_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93635_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93635_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93635_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93636">
    <li>
      <a href="#inst_tag_93636_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93636_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93636_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93636_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93637">
    <li>
      <a href="#inst_tag_93637_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93637_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93637_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93637_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93638">
    <li>
      <a href="#inst_tag_93638_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93638_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93638_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93638_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93639">
    <li>
      <a href="#inst_tag_93639_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93639_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93639_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93639_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93640">
    <li>
      <a href="#inst_tag_93640_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93640_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93640_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93640_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93641">
    <li>
      <a href="#inst_tag_93641_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93641_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93641_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93641_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93642">
    <li>
      <a href="#inst_tag_93642_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93642_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93642_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93642_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
