============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Tue Feb 11 10:44:44 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 29 trigger nets, 61 data nets.
KIT-1004 : Chipwatcher code = 1011010001111000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=223)
SYN-1011 : Flatten model register(CTRL_REG_LEN=223)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1139/513 useful/useless nets, 967/342 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 1009 better
SYN-1014 : Optimize round 2
SYN-1032 : 804/336 useful/useless nets, 632/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 839/0 useful/useless nets, 670/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 832/0 useful/useless nets, 663/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 975/0 useful/useless nets, 806/0 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-2501 : Optimize round 1, 36 better
SYN-2501 : Optimize round 2
SYN-1032 : 946/0 useful/useless nets, 777/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 1163/6 useful/useless nets, 994/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 130 (3.82), #lev = 5 (2.61)
SYN-3001 : Mapper mapped 269 instances into 130 LUTs, name keeping = 48%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1018/0 useful/useless nets, 849/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 405 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 106 adder to BLE ...
SYN-4008 : Packed 106 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 130 LUT to BLE ...
SYN-4008 : Packed 130 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (347 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1157 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 417/607 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.217143s wall, 1.076407s user + 0.187201s system = 1.263608s CPU (103.8%)

RUN-1004 : used memory is 152 MB, reserved memory is 114 MB, peak memory is 174 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.898608s wall, 1.653611s user + 0.249602s system = 1.903212s CPU (100.2%)

RUN-1004 : used memory is 154 MB, reserved memory is 116 MB, peak memory is 174 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (158 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 333 slices, 17 macros(102 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2931, tnet num: 813, tinst num: 352, tnode num: 4045, tedge num: 4892.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 494 clock pins, and constraint 1106 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.100931s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (92.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 113606
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 92288.9, overlap = 18
PHY-3002 : Step(2): len = 80189.1, overlap = 18.5
PHY-3002 : Step(3): len = 72590.6, overlap = 18
PHY-3002 : Step(4): len = 66651, overlap = 18.25
PHY-3002 : Step(5): len = 61585.3, overlap = 18.75
PHY-3002 : Step(6): len = 57225.1, overlap = 18
PHY-3002 : Step(7): len = 53405.7, overlap = 18
PHY-3002 : Step(8): len = 49988.9, overlap = 18
PHY-3002 : Step(9): len = 46534.8, overlap = 18
PHY-3002 : Step(10): len = 43252.6, overlap = 18.5
PHY-3002 : Step(11): len = 40012, overlap = 20.25
PHY-3002 : Step(12): len = 36917.3, overlap = 20.75
PHY-3002 : Step(13): len = 34237.2, overlap = 22
PHY-3002 : Step(14): len = 31800.6, overlap = 22.25
PHY-3002 : Step(15): len = 29497.4, overlap = 23.5
PHY-3002 : Step(16): len = 27360.4, overlap = 24.25
PHY-3002 : Step(17): len = 25223.9, overlap = 26.25
PHY-3002 : Step(18): len = 23754.7, overlap = 28.75
PHY-3002 : Step(19): len = 21994.7, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.295e-06
PHY-3002 : Step(20): len = 22098, overlap = 30
PHY-3002 : Step(21): len = 22355, overlap = 26
PHY-3002 : Step(22): len = 22326.1, overlap = 21.5
PHY-3002 : Step(23): len = 22243.8, overlap = 25.75
PHY-3002 : Step(24): len = 21930.9, overlap = 26
PHY-3002 : Step(25): len = 21550.3, overlap = 26.75
PHY-3002 : Step(26): len = 20848.7, overlap = 25.75
PHY-3002 : Step(27): len = 20252.3, overlap = 25.25
PHY-3002 : Step(28): len = 20337.4, overlap = 25.5
PHY-3002 : Step(29): len = 20323.7, overlap = 26.75
PHY-3002 : Step(30): len = 20515.5, overlap = 27.5
PHY-3002 : Step(31): len = 20164.5, overlap = 27.25
PHY-3002 : Step(32): len = 19887.5, overlap = 27
PHY-3002 : Step(33): len = 19864.2, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.859e-05
PHY-3002 : Step(34): len = 20414.1, overlap = 21.75
PHY-3002 : Step(35): len = 20550.8, overlap = 21.75
PHY-3002 : Step(36): len = 20641.8, overlap = 20.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.10099e-05
PHY-3002 : Step(37): len = 20667.1, overlap = 20.25
PHY-3002 : Step(38): len = 20821.9, overlap = 24.75
PHY-3002 : Step(39): len = 20950, overlap = 19.75
PHY-3002 : Step(40): len = 20974.4, overlap = 18.75
PHY-3002 : Step(41): len = 21370.1, overlap = 14.5
PHY-3002 : Step(42): len = 21461.3, overlap = 13.25
PHY-3002 : Step(43): len = 21734.5, overlap = 13.25
PHY-3002 : Step(44): len = 21850.6, overlap = 14
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.20198e-05
PHY-3002 : Step(45): len = 21997.9, overlap = 14
PHY-3002 : Step(46): len = 22148.3, overlap = 14.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.97609e-05
PHY-3002 : Step(47): len = 22400.8, overlap = 13.75
PHY-3002 : Step(48): len = 22584.6, overlap = 13.5
PHY-3002 : Step(49): len = 22646, overlap = 13.5
PHY-3002 : Step(50): len = 22677.9, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36942e-06
PHY-3002 : Step(51): len = 21949.4, overlap = 16
PHY-3002 : Step(52): len = 21526.9, overlap = 19.25
PHY-3002 : Step(53): len = 21029.3, overlap = 20
PHY-3002 : Step(54): len = 20869.1, overlap = 19.25
PHY-3002 : Step(55): len = 20664.6, overlap = 20.5
PHY-3002 : Step(56): len = 20494.8, overlap = 21.75
PHY-3002 : Step(57): len = 20131.5, overlap = 24
PHY-3002 : Step(58): len = 19910.9, overlap = 24.5
PHY-3002 : Step(59): len = 19642.9, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.73885e-06
PHY-3002 : Step(60): len = 19487.2, overlap = 26.25
PHY-3002 : Step(61): len = 19508.8, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.4777e-06
PHY-3002 : Step(62): len = 19541.4, overlap = 26.25
PHY-3002 : Step(63): len = 19666.3, overlap = 25.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.23397e-06
PHY-3002 : Step(64): len = 19587, overlap = 46.25
PHY-3002 : Step(65): len = 19685.9, overlap = 45
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84679e-05
PHY-3002 : Step(66): len = 19917.1, overlap = 43.5
PHY-3002 : Step(67): len = 20219.1, overlap = 40.75
PHY-3002 : Step(68): len = 20414.8, overlap = 40.5
PHY-3002 : Step(69): len = 20665, overlap = 38.75
PHY-3002 : Step(70): len = 20871.7, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.69359e-05
PHY-3002 : Step(71): len = 20876.9, overlap = 38.5
PHY-3002 : Step(72): len = 21215.9, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.38718e-05
PHY-3002 : Step(73): len = 21506.2, overlap = 36.75
PHY-3002 : Step(74): len = 22708.6, overlap = 34.25
PHY-3002 : Step(75): len = 22779, overlap = 33.5
PHY-3002 : Step(76): len = 22795.4, overlap = 33.5
PHY-3002 : Step(77): len = 22838.9, overlap = 33.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000147744
PHY-3002 : Step(78): len = 23074.8, overlap = 33
PHY-3002 : Step(79): len = 23699.2, overlap = 32
PHY-3002 : Step(80): len = 24139.5, overlap = 30.5
PHY-3002 : Step(81): len = 24047.7, overlap = 31.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000295487
PHY-3002 : Step(82): len = 24486.1, overlap = 29.5
PHY-3002 : Step(83): len = 25094.9, overlap = 29.25
PHY-3002 : Step(84): len = 25233.2, overlap = 30.25
PHY-3002 : Step(85): len = 25230.8, overlap = 28.75
PHY-3002 : Step(86): len = 25289.9, overlap = 28.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000583109
PHY-3002 : Step(87): len = 25727.2, overlap = 30
PHY-3002 : Step(88): len = 26045.4, overlap = 29.25
PHY-3002 : Step(89): len = 26250.8, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049412s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (157.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000310532
PHY-3002 : Step(90): len = 26944.1, overlap = 4.75
PHY-3002 : Step(91): len = 26405.1, overlap = 11.25
PHY-3002 : Step(92): len = 26028.2, overlap = 16
PHY-3002 : Step(93): len = 25740.9, overlap = 18.5
PHY-3002 : Step(94): len = 25587.1, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000598461
PHY-3002 : Step(95): len = 25818.7, overlap = 19.75
PHY-3002 : Step(96): len = 26037.2, overlap = 20.75
PHY-3002 : Step(97): len = 26102.3, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119692
PHY-3002 : Step(98): len = 26220.6, overlap = 19.75
PHY-3002 : Step(99): len = 26351.1, overlap = 20.25
PHY-3002 : Step(100): len = 26445.3, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27018.7, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 14, deltaY = 9.
PHY-3001 : Final: Len = 27213.7, Over = 0
RUN-1003 : finish command "place" in  2.288285s wall, 3.790824s user + 1.045207s system = 4.836031s CPU (211.3%)

RUN-1004 : used memory is 168 MB, reserved memory is 129 MB, peak memory is 174 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 227 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 173
PHY-1001 : Pin misalignment score is improved from 173 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 172
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44448, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 44728, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 44936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017042s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.5%)

PHY-1001 : End global routing;  0.045908s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (135.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.036117s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (129.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 68328, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End Routed; 1.247291s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (115.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 68176, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.017802s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 68352, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.016032s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 68360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 68360
PHY-1001 : End DR Iter 3; 0.009041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.834246s wall, 3.978026s user + 0.124801s system = 4.102826s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.016130s wall, 4.196427s user + 0.124801s system = 4.321228s CPU (107.6%)

RUN-1004 : used memory is 219 MB, reserved memory is 179 MB, peak memory is 269 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  345   out of   4480    7.70%
#reg                  452   out of   4480   10.09%
#le                   660
  #lut only           208   out of    660   31.52%
  #reg only           315   out of    660   47.73%
  #lut&reg            137   out of    660   20.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 6640
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 16962 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc" in  3.217553s wall, 10.514467s user + 0.046800s system = 10.561268s CPU (328.2%)

RUN-1004 : used memory is 222 MB, reserved memory is 183 MB, peak memory is 276 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.318956s wall, 1.216808s user + 0.140401s system = 1.357209s CPU (102.9%)

RUN-1004 : used memory is 347 MB, reserved memory is 308 MB, peak memory is 351 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.258646s wall, 2.792418s user + 0.249602s system = 3.042019s CPU (8.4%)

RUN-1004 : used memory is 349 MB, reserved memory is 309 MB, peak memory is 353 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.633658s wall, 0.343202s user + 0.015600s system = 0.358802s CPU (4.2%)

RUN-1004 : used memory is 278 MB, reserved memory is 238 MB, peak memory is 353 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.598510s wall, 4.789231s user + 0.561604s system = 5.350834s CPU (11.2%)

RUN-1004 : used memory is 243 MB, reserved memory is 203 MB, peak memory is 353 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 29 trigger nets, 61 data nets.
KIT-1004 : Chipwatcher code = 1011010001111000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=223)
SYN-1011 : Flatten model register(CTRL_REG_LEN=223)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1139/513 useful/useless nets, 967/342 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 1009 better
SYN-1014 : Optimize round 2
SYN-1032 : 804/336 useful/useless nets, 632/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 839/0 useful/useless nets, 670/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 832/0 useful/useless nets, 663/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 975/0 useful/useless nets, 806/0 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-2501 : Optimize round 1, 36 better
SYN-2501 : Optimize round 2
SYN-1032 : 946/0 useful/useless nets, 777/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 1163/6 useful/useless nets, 994/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 130 (3.82), #lev = 5 (2.61)
SYN-3001 : Mapper mapped 269 instances into 130 LUTs, name keeping = 48%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1018/0 useful/useless nets, 849/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 405 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 106 adder to BLE ...
SYN-4008 : Packed 106 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 130 LUT to BLE ...
SYN-4008 : Packed 130 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (347 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1157 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 417/607 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.179480s wall, 1.092007s user + 0.124801s system = 1.216808s CPU (103.2%)

RUN-1004 : used memory is 230 MB, reserved memory is 192 MB, peak memory is 353 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.732654s wall, 1.638011s user + 0.156001s system = 1.794012s CPU (103.5%)

RUN-1004 : used memory is 230 MB, reserved memory is 192 MB, peak memory is 353 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (158 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 333 slices, 17 macros(102 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2931, tnet num: 813, tinst num: 352, tnode num: 4045, tedge num: 4892.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 494 clock pins, and constraint 1106 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.094779s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (131.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 113606
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(101): len = 92288.9, overlap = 18
PHY-3002 : Step(102): len = 80189.1, overlap = 18.5
PHY-3002 : Step(103): len = 72590.6, overlap = 18
PHY-3002 : Step(104): len = 66651, overlap = 18.25
PHY-3002 : Step(105): len = 61585.3, overlap = 18.75
PHY-3002 : Step(106): len = 57225.1, overlap = 18
PHY-3002 : Step(107): len = 53405.7, overlap = 18
PHY-3002 : Step(108): len = 49988.9, overlap = 18
PHY-3002 : Step(109): len = 46534.8, overlap = 18
PHY-3002 : Step(110): len = 43252.6, overlap = 18.5
PHY-3002 : Step(111): len = 40012, overlap = 20.25
PHY-3002 : Step(112): len = 36917.3, overlap = 20.75
PHY-3002 : Step(113): len = 34237.2, overlap = 22
PHY-3002 : Step(114): len = 31800.6, overlap = 22.25
PHY-3002 : Step(115): len = 29497.4, overlap = 23.5
PHY-3002 : Step(116): len = 27360.4, overlap = 24.25
PHY-3002 : Step(117): len = 25223.9, overlap = 26.25
PHY-3002 : Step(118): len = 23754.7, overlap = 28.75
PHY-3002 : Step(119): len = 21994.7, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.295e-06
PHY-3002 : Step(120): len = 22098, overlap = 30
PHY-3002 : Step(121): len = 22355, overlap = 26
PHY-3002 : Step(122): len = 22326.1, overlap = 21.5
PHY-3002 : Step(123): len = 22243.8, overlap = 25.75
PHY-3002 : Step(124): len = 21930.9, overlap = 26
PHY-3002 : Step(125): len = 21550.3, overlap = 26.75
PHY-3002 : Step(126): len = 20848.7, overlap = 25.75
PHY-3002 : Step(127): len = 20252.3, overlap = 25.25
PHY-3002 : Step(128): len = 20337.4, overlap = 25.5
PHY-3002 : Step(129): len = 20323.7, overlap = 26.75
PHY-3002 : Step(130): len = 20515.5, overlap = 27.5
PHY-3002 : Step(131): len = 20164.5, overlap = 27.25
PHY-3002 : Step(132): len = 19887.5, overlap = 27
PHY-3002 : Step(133): len = 19864.2, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.859e-05
PHY-3002 : Step(134): len = 20414.1, overlap = 21.75
PHY-3002 : Step(135): len = 20550.8, overlap = 21.75
PHY-3002 : Step(136): len = 20641.8, overlap = 20.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.10099e-05
PHY-3002 : Step(137): len = 20667.1, overlap = 20.25
PHY-3002 : Step(138): len = 20821.9, overlap = 24.75
PHY-3002 : Step(139): len = 20950, overlap = 19.75
PHY-3002 : Step(140): len = 20974.4, overlap = 18.75
PHY-3002 : Step(141): len = 21370.1, overlap = 14.5
PHY-3002 : Step(142): len = 21461.3, overlap = 13.25
PHY-3002 : Step(143): len = 21734.5, overlap = 13.25
PHY-3002 : Step(144): len = 21850.6, overlap = 14
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.20198e-05
PHY-3002 : Step(145): len = 21997.9, overlap = 14
PHY-3002 : Step(146): len = 22148.3, overlap = 14.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.97609e-05
PHY-3002 : Step(147): len = 22400.8, overlap = 13.75
PHY-3002 : Step(148): len = 22584.6, overlap = 13.5
PHY-3002 : Step(149): len = 22646, overlap = 13.5
PHY-3002 : Step(150): len = 22677.9, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004289s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36942e-06
PHY-3002 : Step(151): len = 21949.4, overlap = 16
PHY-3002 : Step(152): len = 21526.9, overlap = 19.25
PHY-3002 : Step(153): len = 21029.3, overlap = 20
PHY-3002 : Step(154): len = 20869.1, overlap = 19.25
PHY-3002 : Step(155): len = 20664.6, overlap = 20.5
PHY-3002 : Step(156): len = 20494.8, overlap = 21.75
PHY-3002 : Step(157): len = 20131.5, overlap = 24
PHY-3002 : Step(158): len = 19910.9, overlap = 24.5
PHY-3002 : Step(159): len = 19642.9, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.73885e-06
PHY-3002 : Step(160): len = 19487.2, overlap = 26.25
PHY-3002 : Step(161): len = 19508.8, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.4777e-06
PHY-3002 : Step(162): len = 19541.4, overlap = 26.25
PHY-3002 : Step(163): len = 19666.3, overlap = 25.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.23397e-06
PHY-3002 : Step(164): len = 19587, overlap = 46.25
PHY-3002 : Step(165): len = 19685.9, overlap = 45
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84679e-05
PHY-3002 : Step(166): len = 19917.1, overlap = 43.5
PHY-3002 : Step(167): len = 20219.1, overlap = 40.75
PHY-3002 : Step(168): len = 20414.8, overlap = 40.5
PHY-3002 : Step(169): len = 20665, overlap = 38.75
PHY-3002 : Step(170): len = 20871.7, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.69359e-05
PHY-3002 : Step(171): len = 20876.9, overlap = 38.5
PHY-3002 : Step(172): len = 21215.9, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.38718e-05
PHY-3002 : Step(173): len = 21506.2, overlap = 36.75
PHY-3002 : Step(174): len = 22708.6, overlap = 34.25
PHY-3002 : Step(175): len = 22779, overlap = 33.5
PHY-3002 : Step(176): len = 22795.4, overlap = 33.5
PHY-3002 : Step(177): len = 22838.9, overlap = 33.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000147744
PHY-3002 : Step(178): len = 23074.8, overlap = 33
PHY-3002 : Step(179): len = 23699.2, overlap = 32
PHY-3002 : Step(180): len = 24139.5, overlap = 30.5
PHY-3002 : Step(181): len = 24047.7, overlap = 31.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000295487
PHY-3002 : Step(182): len = 24486.1, overlap = 29.5
PHY-3002 : Step(183): len = 25094.9, overlap = 29.25
PHY-3002 : Step(184): len = 25233.2, overlap = 30.25
PHY-3002 : Step(185): len = 25230.8, overlap = 28.75
PHY-3002 : Step(186): len = 25289.9, overlap = 28.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000583109
PHY-3002 : Step(187): len = 25727.2, overlap = 30
PHY-3002 : Step(188): len = 26045.4, overlap = 29.25
PHY-3002 : Step(189): len = 26250.8, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052654s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (148.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000310532
PHY-3002 : Step(190): len = 26944.1, overlap = 4.75
PHY-3002 : Step(191): len = 26405.1, overlap = 11.25
PHY-3002 : Step(192): len = 26028.2, overlap = 16
PHY-3002 : Step(193): len = 25740.9, overlap = 18.5
PHY-3002 : Step(194): len = 25587.1, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000598461
PHY-3002 : Step(195): len = 25818.7, overlap = 19.75
PHY-3002 : Step(196): len = 26037.2, overlap = 20.75
PHY-3002 : Step(197): len = 26102.3, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119692
PHY-3002 : Step(198): len = 26220.6, overlap = 19.75
PHY-3002 : Step(199): len = 26351.1, overlap = 20.25
PHY-3002 : Step(200): len = 26445.3, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27018.7, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 14, deltaY = 9.
PHY-3001 : Final: Len = 27213.7, Over = 0
RUN-1003 : finish command "place" in  2.394962s wall, 4.820431s user + 0.842405s system = 5.662836s CPU (236.4%)

RUN-1004 : used memory is 240 MB, reserved memory is 201 MB, peak memory is 353 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 227 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 173
PHY-1001 : Pin misalignment score is improved from 173 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 172
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44448, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 44728, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 44936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016291s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.8%)

PHY-1001 : End global routing;  0.045798s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (102.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037929s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (164.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 68328, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End Routed; 1.357218s wall, 1.606810s user + 0.062400s system = 1.669211s CPU (123.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 68176, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.016589s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (94.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 68352, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.014894s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 68360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 68360
PHY-1001 : End DR Iter 3; 0.008933s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (349.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.144826s wall, 2.480416s user + 0.171601s system = 2.652017s CPU (123.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.330801s wall, 2.667617s user + 0.171601s system = 2.839218s CPU (121.8%)

RUN-1004 : used memory is 259 MB, reserved memory is 219 MB, peak memory is 353 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  345   out of   4480    7.70%
#reg                  452   out of   4480   10.09%
#le                   660
  #lut only           208   out of    660   31.52%
  #reg only           315   out of    660   47.73%
  #lut&reg            137   out of    660   20.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 6640
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 16962 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc" in  3.118760s wall, 9.968464s user + 0.187201s system = 10.155665s CPU (325.6%)

RUN-1004 : used memory is 260 MB, reserved memory is 219 MB, peak memory is 353 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.288537s wall, 1.138807s user + 0.140401s system = 1.279208s CPU (99.3%)

RUN-1004 : used memory is 359 MB, reserved memory is 319 MB, peak memory is 363 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.511884s wall, 3.073220s user + 0.249602s system = 3.322821s CPU (9.1%)

RUN-1004 : used memory is 361 MB, reserved memory is 321 MB, peak memory is 364 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.650344s wall, 0.390002s user + 0.062400s system = 0.452403s CPU (5.2%)

RUN-1004 : used memory is 291 MB, reserved memory is 251 MB, peak memory is 364 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.833075s wall, 5.085633s user + 0.655204s system = 5.740837s CPU (12.0%)

RUN-1004 : used memory is 256 MB, reserved memory is 216 MB, peak memory is 364 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 11000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x61_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x61_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x61_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x61_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 11000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
Oops! 'Signal Segmentation Violation' raised. The backtrace:
[bt] (4)RtlDecodePointer
[bt] (5)RtlUnwindEx
[bt] (6)KiUserExceptionDispatcher
[bt] (10)QMetaObject::activate
[bt] (13)QMetaObject::activate
[bt] (14)QAbstractButton::clicked
[bt] (15)QAbstractButton::click
[bt] (16)QAbstractButton::click
[bt] (17)QAbstractButton::mouseReleaseEvent
[bt] (18)QWidget::event
[bt] (19)QApplicationPrivate::notify_helper
[bt] (20)QApplication::notify
[bt] (21)QCoreApplication::notifyInternal2
[bt] (22)QApplicationPrivate::sendMouseEvent
[bt] (23)QSizePolicy::QSizePolicy
[bt] (24)QSizePolicy::QSizePolicy
[bt] (25)QApplicationPrivate::notify_helper
[bt] (26)QApplication::notify
[bt] (27)QCoreApplication::notifyInternal2
[bt] (28)QGuiApplicationPrivate::processMouseEvent
[bt] (29)QWindowSystemInterface::sendWindowSystemEvents
[bt] (30)QEventDispatcherWin32::processEvents
[bt] (31)TranslateMessageEx
[bt] (32)TranslateMessage
[bt] (33)QEventDispatcherWin32::processEvents
[bt] (34)qt_plugin_query_metadata
[bt] (35)QEventLoop::exec
[bt] (36)QCoreApplication::exec
[bt] (40)BaseThreadInitThunk
[bt] (41)RtlUserThreadStart

