 
****************************************
Report : qor
Design : gps_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 12:34:35 2018
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          1.41
  Critical Path Slack:           0.59
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:             124902
  Buf/Inv Cell Count:           13984
  Buf Cell Count:                   3
  Inv Cell Count:               13981
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    115203
  Sequential Cell Count:         9699
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   229318.204534
  Noncombinational Area: 73324.439445
  Buf/Inv Area:          15105.240600
  Total Buffer Area:             5.04
  Total Inverter Area:       15100.20
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            302642.643979
  Design Area:          302642.643979


  Design Rules
  -----------------------------------
  Total Number of Nets:        124911
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: aduae260-lap

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                  9.20
  Mapping Optimization:              131.00
  -----------------------------------------
  Overall Compile Time:              364.76
  Overall Compile Wall Clock Time:   129.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
