{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543341611080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543341611081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 23:30:10 2018 " "Processing started: Tue Nov 27 23:30:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543341611081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341611081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341611081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543341611271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543341611271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-behave " "Found design unit 1: DataMemory-behave" {  } { { "DataMemory.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623800 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataMemory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZeroHazardRR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ZeroHazardRR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroHazardRR-behave " "Found design unit 1: ZeroHazardRR-behave" {  } { { "ZeroHazardRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/ZeroHazardRR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623801 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroHazardRR " "Found entity 1: ZeroHazardRR" {  } { { "ZeroHazardRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/ZeroHazardRR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WriteBack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WriteBack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBack-behave " "Found design unit 1: WriteBack-behave" {  } { { "WriteBack.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/WriteBack.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623802 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "WriteBack.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/WriteBack.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UpdatePC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UpdatePC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpdatePC-behave " "Found design unit 1: UpdatePC-behave" {  } { { "UpdatePC.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/UpdatePC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623802 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpdatePC " "Found entity 1: UpdatePC" {  } { { "UpdatePC.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/UpdatePC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threeBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threeBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-description " "Found design unit 1: threeBitRegister-description" {  } { { "threeBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/threeBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623803 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "threeBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/threeBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteenBitRegister-description " "Found design unit 1: sixteenBitRegister-description" {  } { { "sixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/sixteenBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623803 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitRegister " "Found entity 1: sixteenBitRegister" {  } { { "sixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/sixteenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtended9spl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtended9spl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended9spl-description " "Found design unit 1: SignExtended9spl-description" {  } { { "SignExtended9spl.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9spl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623804 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended9spl " "Found entity 1: SignExtended9spl" {  } { { "SignExtended9spl.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9spl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtended9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtended9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended9-description " "Found design unit 1: SignExtended9-description" {  } { { "SignExtended9.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623804 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended9 " "Found entity 1: SignExtended9" {  } { { "SignExtended9.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtended6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtended6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended6-description " "Found design unit 1: SignExtended6-description" {  } { { "SignExtended6.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623805 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended6 " "Found entity 1: SignExtended6" {  } { { "SignExtended6.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalsCheckWB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignalsCheckWB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalsCheckWB-behave " "Found design unit 1: SignalsCheckWB-behave" {  } { { "SignalsCheckWB.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckWB.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623805 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalsCheckWB " "Found entity 1: SignalsCheckWB" {  } { { "SignalsCheckWB.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckWB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalsCheckRR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignalsCheckRR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalsCheckRR-behave " "Found design unit 1: SignalsCheckRR-behave" {  } { { "SignalsCheckRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckRR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623806 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalsCheckRR " "Found entity 1: SignalsCheckRR" {  } { { "SignalsCheckRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckRR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalsCheckMA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignalsCheckMA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalsCheckMA-behave " "Found design unit 1: SignalsCheckMA-behave" {  } { { "SignalsCheckMA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckMA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623806 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalsCheckMA " "Found entity 1: SignalsCheckMA" {  } { { "SignalsCheckMA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckMA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalsCheckEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignalsCheckEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalsCheckEX-behave " "Found design unit 1: SignalsCheckEX-behave" {  } { { "SignalsCheckEX.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckEX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623807 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalsCheckEX " "Found entity 1: SignalsCheckEX" {  } { { "SignalsCheckEX.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFileAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerFileAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFileAccess-description " "Found design unit 1: registerFileAccess-description" {  } { { "registerFileAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/registerFileAccess.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623807 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFileAccess " "Found entity 1: registerFileAccess" {  } { { "registerFileAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/registerFileAccess.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitRegister-description " "Found design unit 1: oneBitRegister-description" {  } { { "oneBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623808 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitRegister " "Found entity 1: oneBitRegister" {  } { { "oneBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneBitModifiedRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneBitModifiedRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitModifiedRegister-description " "Found design unit 1: oneBitModifiedRegister-description" {  } { { "oneBitModifiedRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitModifiedRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623808 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitModifiedRegister " "Found entity 1: oneBitModifiedRegister" {  } { { "oneBitModifiedRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitModifiedRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoryAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAccess-behave " "Found design unit 1: MemoryAccess-behave" {  } { { "MemoryAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623809 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAccess " "Found entity 1: MemoryAccess" {  } { { "MemoryAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipelined_IITB_RISC-behave " "Found design unit 1: Pipelined_IITB_RISC-behave" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623811 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipelined_IITB_RISC " "Found entity 1: Pipelined_IITB_RISC" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionFetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionFetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionFetch-behave " "Found design unit 1: InstructionFetch-behave" {  } { { "InstructionFetch.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionFetch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623811 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionFetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionDecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionDecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecode-behave " "Found design unit 1: InstructionDecode-behave" {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623812 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecode " "Found entity 1: InstructionDecode" {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getcarry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file getcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GetCarry-behave " "Found design unit 1: GetCarry-behave" {  } { { "getcarry.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/getcarry.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623812 ""} { "Info" "ISGN_ENTITY_NAME" "1 GetCarry " "Found entity 1: GetCarry" {  } { { "getcarry.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/getcarry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataSelector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataSelector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataSelector-behave " "Found design unit 1: DataSelector-behave" {  } { { "DataSelector.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataSelector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623813 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataSelector " "Found entity 1: DataSelector" {  } { { "DataSelector.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataSelector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataHazardRR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataHazardRR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataHazardRR-behave " "Found design unit 1: DataHazardRR-behave" {  } { { "DataHazardRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardRR.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623813 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataHazardRR " "Found entity 1: DataHazardRR" {  } { { "DataHazardRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardRR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataHazardEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataHazardEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataHazardEX-behave " "Found design unit 1: DataHazardEX-behave" {  } { { "DataHazardEX.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardEX.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623814 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataHazardEX " "Found entity 1: DataHazardEX" {  } { { "DataHazardEX.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionalSixteenBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conditionalSixteenBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conditionalsixteenBitRegister-description " "Found design unit 1: conditionalsixteenBitRegister-description" {  } { { "conditionalSixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/conditionalSixteenBitRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623814 ""} { "Info" "ISGN_ENTITY_NAME" "1 conditionalsixteenBitRegister " "Found entity 1: conditionalsixteenBitRegister" {  } { { "conditionalSixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/conditionalSixteenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CodeMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CodeMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CodeMemory-behave " "Found design unit 1: CodeMemory-behave" {  } { { "CodeMemory.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/CodeMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623815 ""} { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory " "Found entity 1: CodeMemory" {  } { { "CodeMemory.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/CodeMemory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CheckStall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CheckStall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CheckStall-behave " "Found design unit 1: CheckStall-behave" {  } { { "CheckStall.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/CheckStall.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623815 ""} { "Info" "ISGN_ENTITY_NAME" "1 CheckStall " "Found entity 1: CheckStall" {  } { { "CheckStall.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/CheckStall.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623816 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341623816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipelined_IITB_RISC " "Elaborating entity \"Pipelined_IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543341623881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_Read_Z main.vhd(281) " "Verilog HDL or VHDL warning at main.vhd(281): object \"ID_Read_Z\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_Read_C main.vhd(282) " "Verilog HDL or VHDL warning at main.vhd(282): object \"ID_Read_C\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_C_Write main.vhd(284) " "Verilog HDL or VHDL warning at main.vhd(284): object \"ID_C_Write\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_Z_Available main.vhd(285) " "Verilog HDL or VHDL warning at main.vhd(285): object \"ID_Z_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_PC_Available main.vhd(287) " "Verilog HDL or VHDL warning at main.vhd(287): object \"ID_PC_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RR_Reg_Write_Available main.vhd(300) " "Verilog HDL or VHDL warning at main.vhd(300): object \"RR_Reg_Write_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RR_Read_Z main.vhd(303) " "VHDL Signal Declaration warning at main.vhd(303): used implicit default value for signal \"RR_Read_Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 303 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RR_Read_C main.vhd(304) " "VHDL Signal Declaration warning at main.vhd(304): used implicit default value for signal \"RR_Read_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RR_Z_Available main.vhd(307) " "Verilog HDL or VHDL warning at main.vhd(307): object \"RR_Z_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_C_Write main.vhd(346) " "VHDL Signal Declaration warning at main.vhd(346): used implicit default value for signal \"EX_C_Write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 346 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_C main.vhd(356) " "VHDL Signal Declaration warning at main.vhd(356): used implicit default value for signal \"EX_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 356 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_Mem_Write main.vhd(374) " "VHDL Signal Declaration warning at main.vhd(374): used implicit default value for signal \"MA_Mem_Write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 374 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_C_Write main.vhd(379) " "VHDL Signal Declaration warning at main.vhd(379): used implicit default value for signal \"MA_C_Write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 379 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_Stall_Bit main.vhd(384) " "VHDL Signal Declaration warning at main.vhd(384): used implicit default value for signal \"MA_Stall_Bit\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 384 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_Data_ALU main.vhd(394) " "VHDL Signal Declaration warning at main.vhd(394): used implicit default value for signal \"MA_Data_ALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 394 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WB_C_Write main.vhd(407) " "VHDL Signal Declaration warning at main.vhd(407): used implicit default value for signal \"WB_C_Write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 407 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_PC_Available main.vhd(410) " "Verilog HDL or VHDL warning at main.vhd(410): object \"WB_PC_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 main.vhd(430) " "Verilog HDL or VHDL warning at main.vhd(430): object \"R7\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623887 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7_enable main.vhd(430) " "Verilog HDL or VHDL warning at main.vhd(430): object \"R7_enable\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341623888 "|Pipelined_IITB_RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionFetch InstructionFetch:IFStage " "Elaborating entity \"InstructionFetch\" for hierarchy \"InstructionFetch:IFStage\"" {  } { { "main.vhd" "IFStage" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeMemory InstructionFetch:IFStage\|CodeMemory:CodeMem " "Elaborating entity \"CodeMemory\" for hierarchy \"InstructionFetch:IFStage\|CodeMemory:CodeMem\"" {  } { { "InstructionFetch.vhd" "CodeMem" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionFetch.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBitRegister sixteenBitRegister:ChangePC " "Elaborating entity \"sixteenBitRegister\" for hierarchy \"sixteenBitRegister:ChangePC\"" {  } { { "main.vhd" "ChangePC" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecode InstructionDecode:IDStage " "Elaborating entity \"InstructionDecode\" for hierarchy \"InstructionDecode:IDStage\"" {  } { { "main.vhd" "IDStage" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623893 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_read_1 InstructionDecode.vhd(8) " "VHDL Signal Declaration warning at InstructionDecode.vhd(8): used implicit default value for signal \"reg_read_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623894 "|Pipelined_IITB_RISC|InstructionDecode:IDStage"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_read_2 InstructionDecode.vhd(9) " "VHDL Signal Declaration warning at InstructionDecode.vhd(9): used implicit default value for signal \"reg_read_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623894 "|Pipelined_IITB_RISC|InstructionDecode:IDStage"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_c InstructionDecode.vhd(10) " "VHDL Signal Declaration warning at InstructionDecode.vhd(10): used implicit default value for signal \"read_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623894 "|Pipelined_IITB_RISC|InstructionDecode:IDStage"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_z InstructionDecode.vhd(11) " "VHDL Signal Declaration warning at InstructionDecode.vhd(11): used implicit default value for signal \"read_z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341623894 "|Pipelined_IITB_RISC|InstructionDecode:IDStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitRegister oneBitRegister:Interface2_0 " "Elaborating entity \"oneBitRegister\" for hierarchy \"oneBitRegister:Interface2_0\"" {  } { { "main.vhd" "Interface2_0" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitRegister threeBitRegister:Interface2_1 " "Elaborating entity \"threeBitRegister\" for hierarchy \"threeBitRegister:Interface2_1\"" {  } { { "main.vhd" "Interface2_1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalsCheckRR SignalsCheckRR:SigCheckRR " "Elaborating entity \"SignalsCheckRR\" for hierarchy \"SignalsCheckRR:SigCheckRR\"" {  } { { "main.vhd" "SigCheckRR" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFileAccess registerFileAccess:RF1 " "Elaborating entity \"registerFileAccess\" for hierarchy \"registerFileAccess:RF1\"" {  } { { "main.vhd" "RF1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended6 SignExtended6:SE6 " "Elaborating entity \"SignExtended6\" for hierarchy \"SignExtended6:SE6\"" {  } { { "main.vhd" "SE6" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended9 SignExtended9:SE9 " "Elaborating entity \"SignExtended9\" for hierarchy \"SignExtended9:SE9\"" {  } { { "main.vhd" "SE9" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended9spl SignExtended9spl:SE9_spl " "Elaborating entity \"SignExtended9spl\" for hierarchy \"SignExtended9spl:SE9_spl\"" {  } { { "main.vhd" "SE9_spl" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataHazardRR DataHazardRR:DataHazard1 " "Elaborating entity \"DataHazardRR\" for hierarchy \"DataHazardRR:DataHazard1\"" {  } { { "main.vhd" "DataHazard1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroHazardRR ZeroHazardRR:ZeroHazard1 " "Elaborating entity \"ZeroHazardRR\" for hierarchy \"ZeroHazardRR:ZeroHazard1\"" {  } { { "main.vhd" "ZeroHazard1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetCarry GetCarry:GetC " "Elaborating entity \"GetCarry\" for hierarchy \"GetCarry:GetC\"" {  } { { "main.vhd" "GetC" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataSelector DataSelector:DataMux " "Elaborating entity \"DataSelector\" for hierarchy \"DataSelector:DataMux\"" {  } { { "main.vhd" "DataMux" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditionalsixteenBitRegister conditionalsixteenBitRegister:Interface3_7 " "Elaborating entity \"conditionalsixteenBitRegister\" for hierarchy \"conditionalsixteenBitRegister:Interface3_7\"" {  } { { "main.vhd" "Interface3_7" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUBlock " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUBlock\"" {  } { { "main.vhd" "ALUBlock" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataHazardEX DataHazardEX:DataHazard3 " "Elaborating entity \"DataHazardEX\" for hierarchy \"DataHazardEX:DataHazard3\"" {  } { { "main.vhd" "DataHazard3" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalsCheckEX SignalsCheckEX:SigCheckEX " "Elaborating entity \"SignalsCheckEX\" for hierarchy \"SignalsCheckEX:SigCheckEX\"" {  } { { "main.vhd" "SigCheckEX" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalsCheckMA SignalsCheckMA:SigCheckMA " "Elaborating entity \"SignalsCheckMA\" for hierarchy \"SignalsCheckMA:SigCheckMA\"" {  } { { "main.vhd" "SigCheckMA" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryAccess MemoryAccess:MemAccess " "Elaborating entity \"MemoryAccess\" for hierarchy \"MemoryAccess:MemAccess\"" {  } { { "main.vhd" "MemAccess" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "non_alu_out MemoryAccess.vhd(42) " "VHDL Process Statement warning at MemoryAccess.vhd(42): signal \"non_alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543341623927 "|Pipelined_IITB_RISC|MemoryAccess:MemAccess"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_d_op MemoryAccess.vhd(45) " "VHDL Process Statement warning at MemoryAccess.vhd(45): signal \"mem_d_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543341623927 "|Pipelined_IITB_RISC|MemoryAccess:MemAccess"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc MemoryAccess.vhd(56) " "VHDL Process Statement warning at MemoryAccess.vhd(56): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543341623928 "|Pipelined_IITB_RISC|MemoryAccess:MemAccess"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc MemoryAccess.vhd(59) " "VHDL Process Statement warning at MemoryAccess.vhd(59): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543341623928 "|Pipelined_IITB_RISC|MemoryAccess:MemAccess"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory MemoryAccess:MemAccess\|DataMemory:mem1 " "Elaborating entity \"DataMemory\" for hierarchy \"MemoryAccess:MemAccess\|DataMemory:mem1\"" {  } { { "MemoryAccess.vhd" "mem1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623929 ""}
{ "Warning" "WSGN_SEARCH_FILE" "GetMAZero.vhd 2 1 " "Using design file GetMAZero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GetMAZero-description " "Found design unit 1: GetMAZero-description" {  } { { "GetMAZero.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/GetMAZero.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623945 ""} { "Info" "ISGN_ENTITY_NAME" "1 GetMAZero " "Found entity 1: GetMAZero" {  } { { "GetMAZero.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/GetMAZero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341623945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543341623945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetMAZero GetMAZero:GetMA_Z " "Elaborating entity \"GetMAZero\" for hierarchy \"GetMAZero:GetMA_Z\"" {  } { { "main.vhd" "GetMA_Z" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623946 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_mod GetMAZero.vhd(21) " "VHDL Process Statement warning at GetMAZero.vhd(21): signal \"z_mod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GetMAZero.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/GetMAZero.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543341623946 "|Pipelined_IITB_RISC|GetMAZero:GetMA_Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalsCheckWB SignalsCheckWB:SigCheckWB " "Elaborating entity \"SignalsCheckWB\" for hierarchy \"SignalsCheckWB:SigCheckWB\"" {  } { { "main.vhd" "SigCheckWB" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack WriteBack:RegWriteEnable " "Elaborating entity \"WriteBack\" for hierarchy \"WriteBack:RegWriteEnable\"" {  } { { "main.vhd" "RegWriteEnable" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpdatePC UpdatePC:PCUpdate " "Elaborating entity \"UpdatePC\" for hierarchy \"UpdatePC:PCUpdate\"" {  } { { "main.vhd" "PCUpdate" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckStall CheckStall:StallCondition " "Elaborating entity \"CheckStall\" for hierarchy \"CheckStall:StallCondition\"" {  } { { "main.vhd" "StallCondition" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitModifiedRegister oneBitModifiedRegister:Val_EX " "Elaborating entity \"oneBitModifiedRegister\" for hierarchy \"oneBitModifiedRegister:Val_EX\"" {  } { { "main.vhd" "Val_EX" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341623955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543341625493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341625493 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543341626402 "|Pipelined_IITB_RISC|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543341626402 "|Pipelined_IITB_RISC|clear"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543341626402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543341626412 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543341626412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543341626412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "960 " "Peak virtual memory: 960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543341626439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 23:30:26 2018 " "Processing ended: Tue Nov 27 23:30:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543341626439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543341626439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543341626439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341626439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543341629561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543341629561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 23:30:27 2018 " "Processing started: Tue Nov 27 23:30:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543341629561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543341629561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543341629562 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1543341631027 ""}
{ "Info" "0" "" "Project  = Pipelined_IITB_RISC" {  } {  } 0 0 "Project  = Pipelined_IITB_RISC" 0 0 "Fitter" 0 0 1543341631039 ""}
{ "Info" "0" "" "Revision = Pipelined_IITB_RISC" {  } {  } 0 0 "Revision = Pipelined_IITB_RISC" 0 0 "Fitter" 0 0 1543341631040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543341631156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543341631156 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pipelined_IITB_RISC EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Pipelined_IITB_RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543341631181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543341631294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543341631295 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543341631873 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543341631913 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543341632900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543341632900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543341632900 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543341632900 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/geek-at-work/Desktop/EE-309-Project-2-Final/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543341632970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/geek-at-work/Desktop/EE-309-Project-2-Final/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543341632970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/geek-at-work/Desktop/EE-309-Project-2-Final/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543341632970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/geek-at-work/Desktop/EE-309-Project-2-Final/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543341632970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/geek-at-work/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/geek-at-work/Desktop/EE-309-Project-2-Final/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543341632970 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543341632970 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543341632999 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543341633751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pipelined_IITB_RISC.sdc " "Synopsys Design Constraints File file not found: 'Pipelined_IITB_RISC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543341634445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543341634448 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1543341634451 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1543341634462 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543341634466 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1543341634467 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543341634469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543341634521 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543341634523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543341634525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543341634530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543341634531 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543341634532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543341634533 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543341634534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543341634535 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543341634536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543341634536 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543341634561 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543341634561 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543341634561 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543341634565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543341634565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543341634565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543341634565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543341634565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543341634565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543341634565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543341634565 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543341634565 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543341634565 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543341634592 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543341634713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543341636273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543341636500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543341636528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543341636678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543341636678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543341637066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/geek-at-work/Desktop/EE-309-Project-2-Final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543341638113 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543341638113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543341638153 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1543341638153 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543341638153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543341638154 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543341638304 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543341638309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543341638556 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543341638556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543341638934 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543341639315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/geek-at-work/Desktop/EE-309-Project-2-Final/output_files/Pipelined_IITB_RISC.fit.smsg " "Generated suppressed messages file /home/geek-at-work/Desktop/EE-309-Project-2-Final/output_files/Pipelined_IITB_RISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543341639746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1251 " "Peak virtual memory: 1251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543341639967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 23:30:39 2018 " "Processing ended: Tue Nov 27 23:30:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543341639967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543341639967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543341639967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543341639967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543341643428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543341643429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 23:30:43 2018 " "Processing started: Tue Nov 27 23:30:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543341643429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543341643429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543341643429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543341643712 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543341644493 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543341644533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543341644909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 23:30:44 2018 " "Processing ended: Tue Nov 27 23:30:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543341644909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543341644909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543341644909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543341644909 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543341645107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543341646339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543341646339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 23:30:45 2018 " "Processing started: Tue Nov 27 23:30:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543341646339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pipelined_IITB_RISC -c Pipelined_IITB_RISC " "Command: quartus_sta Pipelined_IITB_RISC -c Pipelined_IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646340 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1543341646399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646610 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pipelined_IITB_RISC.sdc " "Synopsys Design Constraints File file not found: 'Pipelined_IITB_RISC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646873 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646873 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646873 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646883 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646883 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543341646884 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646889 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543341646890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646930 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543341646935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341646983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647585 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647585 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647585 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647591 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543341647594 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647672 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647672 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647672 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341647676 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341648105 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341648105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "820 " "Peak virtual memory: 820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543341648136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 23:30:48 2018 " "Processing ended: Tue Nov 27 23:30:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543341648136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543341648136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543341648136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341648136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543341649739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543341649740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 23:30:49 2018 " "Processing started: Tue Nov 27 23:30:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543341649740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543341649740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543341649740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1543341650064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_IITB_RISC_6_1200mv_85c_slow.vho /home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/ simulation " "Generated file Pipelined_IITB_RISC_6_1200mv_85c_slow.vho in folder \"/home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543341650338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_IITB_RISC_6_1200mv_0c_slow.vho /home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/ simulation " "Generated file Pipelined_IITB_RISC_6_1200mv_0c_slow.vho in folder \"/home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543341650350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_IITB_RISC_min_1200mv_0c_fast.vho /home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/ simulation " "Generated file Pipelined_IITB_RISC_min_1200mv_0c_fast.vho in folder \"/home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543341650362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_IITB_RISC.vho /home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/ simulation " "Generated file Pipelined_IITB_RISC.vho in folder \"/home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543341650374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_IITB_RISC_6_1200mv_85c_vhd_slow.sdo /home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/ simulation " "Generated file Pipelined_IITB_RISC_6_1200mv_85c_vhd_slow.sdo in folder \"/home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543341650393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_IITB_RISC_6_1200mv_0c_vhd_slow.sdo /home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/ simulation " "Generated file Pipelined_IITB_RISC_6_1200mv_0c_vhd_slow.sdo in folder \"/home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543341650409 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_IITB_RISC_min_1200mv_0c_vhd_fast.sdo /home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/ simulation " "Generated file Pipelined_IITB_RISC_min_1200mv_0c_vhd_fast.sdo in folder \"/home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543341650422 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_IITB_RISC_vhd.sdo /home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/ simulation " "Generated file Pipelined_IITB_RISC_vhd.sdo in folder \"/home/geek-at-work/Desktop/EE-309-Project-2-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543341650435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1045 " "Peak virtual memory: 1045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543341650453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 23:30:50 2018 " "Processing ended: Tue Nov 27 23:30:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543341650453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543341650453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543341650453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543341650453 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543341650602 ""}
