Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Dec 18 10:40:10 2023
| Host         : joey-lab-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.411        0.000                      0                 2388        0.149        0.000                      0                 2388        4.500        0.000                       0                  1253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.411        0.000                      0                 2388        0.149        0.000                      0                 2388        4.500        0.000                       0                  1253  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX/alu_zero_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 3.322ns (34.898%)  route 6.197ns (65.102%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.612     5.133    IF/imem/CLK
    RAMB36_X0Y9          RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.587 r  IF/imem/mem_reg/DOBDO[2]
                         net (fo=9, routed)           1.215     8.801    IF/imem/instr[2]
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.925 r  IF/imem/imm_o_i_7/O
                         net (fo=3, routed)           0.306     9.231    IF/imem/imm_o_i_7_n_0
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124     9.355 r  IF/imem/imm_o_i_3/O
                         net (fo=15, routed)          0.934    10.289    IF/imem/mem_reg_34
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    10.413 r  IF/imem/alu_out_o[31]_i_3/O
                         net (fo=73, routed)          1.606    12.020    IF/imem/FSM_onehot_curr_state_reg[2]_2
    SLICE_X3Y52          LUT6 (Prop_lut6_I2_O)        0.124    12.144 f  IF/imem/alu_out_o[3]_i_2/O
                         net (fo=1, routed)           0.455    12.598    IF/imem/alu_out_o[3]_i_2_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  IF/imem/alu_out_o[3]_i_1/O
                         net (fo=2, routed)           1.098    13.821    IF/imem/FSM_onehot_curr_state_reg[2][3]
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124    13.945 f  IF/imem/alu_zero_o_i_7/O
                         net (fo=1, routed)           0.583    14.528    IF/imem/alu_zero_o_i_7_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  IF/imem/alu_zero_o_i_1/O
                         net (fo=1, routed)           0.000    14.652    EX/alu_zero_0
    SLICE_X9Y48          FDRE                                         r  EX/alu_zero_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.451    14.792    EX/CLK
    SLICE_X9Y48          FDRE                                         r  EX/alu_zero_o_reg/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.032    15.063    EX/alu_zero_o_reg
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.652    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 EX/alu_out_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[10][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 1.932ns (20.622%)  route 7.436ns (79.378%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.554     5.075    EX/CLK
    SLICE_X11Y61         FDRE                                         r  EX/alu_out_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  EX/alu_out_o_reg[27]/Q
                         net (fo=3, routed)           0.788     6.319    EX/alu_out_o_reg[31]_0[27]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.443 r  EX/led_q[15]_i_15/O
                         net (fo=1, routed)           0.641     7.084    EX/led_q[15]_i_15_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  EX/led_q[15]_i_14/O
                         net (fo=1, routed)           0.154     7.362    EX/led_q[15]_i_14_n_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  EX/led_q[15]_i_10/O
                         net (fo=3, routed)           0.464     7.951    EX/led_q[15]_i_10_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  EX/regs[1][2]_i_6/O
                         net (fo=4, routed)           0.651     8.726    EX/MEM/N_addr_valid
    SLICE_X15Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  EX/regs[1][2]_i_5/O
                         net (fo=6, routed)           0.694     9.544    EX/regs[1][2]_i_5_n_0
    SLICE_X14Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  EX/regs[1][15]_i_5/O
                         net (fo=14, routed)          0.693    10.361    EX/regs[1][15]_i_5_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.485 r  EX/regs[1][7]_i_2/O
                         net (fo=3, routed)           0.728    11.214    EX/mem_reg[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  EX/regs[1][7]_i_4/O
                         net (fo=3, routed)           0.680    12.018    ctrl/regs_reg[31][8]
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.153    12.171 r  ctrl/regs[1][14]_i_3/O
                         net (fo=7, routed)           0.788    12.959    WB/regs_reg[31][8]_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.331    13.290 r  WB/regs[1][10]_i_1/O
                         net (fo=31, routed)          1.153    14.443    ID/rf/regs_reg[31][31]_0[10]
    SLICE_X13Y52         FDRE                                         r  ID/rf/regs_reg[10][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.441    14.782    ID/rf/CLK
    SLICE_X13Y52         FDRE                                         r  ID/rf/regs_reg[10][10]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y52         FDRE (Setup_fdre_C_D)       -0.067    14.938    ID/rf/regs_reg[10][10]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 EX/alu_out_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[10][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 1.932ns (20.631%)  route 7.433ns (79.369%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.554     5.075    EX/CLK
    SLICE_X11Y61         FDRE                                         r  EX/alu_out_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  EX/alu_out_o_reg[27]/Q
                         net (fo=3, routed)           0.788     6.319    EX/alu_out_o_reg[31]_0[27]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.443 r  EX/led_q[15]_i_15/O
                         net (fo=1, routed)           0.641     7.084    EX/led_q[15]_i_15_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  EX/led_q[15]_i_14/O
                         net (fo=1, routed)           0.154     7.362    EX/led_q[15]_i_14_n_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  EX/led_q[15]_i_10/O
                         net (fo=3, routed)           0.464     7.951    EX/led_q[15]_i_10_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  EX/regs[1][2]_i_6/O
                         net (fo=4, routed)           0.651     8.726    EX/MEM/N_addr_valid
    SLICE_X15Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  EX/regs[1][2]_i_5/O
                         net (fo=6, routed)           0.694     9.544    EX/regs[1][2]_i_5_n_0
    SLICE_X14Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  EX/regs[1][15]_i_5/O
                         net (fo=14, routed)          0.693    10.361    EX/regs[1][15]_i_5_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.485 r  EX/regs[1][7]_i_2/O
                         net (fo=3, routed)           0.728    11.214    EX/mem_reg[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  EX/regs[1][7]_i_4/O
                         net (fo=3, routed)           0.680    12.018    ctrl/regs_reg[31][8]
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.153    12.171 r  ctrl/regs[1][14]_i_3/O
                         net (fo=7, routed)           0.869    13.040    WB/regs_reg[31][8]_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.331    13.371 r  WB/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.068    14.440    ID/rf/regs_reg[31][31]_0[9]
    SLICE_X6Y67          FDRE                                         r  ID/rf/regs_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.499    14.840    ID/rf/CLK
    SLICE_X6Y67          FDRE                                         r  ID/rf/regs_reg[10][9]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)       -0.013    15.050    ID/rf/regs_reg[10][9]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 EX/alu_out_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[18][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 1.932ns (20.892%)  route 7.315ns (79.108%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.554     5.075    EX/CLK
    SLICE_X11Y61         FDRE                                         r  EX/alu_out_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  EX/alu_out_o_reg[27]/Q
                         net (fo=3, routed)           0.788     6.319    EX/alu_out_o_reg[31]_0[27]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.443 r  EX/led_q[15]_i_15/O
                         net (fo=1, routed)           0.641     7.084    EX/led_q[15]_i_15_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  EX/led_q[15]_i_14/O
                         net (fo=1, routed)           0.154     7.362    EX/led_q[15]_i_14_n_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  EX/led_q[15]_i_10/O
                         net (fo=3, routed)           0.464     7.951    EX/led_q[15]_i_10_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  EX/regs[1][2]_i_6/O
                         net (fo=4, routed)           0.651     8.726    EX/MEM/N_addr_valid
    SLICE_X15Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  EX/regs[1][2]_i_5/O
                         net (fo=6, routed)           0.694     9.544    EX/regs[1][2]_i_5_n_0
    SLICE_X14Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  EX/regs[1][15]_i_5/O
                         net (fo=14, routed)          0.693    10.361    EX/regs[1][15]_i_5_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.485 r  EX/regs[1][7]_i_2/O
                         net (fo=3, routed)           0.728    11.214    EX/mem_reg[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  EX/regs[1][7]_i_4/O
                         net (fo=3, routed)           0.680    12.018    ctrl/regs_reg[31][8]
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.153    12.171 r  ctrl/regs[1][14]_i_3/O
                         net (fo=7, routed)           0.886    13.057    WB/regs_reg[31][8]_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.331    13.388 r  WB/regs[1][12]_i_1/O
                         net (fo=31, routed)          0.934    14.322    ID/rf/regs_reg[31][31]_0[12]
    SLICE_X10Y70         FDRE                                         r  ID/rf/regs_reg[18][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.430    14.771    ID/rf/CLK
    SLICE_X10Y70         FDRE                                         r  ID/rf/regs_reg[18][12]/C
                         clock pessimism              0.271    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y70         FDRE (Setup_fdre_C_D)       -0.047    14.960    ID/rf/regs_reg[18][12]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 EX/alu_out_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[16][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 1.932ns (20.964%)  route 7.284ns (79.036%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.554     5.075    EX/CLK
    SLICE_X11Y61         FDRE                                         r  EX/alu_out_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  EX/alu_out_o_reg[27]/Q
                         net (fo=3, routed)           0.788     6.319    EX/alu_out_o_reg[31]_0[27]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.443 r  EX/led_q[15]_i_15/O
                         net (fo=1, routed)           0.641     7.084    EX/led_q[15]_i_15_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  EX/led_q[15]_i_14/O
                         net (fo=1, routed)           0.154     7.362    EX/led_q[15]_i_14_n_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  EX/led_q[15]_i_10/O
                         net (fo=3, routed)           0.464     7.951    EX/led_q[15]_i_10_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  EX/regs[1][2]_i_6/O
                         net (fo=4, routed)           0.651     8.726    EX/MEM/N_addr_valid
    SLICE_X15Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  EX/regs[1][2]_i_5/O
                         net (fo=6, routed)           0.694     9.544    EX/regs[1][2]_i_5_n_0
    SLICE_X14Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  EX/regs[1][15]_i_5/O
                         net (fo=14, routed)          0.693    10.361    EX/regs[1][15]_i_5_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.485 r  EX/regs[1][7]_i_2/O
                         net (fo=3, routed)           0.728    11.214    EX/mem_reg[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  EX/regs[1][7]_i_4/O
                         net (fo=3, routed)           0.680    12.018    ctrl/regs_reg[31][8]
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.153    12.171 r  ctrl/regs[1][14]_i_3/O
                         net (fo=7, routed)           0.788    12.959    WB/regs_reg[31][8]_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.331    13.290 r  WB/regs[1][10]_i_1/O
                         net (fo=31, routed)          1.000    14.291    ID/rf/regs_reg[31][31]_0[10]
    SLICE_X15Y54         FDRE                                         r  ID/rf/regs_reg[16][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.440    14.781    ID/rf/CLK
    SLICE_X15Y54         FDRE                                         r  ID/rf/regs_reg[16][10]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.067    14.937    ID/rf/regs_reg[16][10]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 EX/alu_out_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[28][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 1.932ns (20.906%)  route 7.309ns (79.094%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.554     5.075    EX/CLK
    SLICE_X11Y61         FDRE                                         r  EX/alu_out_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  EX/alu_out_o_reg[27]/Q
                         net (fo=3, routed)           0.788     6.319    EX/alu_out_o_reg[31]_0[27]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.443 r  EX/led_q[15]_i_15/O
                         net (fo=1, routed)           0.641     7.084    EX/led_q[15]_i_15_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  EX/led_q[15]_i_14/O
                         net (fo=1, routed)           0.154     7.362    EX/led_q[15]_i_14_n_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  EX/led_q[15]_i_10/O
                         net (fo=3, routed)           0.464     7.951    EX/led_q[15]_i_10_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  EX/regs[1][2]_i_6/O
                         net (fo=4, routed)           0.651     8.726    EX/MEM/N_addr_valid
    SLICE_X15Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  EX/regs[1][2]_i_5/O
                         net (fo=6, routed)           0.694     9.544    EX/regs[1][2]_i_5_n_0
    SLICE_X14Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  EX/regs[1][15]_i_5/O
                         net (fo=14, routed)          0.693    10.361    EX/regs[1][15]_i_5_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.485 r  EX/regs[1][7]_i_2/O
                         net (fo=3, routed)           0.728    11.214    EX/mem_reg[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  EX/regs[1][7]_i_4/O
                         net (fo=3, routed)           0.680    12.018    ctrl/regs_reg[31][8]
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.153    12.171 r  ctrl/regs[1][14]_i_3/O
                         net (fo=7, routed)           0.886    13.057    WB/regs_reg[31][8]_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.331    13.388 r  WB/regs[1][12]_i_1/O
                         net (fo=31, routed)          0.928    14.316    ID/rf/regs_reg[31][31]_0[12]
    SLICE_X12Y60         FDRE                                         r  ID/rf/regs_reg[28][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.438    14.779    ID/rf/CLK
    SLICE_X12Y60         FDRE                                         r  ID/rf/regs_reg[28][12]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)       -0.031    14.971    ID/rf/regs_reg[28][12]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 EX/alu_out_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[22][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 1.932ns (21.008%)  route 7.264ns (78.992%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.554     5.075    EX/CLK
    SLICE_X11Y61         FDRE                                         r  EX/alu_out_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  EX/alu_out_o_reg[27]/Q
                         net (fo=3, routed)           0.788     6.319    EX/alu_out_o_reg[31]_0[27]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.443 r  EX/led_q[15]_i_15/O
                         net (fo=1, routed)           0.641     7.084    EX/led_q[15]_i_15_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  EX/led_q[15]_i_14/O
                         net (fo=1, routed)           0.154     7.362    EX/led_q[15]_i_14_n_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  EX/led_q[15]_i_10/O
                         net (fo=3, routed)           0.464     7.951    EX/led_q[15]_i_10_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  EX/regs[1][2]_i_6/O
                         net (fo=4, routed)           0.651     8.726    EX/MEM/N_addr_valid
    SLICE_X15Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  EX/regs[1][2]_i_5/O
                         net (fo=6, routed)           0.694     9.544    EX/regs[1][2]_i_5_n_0
    SLICE_X14Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  EX/regs[1][15]_i_5/O
                         net (fo=14, routed)          0.693    10.361    EX/regs[1][15]_i_5_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.485 r  EX/regs[1][7]_i_2/O
                         net (fo=3, routed)           0.728    11.214    EX/mem_reg[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  EX/regs[1][7]_i_4/O
                         net (fo=3, routed)           0.680    12.018    ctrl/regs_reg[31][8]
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.153    12.171 r  ctrl/regs[1][14]_i_3/O
                         net (fo=7, routed)           0.886    13.057    WB/regs_reg[31][8]_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.331    13.388 r  WB/regs[1][12]_i_1/O
                         net (fo=31, routed)          0.883    14.271    ID/rf/regs_reg[31][31]_0[12]
    SLICE_X15Y69         FDRE                                         r  ID/rf/regs_reg[22][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.429    14.770    ID/rf/CLK
    SLICE_X15Y69         FDRE                                         r  ID/rf/regs_reg[22][12]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.067    14.926    ID/rf/regs_reg[22][12]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 EX/alu_out_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[23][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 1.932ns (20.909%)  route 7.308ns (79.091%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.554     5.075    EX/CLK
    SLICE_X11Y61         FDRE                                         r  EX/alu_out_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  EX/alu_out_o_reg[27]/Q
                         net (fo=3, routed)           0.788     6.319    EX/alu_out_o_reg[31]_0[27]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.443 r  EX/led_q[15]_i_15/O
                         net (fo=1, routed)           0.641     7.084    EX/led_q[15]_i_15_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  EX/led_q[15]_i_14/O
                         net (fo=1, routed)           0.154     7.362    EX/led_q[15]_i_14_n_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  EX/led_q[15]_i_10/O
                         net (fo=3, routed)           0.464     7.951    EX/led_q[15]_i_10_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  EX/regs[1][2]_i_6/O
                         net (fo=4, routed)           0.651     8.726    EX/MEM/N_addr_valid
    SLICE_X15Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  EX/regs[1][2]_i_5/O
                         net (fo=6, routed)           0.694     9.544    EX/regs[1][2]_i_5_n_0
    SLICE_X14Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  EX/regs[1][15]_i_5/O
                         net (fo=14, routed)          0.693    10.361    EX/regs[1][15]_i_5_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.485 r  EX/regs[1][7]_i_2/O
                         net (fo=3, routed)           0.728    11.214    EX/mem_reg[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  EX/regs[1][7]_i_4/O
                         net (fo=3, routed)           0.680    12.018    ctrl/regs_reg[31][8]
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.153    12.171 r  ctrl/regs[1][14]_i_3/O
                         net (fo=7, routed)           0.869    13.040    WB/regs_reg[31][8]_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.331    13.371 r  WB/regs[1][9]_i_1/O
                         net (fo=31, routed)          0.944    14.315    ID/rf/regs_reg[31][31]_0[9]
    SLICE_X8Y62          FDRE                                         r  ID/rf/regs_reg[23][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.436    14.777    ID/rf/CLK
    SLICE_X8Y62          FDRE                                         r  ID/rf/regs_reg[23][9]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)       -0.028    14.972    ID/rf/regs_reg[23][9]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[12][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 3.431ns (37.836%)  route 5.637ns (62.164%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.612     5.133    IF/imem/CLK
    RAMB36_X0Y9          RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     7.587 f  IF/imem/mem_reg/DOBDO[13]
                         net (fo=13, routed)          1.044     8.631    ctrl/regs_reg[31][7][2]
    SLICE_X11Y49         LUT5 (Prop_lut5_I4_O)        0.154     8.785 f  ctrl/regs[1][17]_i_4/O
                         net (fo=7, routed)           0.688     9.473    ctrl/load_type[1]
    SLICE_X13Y55         LUT3 (Prop_lut3_I2_O)        0.327     9.800 r  ctrl/regs[1][31]_i_8/O
                         net (fo=3, routed)           0.822    10.621    ctrl/mem_reg_2
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.124    10.745 r  ctrl/regs[1][12]_i_5/O
                         net (fo=8, routed)           0.514    11.259    EX/regs_reg[31][9]
    SLICE_X12Y61         LUT4 (Prop_lut4_I1_O)        0.124    11.383 r  EX/regs[1][13]_i_4/O
                         net (fo=4, routed)           1.116    12.500    EX/regs[1][13]_i_4_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.624 r  EX/regs[1][11]_i_2/O
                         net (fo=1, routed)           0.466    13.089    WB/regs_reg[31][11]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    13.213 r  WB/regs[1][11]_i_1/O
                         net (fo=31, routed)          0.987    14.201    ID/rf/regs_reg[31][31]_0[11]
    SLICE_X8Y64          FDRE                                         r  ID/rf/regs_reg[12][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.435    14.776    ID/rf/CLK
    SLICE_X8Y64          FDRE                                         r  ID/rf/regs_reg[12][11]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X8Y64          FDRE (Setup_fdre_C_D)       -0.045    14.875    ID/rf/regs_reg[12][11]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 EX/alu_out_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[8][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 1.932ns (21.028%)  route 7.256ns (78.972%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.554     5.075    EX/CLK
    SLICE_X11Y61         FDRE                                         r  EX/alu_out_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  EX/alu_out_o_reg[27]/Q
                         net (fo=3, routed)           0.788     6.319    EX/alu_out_o_reg[31]_0[27]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.443 r  EX/led_q[15]_i_15/O
                         net (fo=1, routed)           0.641     7.084    EX/led_q[15]_i_15_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  EX/led_q[15]_i_14/O
                         net (fo=1, routed)           0.154     7.362    EX/led_q[15]_i_14_n_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  EX/led_q[15]_i_10/O
                         net (fo=3, routed)           0.464     7.951    EX/led_q[15]_i_10_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  EX/regs[1][2]_i_6/O
                         net (fo=4, routed)           0.651     8.726    EX/MEM/N_addr_valid
    SLICE_X15Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  EX/regs[1][2]_i_5/O
                         net (fo=6, routed)           0.694     9.544    EX/regs[1][2]_i_5_n_0
    SLICE_X14Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  EX/regs[1][15]_i_5/O
                         net (fo=14, routed)          0.693    10.361    EX/regs[1][15]_i_5_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.485 r  EX/regs[1][7]_i_2/O
                         net (fo=3, routed)           0.728    11.214    EX/mem_reg[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  EX/regs[1][7]_i_4/O
                         net (fo=3, routed)           0.680    12.018    ctrl/regs_reg[31][8]
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.153    12.171 r  ctrl/regs[1][14]_i_3/O
                         net (fo=7, routed)           0.788    12.959    WB/regs_reg[31][8]_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.331    13.290 r  WB/regs[1][10]_i_1/O
                         net (fo=31, routed)          0.972    14.263    ID/rf/regs_reg[31][31]_0[10]
    SLICE_X15Y52         FDRE                                         r  ID/rf/regs_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.441    14.782    ID/rf/CLK
    SLICE_X15Y52         FDRE                                         r  ID/rf/regs_reg[8][10]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.067    14.938    ID/rf/regs_reg[8][10]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MEM/sw_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/sw_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.360%)  route 0.339ns (70.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.566     1.449    MEM/CLK
    SLICE_X9Y46          FDRE                                         r  MEM/sw_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MEM/sw_0_reg[4]/Q
                         net (fo=1, routed)           0.339     1.929    MEM/sw_0[4]
    SLICE_X10Y53         FDRE                                         r  MEM/sw_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.833     1.961    MEM/CLK
    SLICE_X10Y53         FDRE                                         r  MEM/sw_1_reg[4]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.063     1.780    MEM/sw_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 EX/alu_out_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/dmem/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.137%)  route 0.260ns (64.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.564     1.447    EX/CLK
    SLICE_X9Y54          FDRE                                         r  EX/alu_out_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  EX/alu_out_o_reg[10]/Q
                         net (fo=4, routed)           0.260     1.849    MEM/dmem/mem_reg_4[10]
    RAMB36_X0Y11         RAMB36E1                                     r  MEM/dmem/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.876     2.004    MEM/dmem/CLK
    RAMB36_X0Y11         RAMB36E1                                     r  MEM/dmem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.689    MEM/dmem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 EX/alu_out_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/dmem/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.137%)  route 0.260ns (64.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.564     1.447    EX/CLK
    SLICE_X9Y54          FDRE                                         r  EX/alu_out_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  EX/alu_out_o_reg[10]/Q
                         net (fo=4, routed)           0.260     1.849    MEM/dmem/mem_reg_4[10]
    RAMB36_X0Y11         RAMB36E1                                     r  MEM/dmem/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.875     2.003    MEM/dmem/CLK
    RAMB36_X0Y11         RAMB36E1                                     r  MEM/dmem/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.505    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.688    MEM/dmem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/take_branch_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.755%)  route 0.349ns (65.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.567     1.450    ctrl/CLK
    SLICE_X11Y49         FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ctrl/FSM_onehot_curr_state_reg[12]/Q
                         net (fo=3, routed)           0.349     1.940    ctrl/FSM_onehot_curr_state_reg_n_0_[12]
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.985 r  ctrl/take_branch_q_i_1/O
                         net (fo=1, routed)           0.000     1.985    ctrl/take_branch_q_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  ctrl/take_branch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.834     1.962    ctrl/CLK
    SLICE_X11Y51         FDRE                                         r  ctrl/take_branch_q_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.092     1.810    ctrl/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ID/imm_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX/branch_addr_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.292ns (49.380%)  route 0.299ns (50.620%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.594     1.477    ID/CLK
    SLICE_X7Y49          FDRE                                         r  ID/imm_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  ID/imm_o_reg[6]/Q
                         net (fo=6, routed)           0.299     1.904    ID/imm_o_reg[31]_1[1]
    SLICE_X6Y53          LUT4 (Prop_lut4_I3_O)        0.099     2.003 r  ID/branch_addr_o[7]_i_3/O
                         net (fo=1, routed)           0.000     2.003    ID/branch_addr_o[7]_i_3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.068 r  ID/branch_addr_o_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.068    EX/branch_addr_o_reg[31]_0[6]
    SLICE_X6Y53          FDRE                                         r  EX/branch_addr_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.861     1.989    EX/CLK
    SLICE_X6Y53          FDRE                                         r  EX/branch_addr_o_reg[6]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.134     1.879    EX/branch_addr_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MEM/sw_0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/sw_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.154%)  route 0.398ns (73.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.566     1.449    MEM/CLK
    SLICE_X11Y46         FDRE                                         r  MEM/sw_0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MEM/sw_0_reg[12]/Q
                         net (fo=1, routed)           0.398     1.988    MEM/sw_0[12]
    SLICE_X11Y51         FDRE                                         r  MEM/sw_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.834     1.962    MEM/CLK
    SLICE_X11Y51         FDRE                                         r  MEM/sw_1_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.075     1.793    MEM/sw_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 MEM/sw_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/sw_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.563     1.446    MEM/CLK
    SLICE_X12Y59         FDRE                                         r  MEM/sw_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  MEM/sw_0_reg[9]/Q
                         net (fo=1, routed)           0.110     1.720    MEM/sw_0[9]
    SLICE_X12Y59         FDRE                                         r  MEM/sw_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.832     1.960    MEM/CLK
    SLICE_X12Y59         FDRE                                         r  MEM/sw_1_reg[9]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X12Y59         FDRE (Hold_fdre_C_D)         0.063     1.509    MEM/sw_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 EX/alu_out_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/dmem/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.995%)  route 0.314ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.564     1.447    EX/CLK
    SLICE_X9Y55          FDRE                                         r  EX/alu_out_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  EX/alu_out_o_reg[9]/Q
                         net (fo=4, routed)           0.314     1.902    MEM/dmem/mem_reg_4[9]
    RAMB36_X0Y11         RAMB36E1                                     r  MEM/dmem/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.876     2.004    MEM/dmem/CLK
    RAMB36_X0Y11         RAMB36E1                                     r  MEM/dmem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.689    MEM/dmem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 EX/alu_out_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/dmem/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.995%)  route 0.314ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.564     1.447    EX/CLK
    SLICE_X9Y55          FDRE                                         r  EX/alu_out_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  EX/alu_out_o_reg[9]/Q
                         net (fo=4, routed)           0.314     1.902    MEM/dmem/mem_reg_4[9]
    RAMB36_X0Y11         RAMB36E1                                     r  MEM/dmem/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.875     2.003    MEM/dmem/CLK
    RAMB36_X0Y11         RAMB36E1                                     r  MEM/dmem/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.505    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.688    MEM/dmem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.307%)  route 0.156ns (45.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.567     1.450    ctrl/CLK
    SLICE_X11Y49         FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ctrl/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=14, routed)          0.156     1.748    ctrl/Q[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  ctrl/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=1, routed)           0.000     1.793    ctrl/FSM_onehot_curr_state[18]_i_2_n_0
    SLICE_X9Y49          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.837     1.964    ctrl/CLK
    SLICE_X9Y49          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[18]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091     1.577    ctrl/FSM_onehot_curr_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9    IF/imem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11   MEM/dmem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    IF/imem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   MEM/dmem/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y53   EX/alu_out_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y54    EX/alu_out_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y55   EX/alu_out_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y58   EX/alu_out_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y58   EX/alu_out_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y53   EX/alu_out_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y53   EX/alu_out_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y54    EX/alu_out_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y54    EX/alu_out_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y55   EX/alu_out_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y55   EX/alu_out_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y58   EX/alu_out_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y58   EX/alu_out_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y58   EX/alu_out_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y58   EX/alu_out_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y53   EX/alu_out_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y53   EX/alu_out_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y54    EX/alu_out_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y54    EX/alu_out_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y55   EX/alu_out_o_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y55   EX/alu_out_o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y58   EX/alu_out_o_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y58   EX/alu_out_o_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y58   EX/alu_out_o_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y58   EX/alu_out_o_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM/led_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.141ns  (logic 3.957ns (48.600%)  route 4.185ns (51.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.555     5.076    MEM/CLK
    SLICE_X13Y60         FDRE                                         r  MEM/led_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MEM/led_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.185     9.717    lopt_13
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.217 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.217    led_o[7]
    V14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 3.977ns (50.542%)  route 3.892ns (49.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.555     5.076    MEM/CLK
    SLICE_X15Y60         FDRE                                         r  MEM/led_q_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MEM/led_q_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           3.892     9.424    lopt_6
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.945 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.945    led_o[15]
    L1                                                                r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 3.960ns (51.623%)  route 3.711ns (48.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.556     5.077    MEM/CLK
    SLICE_X13Y58         FDRE                                         r  MEM/led_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  MEM/led_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           3.711     9.244    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.747 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.747    led_o[11]
    U3                                                                r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 4.022ns (52.707%)  route 3.609ns (47.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.570     5.091    MEM/CLK
    SLICE_X10Y49         FDRE                                         r  MEM/led_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MEM/led_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           3.609     9.218    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.722 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.722    led_o[8]
    V13                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 4.027ns (52.955%)  route 3.578ns (47.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.555     5.076    MEM/CLK
    SLICE_X14Y59         FDRE                                         r  MEM/led_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  MEM/led_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.578     9.171    lopt_9
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.681 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.681    led_o[3]
    V19                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.563ns  (logic 3.962ns (52.388%)  route 3.601ns (47.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.570     5.091    MEM/CLK
    SLICE_X11Y48         FDRE                                         r  MEM/led_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  MEM/led_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.601     9.148    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.654 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.654    led_o[6]
    U14                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 3.970ns (52.803%)  route 3.549ns (47.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.570     5.091    MEM/CLK
    SLICE_X11Y48         FDRE                                         r  MEM/led_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  MEM/led_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.549     9.096    lopt_11
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.611 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.611    led_o[5]
    U15                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.043ns (55.172%)  route 3.285ns (44.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.570     5.091    MEM/CLK
    SLICE_X12Y49         FDRE                                         r  MEM/led_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MEM/led_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.285     8.895    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.420 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.420    led_o[10]
    W3                                                                r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.340ns  (logic 3.974ns (54.142%)  route 3.366ns (45.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.556     5.077    MEM/CLK
    SLICE_X15Y58         FDRE                                         r  MEM/led_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  MEM/led_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           3.366     8.899    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.417 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.417    led_o[12]
    P3                                                                r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 3.963ns (54.123%)  route 3.360ns (45.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.555     5.076    MEM/CLK
    SLICE_X15Y60         FDRE                                         r  MEM/led_q_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MEM/led_q_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           3.360     8.891    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.399 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.399    led_o[13]
    N3                                                                r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM/led_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.372ns (70.541%)  route 0.573ns (29.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.567     1.450    MEM/CLK
    SLICE_X11Y48         FDRE                                         r  MEM/led_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  MEM/led_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.573     2.164    lopt_7
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.395 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.395    led_o[1]
    E19                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.347ns (61.151%)  route 0.856ns (38.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.567     1.450    MEM/CLK
    SLICE_X11Y48         FDRE                                         r  MEM/led_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  MEM/led_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.856     2.447    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.653 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.653    led_o[0]
    U16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.366ns (58.786%)  route 0.958ns (41.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.567     1.450    MEM/CLK
    SLICE_X10Y49         FDRE                                         r  MEM/led_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MEM/led_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.958     2.572    lopt_8
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.774 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.774    led_o[2]
    U19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.374ns (58.435%)  route 0.977ns (41.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.567     1.450    MEM/CLK
    SLICE_X10Y49         FDRE                                         r  MEM/led_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MEM/led_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.977     2.591    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.801 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.801    led_o[4]
    W18                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.350ns (56.188%)  route 1.053ns (43.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.563     1.446    MEM/CLK
    SLICE_X15Y58         FDRE                                         r  MEM/led_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MEM/led_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.053     2.640    lopt_15
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.849 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.849    led_o[9]
    V3                                                                r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.357ns (56.105%)  route 1.062ns (43.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.563     1.446    MEM/CLK
    SLICE_X13Y58         FDRE                                         r  MEM/led_q_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MEM/led_q_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.062     2.649    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.866 r  led_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.866    led_o[14]
    P1                                                                r  led_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.349ns (54.240%)  route 1.139ns (45.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.562     1.445    MEM/CLK
    SLICE_X15Y60         FDRE                                         r  MEM/led_q_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MEM/led_q_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           1.139     2.725    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.933 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.933    led_o[13]
    N3                                                                r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.360ns (54.248%)  route 1.147ns (45.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.563     1.446    MEM/CLK
    SLICE_X15Y58         FDRE                                         r  MEM/led_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MEM/led_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.147     2.734    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.953 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.953    led_o[12]
    P3                                                                r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.390ns (54.531%)  route 1.159ns (45.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.567     1.450    MEM/CLK
    SLICE_X12Y49         FDRE                                         r  MEM/led_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MEM/led_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.159     2.773    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.000 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.000    led_o[10]
    W3                                                                r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/led_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.357ns (53.124%)  route 1.197ns (46.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.567     1.450    MEM/CLK
    SLICE_X11Y48         FDRE                                         r  MEM/led_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  MEM/led_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.197     2.788    lopt_11
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.004 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.004    led_o[5]
    U15                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1286 Endpoints
Min Delay          1286 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[22][20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.329ns  (logic 1.448ns (14.019%)  route 8.881ns (85.981%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          1.152     7.191    IF/imem/regs_reg[2][0]
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.354     7.545 r  IF/imem/regs[22][31]_i_1/O
                         net (fo=32, routed)          2.784    10.329    ID/rf/regs_reg[22][0]_0[0]
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.426     4.767    ID/rf/CLK
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][20]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[22][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.329ns  (logic 1.448ns (14.019%)  route 8.881ns (85.981%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          1.152     7.191    IF/imem/regs_reg[2][0]
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.354     7.545 r  IF/imem/regs[22][31]_i_1/O
                         net (fo=32, routed)          2.784    10.329    ID/rf/regs_reg[22][0]_0[0]
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.426     4.767    ID/rf/CLK
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][21]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[22][23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.329ns  (logic 1.448ns (14.019%)  route 8.881ns (85.981%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          1.152     7.191    IF/imem/regs_reg[2][0]
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.354     7.545 r  IF/imem/regs[22][31]_i_1/O
                         net (fo=32, routed)          2.784    10.329    ID/rf/regs_reg[22][0]_0[0]
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.426     4.767    ID/rf/CLK
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][23]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[22][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.329ns  (logic 1.448ns (14.019%)  route 8.881ns (85.981%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          1.152     7.191    IF/imem/regs_reg[2][0]
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.354     7.545 r  IF/imem/regs[22][31]_i_1/O
                         net (fo=32, routed)          2.784    10.329    ID/rf/regs_reg[22][0]_0[0]
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.426     4.767    ID/rf/CLK
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][25]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[22][26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.329ns  (logic 1.448ns (14.019%)  route 8.881ns (85.981%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          1.152     7.191    IF/imem/regs_reg[2][0]
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.354     7.545 r  IF/imem/regs[22][31]_i_1/O
                         net (fo=32, routed)          2.784    10.329    ID/rf/regs_reg[22][0]_0[0]
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.426     4.767    ID/rf/CLK
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][26]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[22][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.329ns  (logic 1.448ns (14.019%)  route 8.881ns (85.981%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          1.152     7.191    IF/imem/regs_reg[2][0]
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.354     7.545 r  IF/imem/regs[22][31]_i_1/O
                         net (fo=32, routed)          2.784    10.329    ID/rf/regs_reg[22][0]_0[0]
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.426     4.767    ID/rf/CLK
    SLICE_X12Y77         FDRE                                         r  ID/rf/regs_reg[22][30]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[6][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.241ns  (logic 1.451ns (14.168%)  route 8.790ns (85.832%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          0.872     6.911    IF/imem/regs_reg[2][0]
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.357     7.268 r  IF/imem/regs[6][31]_i_1/O
                         net (fo=32, routed)          2.974    10.241    ID/rf/regs_reg[6][0]_0[0]
    SLICE_X12Y76         FDRE                                         r  ID/rf/regs_reg[6][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.425     4.766    ID/rf/CLK
    SLICE_X12Y76         FDRE                                         r  ID/rf/regs_reg[6][15]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[6][20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.241ns  (logic 1.451ns (14.168%)  route 8.790ns (85.832%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          0.872     6.911    IF/imem/regs_reg[2][0]
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.357     7.268 r  IF/imem/regs[6][31]_i_1/O
                         net (fo=32, routed)          2.974    10.241    ID/rf/regs_reg[6][0]_0[0]
    SLICE_X12Y76         FDRE                                         r  ID/rf/regs_reg[6][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.425     4.766    ID/rf/CLK
    SLICE_X12Y76         FDRE                                         r  ID/rf/regs_reg[6][20]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[6][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.241ns  (logic 1.451ns (14.168%)  route 8.790ns (85.832%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          0.872     6.911    IF/imem/regs_reg[2][0]
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.357     7.268 r  IF/imem/regs[6][31]_i_1/O
                         net (fo=32, routed)          2.974    10.241    ID/rf/regs_reg[6][0]_0[0]
    SLICE_X12Y76         FDRE                                         r  ID/rf/regs_reg[6][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.425     4.766    ID/rf/CLK
    SLICE_X12Y76         FDRE                                         r  ID/rf/regs_reg[6][21]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[6][23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.241ns  (logic 1.451ns (14.168%)  route 8.790ns (85.832%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=30, routed)          4.944     5.892    ctrl/rst_ni_IBUF
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.146     6.038 r  ctrl/regs[2][31]_i_2/O
                         net (fo=15, routed)          0.872     6.911    IF/imem/regs_reg[2][0]
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.357     7.268 r  IF/imem/regs[6][31]_i_1/O
                         net (fo=32, routed)          2.974    10.241    ID/rf/regs_reg[6][0]_0[0]
    SLICE_X12Y76         FDRE                                         r  ID/rf/regs_reg[6][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        1.425     4.766    ID/rf/CLK
    SLICE_X12Y76         FDRE                                         r  ID/rf/regs_reg[6][23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            MEM/sw_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.229ns (20.627%)  route 0.883ns (79.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.883     1.112    MEM/sw_0_reg[15]_0[1]
    SLICE_X11Y46         FDRE                                         r  MEM/sw_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.836     1.963    MEM/CLK
    SLICE_X11Y46         FDRE                                         r  MEM/sw_0_reg[1]/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            MEM/sw_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.219ns (18.512%)  route 0.963ns (81.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.963     1.182    MEM/sw_0_reg[15]_0[4]
    SLICE_X9Y46          FDRE                                         r  MEM/sw_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.836     1.963    MEM/CLK
    SLICE_X9Y46          FDRE                                         r  MEM/sw_0_reg[4]/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            MEM/sw_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.221ns (17.941%)  route 1.011ns (82.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.011     1.232    MEM/sw_0_reg[15]_0[0]
    SLICE_X6Y57          FDRE                                         r  MEM/sw_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.860     1.988    MEM/CLK
    SLICE_X6Y57          FDRE                                         r  MEM/sw_0_reg[0]/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            MEM/sw_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.226ns (17.754%)  route 1.047ns (82.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.047     1.273    MEM/sw_0_reg[15]_0[10]
    SLICE_X14Y51         FDRE                                         r  MEM/sw_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.834     1.962    MEM/CLK
    SLICE_X14Y51         FDRE                                         r  MEM/sw_0_reg[10]/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            MEM/sw_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.232ns (18.107%)  route 1.048ns (81.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.048     1.280    MEM/sw_0_reg[15]_0[2]
    SLICE_X5Y55          FDRE                                         r  MEM/sw_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.861     1.989    MEM/CLK
    SLICE_X5Y55          FDRE                                         r  MEM/sw_0_reg[2]/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            MEM/sw_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.234ns (17.764%)  route 1.083ns (82.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.083     1.317    MEM/sw_0_reg[15]_0[5]
    SLICE_X13Y47         FDRE                                         r  MEM/sw_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.837     1.964    MEM/CLK
    SLICE_X13Y47         FDRE                                         r  MEM/sw_0_reg[5]/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            MEM/sw_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.223ns (16.853%)  route 1.098ns (83.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.098     1.321    MEM/sw_0_reg[15]_0[8]
    SLICE_X14Y51         FDRE                                         r  MEM/sw_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.834     1.962    MEM/CLK
    SLICE_X14Y51         FDRE                                         r  MEM/sw_0_reg[8]/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            MEM/sw_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.220ns (16.246%)  route 1.136ns (83.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.136     1.356    MEM/sw_0_reg[15]_0[9]
    SLICE_X12Y59         FDRE                                         r  MEM/sw_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.832     1.960    MEM/CLK
    SLICE_X12Y59         FDRE                                         r  MEM/sw_0_reg[9]/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            MEM/sw_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.399ns  (logic 0.218ns (15.571%)  route 1.181ns (84.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.181     1.399    MEM/sw_0_reg[15]_0[6]
    SLICE_X2Y52          FDRE                                         r  MEM/sw_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.864     1.992    MEM/CLK
    SLICE_X2Y52          FDRE                                         r  MEM/sw_0_reg[6]/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            MEM/sw_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.223ns (15.953%)  route 1.176ns (84.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.176     1.400    MEM/sw_0_reg[15]_0[14]
    SLICE_X14Y58         FDRE                                         r  MEM/sw_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1252, routed)        0.832     1.960    MEM/CLK
    SLICE_X14Y58         FDRE                                         r  MEM/sw_0_reg[14]/C





