
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001098                       # Number of seconds simulated
sim_ticks                                  1097628500                       # Number of ticks simulated
final_tick                                 1097628500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72150                       # Simulator instruction rate (inst/s)
host_op_rate                                   120682                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              165538593                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652856                       # Number of bytes of host memory used
host_seconds                                     6.63                       # Real time elapsed on the host
sim_insts                                      478399                       # Number of instructions simulated
sim_ops                                        800197                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           31808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2019072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2050880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        31808                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          31808                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         8576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             8576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              497                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            31548                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                32045                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           134                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 134                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           28978839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         1839485764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1868464603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      28978839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          28978839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         7813208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               7813208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         7813208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          28978839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        1839485764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1876277812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       134.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       497.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     31546.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000056224500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             7                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             7                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                64368                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 111                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        32045                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         134                       # Number of write requests accepted
system.mem_ctrl.readBursts                      32045                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       134                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 2050752                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     7168                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2050880                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  8576                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2082                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1989                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1973                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1946                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1972                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1956                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1967                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1962                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1942                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2068                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2090                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2062                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2074                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1977                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1998                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1985                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 39                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 25                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1097486000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  32045                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   134                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    23605                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     8038                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      223                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      173                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2268                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     907.146384                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    765.827604                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    294.708190                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           173      7.63%      7.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           54      2.38%     10.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           25      1.10%     11.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           22      0.97%     12.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           12      0.53%     12.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      0.57%     13.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      0.35%     13.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          117      5.16%     18.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         1844     81.31%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2268                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     3027.285714                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     129.837441                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    7664.268191                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023             6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::19456-20479            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              7                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              7                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        31808                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2018944                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         7168                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 28978839.379626166075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1839369149.033575534821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 6530442.677098854445                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          497                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        31548                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          134                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17765250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    961681250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks    731502000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35744.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30483.11                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   5458970.15                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     378640250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                979446500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   160215000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      11816.63                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30566.63                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1868.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          6.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1868.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       7.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         14.65                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     14.60                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.41                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        8.08                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     29783                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       99                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  92.95                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 73.88                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       34105.66                       # Average gap between requests
system.mem_ctrl.pageHitRate                     92.87                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   8196720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4345275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                113147580                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  579420                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          62693280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             178968600                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               4462080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        122680530                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         49350720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          80423280                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               624847485                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             569.270464                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             693244750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4860500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       26520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     295975000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    128513500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      372904000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    268855500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   8032500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   4261785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                115639440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                    5220                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          61464000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             178803300                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4818240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        121705830                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         43034400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          83643900                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               621408615                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             566.137464                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             692523250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5566000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       26000000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     313996500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    112064750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      373276000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    266725250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   35551                       # Number of BP lookups
system.cpu.branchPred.condPredicted             35551                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               864                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                35140                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     335                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                136                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           35140                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31790                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3350                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          685                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      535759                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2032                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           593                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            35                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       65461                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           198                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1097628500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2195258                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              38024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         489370                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       35551                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              32125                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2100446                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1990                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1492                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     65306                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   301                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2141109                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.383769                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.777888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1714043     80.05%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    32440      1.52%     81.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   394626     18.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2141109                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.016194                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.222921                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   131516                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1598942                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    284060                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                125596                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    995                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 816436                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1907                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    995                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   245145                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  127722                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1734                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    295992                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1469521                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 814210                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   948                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    62                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    464                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1366197                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  13896                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               17                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              910668                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1612124                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1045265                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4243                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                895598                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    15070                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    307605                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               316057                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2634                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                58                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               71                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     686976                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              125077                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1028923                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               451                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        15082                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2141109                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.480556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.755403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1455846     67.99%     67.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              341603     15.95%     83.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              343660     16.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2141109                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    20      0.07%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.87%      0.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.19%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     27      0.09%      1.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   128      0.45%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.44%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  27695     97.42%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   134      0.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            125374     12.18%     12.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                364044     35.38%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    24      0.00%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 200      0.02%     47.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.04%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  116      0.01%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  124      0.01%     47.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 230      0.02%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.02%     47.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              19      0.00%     47.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              57      0.01%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                67391      6.55%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1708      0.17%     54.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          468616     45.54%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            455      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1028923                       # Type of FU issued
system.cpu.iq.rate                           0.468703                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28429                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027630                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3285429                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            571168                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       553497                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              942406                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             252748                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       252440                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 460479                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  471499                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              195                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1482                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          945                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        220396                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    995                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2026                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                121614                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              812053                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               776                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                316057                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2634                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             125033                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                121578                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            165                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          941                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1106                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1026959                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                535753                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1964                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       537785                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    33577                       # Number of branches executed
system.cpu.iew.exec_stores                       2032                       # Number of stores executed
system.cpu.iew.exec_rate                     0.467808                       # Inst execution rate
system.cpu.iew.wb_sent                         806285                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        805937                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    212477                       # num instructions producing a value
system.cpu.iew.wb_consumers                    252545                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.367126                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.841343                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           10711                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          125008                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               989                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2139817                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.373956                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.734553                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1666429     77.88%     77.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       146579      6.85%     84.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       326809     15.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2139817                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               478399                       # Number of instructions committed
system.cpu.commit.committedOps                 800197                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         316264                       # Number of memory references committed
system.cpu.commit.loads                        314575                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      33213                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     252404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    673365                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  174                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       125100     15.63%     15.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           357536     44.68%     60.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            167      0.02%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.05%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             116      0.01%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             124      0.02%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            229      0.03%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.02%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd           19      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           57      0.01%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           64391      8.05%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1260      0.16%     68.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       250184     31.27%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          429      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            800197                       # Class of committed instruction
system.cpu.commit.bw_lim_events                326809                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2623916                       # The number of ROB reads
system.cpu.rob.rob_writes                     1623110                       # The number of ROB writes
system.cpu.timesIdled                             308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           54149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      478399                       # Number of Instructions Simulated
system.cpu.committedOps                        800197                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.588760                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.588760                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.217924                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.217924                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1473451                       # number of integer regfile reads
system.cpu.int_regfile_writes                  393384                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4157                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   251895                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    167529                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   256662                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  606108                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           249.292820                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152886                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.845986                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            267500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   249.292820                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2565813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2565813                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       119780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          119780                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1556                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             1                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data       121336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           121336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       121337                       # number of overall hits
system.cpu.dcache.overall_hits::total          121337                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132816                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132816                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        62497                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        62497                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       132949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         132949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       195446                       # number of overall misses
system.cpu.dcache.overall_misses::total        195446                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5484387500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5484387500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17535500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17535500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5501923000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5501923000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5501923000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5501923000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       252596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       252596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       254285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       316783                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       316783                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.525804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.525804                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.078745                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.078745                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.522835                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.522835                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.616971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.616971                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41293.123569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41293.123569                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 131845.864662                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 131845.864662                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41383.711047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41383.711047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28150.604259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28150.604259                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1427139                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30856                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.251588                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          134                       # number of writebacks
system.cpu.dcache.writebacks::total               134                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       132650                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       132650                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       132650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       132650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       132650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       132650                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          166                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31549                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21912500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21912500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16205500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16205500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3786371500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3786371500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3824489500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3824489500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.078745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.078745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.099592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.099592                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 132003.012048                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 132003.012048                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 121845.864662                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 121845.864662                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 121163.888000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 121163.888000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 127484.949833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127484.949833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 121223.794732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 121223.794732                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31293                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.750088                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               499                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            130.643287                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.750088                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            522947                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           522947                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        64692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64692                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        64692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64692                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64692                       # number of overall hits
system.cpu.icache.overall_hits::total           64692                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           614                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          614                       # number of overall misses
system.cpu.icache.overall_misses::total           614                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82651500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82651500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     82651500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82651500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82651500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82651500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        65306                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65306                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65306                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65306                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009402                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009402                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 134611.563518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 134611.563518                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 134611.563518                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 134611.563518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 134611.563518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 134611.563518                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          100                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          500                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          500                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          500                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          500                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          500                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62875500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62875500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62875500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62875500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007656                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007656                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007656                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007656                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst       125751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       125751                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst       125751                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       125751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst       125751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       125751                       # average overall mshr miss latency
system.cpu.icache.replacements                    243                       # number of replacements
system.l2bus.snoop_filter.tot_requests          63585                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        31536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              500                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               31915                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           268                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             59467                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                133                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               133                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          31916                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1242                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        94391                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   95633                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        31936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2027712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2059648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             28199                       # Total snoops (count)
system.l2bus.snoopTraffic                        8576                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              60248                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.008316                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.090811                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    59747     99.17%     99.17% # Request fanout histogram
system.l2bus.snoop_fanout::1                      501      0.83%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                60248                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             32060500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1247500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            78872500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               7.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3730.663460                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  32182                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                32045                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.004275                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    47.721745                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3682.941715                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.011651                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.899156                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910807                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         2597                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1391                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               289509                       # Number of tag accesses
system.l2cache.tags.data_accesses              289509                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          134                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          134                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               2                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                   3                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              2                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              1                       # number of overall hits
system.l2cache.overall_hits::total                  3                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          133                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            133                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          498                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        31415                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        31913                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           498                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         31548                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             32046                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          498                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        31548                       # number of overall misses
system.l2cache.overall_misses::total            32046                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16006000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16006000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     62104000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3761146500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3823250500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     62104000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3777152500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3839256500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     62104000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3777152500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3839256500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          134                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          134                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          133                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          500                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        31416                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        31916                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          500                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31549                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           32049                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          500                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31549                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          32049                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.996000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.999968                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999906                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.996000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999968                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999906                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.996000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999968                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999906                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 120345.864662                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 120345.864662                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 124706.827309                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 119724.542416                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 119802.290603                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 124706.827309                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 119727.161785                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 119804.546589                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 124706.827309                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 119727.161785                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 119804.546589                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            134                       # number of writebacks
system.l2cache.writebacks::total                  134                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          133                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          498                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        31415                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        31913                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          498                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        31548                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        32046                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          498                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        31548                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        32046                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     13346000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     13346000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     52164000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3132846500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3185010500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     52164000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3146192500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3198356500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     52164000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3146192500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   3198356500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.996000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999968                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999906                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.996000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999968                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999906                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.996000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999968                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999906                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 100345.864662                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 100345.864662                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 104746.987952                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99724.542416                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99802.917306                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 104746.987952                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 99727.161785                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 99805.170692                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 104746.987952                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 99727.161785                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 99805.170692                       # average overall mshr miss latency
system.l2cache.replacements                     27949                       # number of replacements
system.l3bus.snoop_filter.tot_requests          59744                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        27700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops              250                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops          250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp               31912                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty           268                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             43092                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                133                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               133                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          31912                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        91789                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2059456                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                             15661                       # Total snoops (count)
system.l3bus.snoopTraffic                        8576                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              47706                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.005240                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.072202                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    47456     99.48%     99.48% # Request fanout histogram
system.l3bus.snoop_fanout::1                      250      0.52%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                47706                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             30140000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            80112500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               7.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            11891.057943                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  32179                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                32045                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.004182                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   180.220577                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 11710.837366                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011000                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.714773                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.725773                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2596                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        13680                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               546909                       # Number of tag accesses
system.l3cache.tags.data_accesses              546909                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks          134                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total          134                       # number of WritebackDirty hits
system.l3cache.ReadExReq_misses::.cpu.data          133                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            133                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          497                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data        31415                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        31912                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           497                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         31548                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             32045                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          497                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        31548                       # number of overall misses
system.l3cache.overall_misses::total            32045                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     12149000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     12149000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     47691000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data   2850097000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   2897788000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     47691000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   2862246000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   2909937000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     47691000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   2862246000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   2909937000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks          134                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total          134                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          497                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data        31415                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        31912                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          497                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        31548                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           32045                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          497                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        31548                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          32045                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 91345.864662                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 91345.864662                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 95957.746479                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 90724.080853                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 90805.590374                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 95957.746479                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 90726.702168                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90807.832735                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 95957.746479                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 90726.702168                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90807.832735                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks            134                       # number of writebacks
system.l3cache.writebacks::total                  134                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          497                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data        31415                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        31912                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          497                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        31548                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        32045                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          497                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        31548                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        32045                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      8824000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      8824000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     35266000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2064722000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2099988000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     35266000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   2073546000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   2108812000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     35266000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   2073546000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   2108812000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66345.864662                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66345.864662                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70957.746479                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65724.080853                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 65805.590374                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70957.746479                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 65726.702168                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 65807.832735                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70957.746479                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 65726.702168                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 65807.832735                       # average overall mshr miss latency
system.l3cache.replacements                     15661                       # number of replacements
system.membus.snoop_filter.tot_requests         47456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        15412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1097628500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          134                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15277                       # Transaction distribution
system.membus.trans_dist::ReadExReq               133                       # Transaction distribution
system.membus.trans_dist::ReadExResp              133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31912                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        79501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        79501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  79501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      2059456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      2059456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2059456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32045                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32045    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32045                       # Request fanout histogram
system.membus.reqLayer0.occupancy            23996000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           87898000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              8.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
