Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Nov 10 03:31:47 2010
 make -f bfm_sim_xps.make simmodel started...
*********************************************
Create behavioral simulation models ...
*********************************************
simgen bfm_system.mhs -p xc5vlx110tff1136-1 -lang vhdl -lp D:/545/repo/ -lp D:/Xilinx/12.2/ISE_DS/edk_user_repository -lp D:/Xilinx/12.2/ISE_DS/edk_user_repository/MyProcessorIPLib  -mixed no -msg __xps/ise/xmsgprops.lst -sd implementation/ -s isim -X D:/545/repo/MyProcessorIPLib/pcores/single_master_bfm_v1_00_a/devl/bfmsim/ -m behavioral

Release 12.2 - Simulation Model Generator Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vlx110tff1136-1 -lang vhdl -lp D:/545/repo/ -lp
D:/Xilinx/12.2/ISE_DS/edk_user_repository -lp
D:/Xilinx/12.2/ISE_DS/edk_user_repository/MyProcessorIPLib -mixed no -msg
__xps/ise/xmsgprops.lst -sd implementation/ -s isim -X
D:/545/repo/MyProcessorIPLib/pcores/single_master_bfm_v1_00_a/devl/bfmsim/ -m
behavioral bfm_system.mhs 

MHS file              : \...\devl\bfmsim\bfm_system.mhs
Language (-lang)      : VHDL ( No Mixed Language )
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc5vlx110tff1136-1 [ virtex5 ]
Output directory (-od):
D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\

Edklib (-E) :
D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\edk\
Xlib (-X)   :
D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\

Library Path (-lp): D:\545\repo\
Library Path (-lp): D:\Xilinx\12.2\ISE_DS\edk_user_repository\
Library Path (-lp): D:\Xilinx\12.2\ISE_DS\edk_user_repository\MyProcessorIPLib\

WARNING:EDK:2478 - The EDK simulation library specified does not currently
   exist. Make sure it exists at simulation time.

Simulation Model Generator started ...

Reading MHS file ...
lp : D:\545\repo\
lp : D:\Xilinx\12.2\ISE_DS\edk_user_repository\
lp : D:\Xilinx\12.2\ISE_DS\edk_user_repository\MyProcessorIPLib\
WARNING:EDK:2343 - Search path
   D:\Xilinx\12.2\ISE_DS\edk_user_repository\MyProcessorIPLib\ directly contains
   pcores directory. Search path should point to a directory two levels above
   pcores.
Reading MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   D:\Xilinx\12.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'sys_clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK:1560 - IPNAME:plbv46_slave_bfm INSTANCE:bfm_memory -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_slave_bfm_v1_00
   _a\data\plbv46_slave_bfm_v2_1_0.mpd line 32 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_monitor_bfm INSTANCE:bfm_monitor -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_monitor_bfm_v1_
   00_a\data\plbv46_monitor_bfm_v2_1_0.mpd line 60 - tool is overriding
   PARAMETER C_MON_PLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:single_master_bfm_tb INSTANCE:my_core -
   D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\pco
   res\single_master_bfm_tb_v1_00_a\data\single_master_bfm_tb_v2_1_0.mpd line 26
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:single_master_bfm_tb INSTANCE:my_core -
   D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\pco
   res\single_master_bfm_tb_v1_00_a\data\single_master_bfm_tb_v2_1_0.mpd line 27
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_bus -
D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\bfm_sy
stem.mhs line 51 - 2 master(s) : 2 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:PLB_SMIRQ CONNECTOR:plb_bus_PLB_SMIRQ -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_monitor_bfm_v1_
   00_a\data\plbv46_monitor_bfm_v2_1_0.mpd line 159 - No driver found. Port will
   be driven to GND!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   my_core:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   my_core:C_MPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Writing HDL ...

Translating HDL ...
ERROR:EDK:2383 - Simgen cannot translate the my_core core because the
   IMP_NETLIST option in the MPD file is set to false. This means that the core
   cannot be synthesized or translated. To generate simulation files, please
   change the -mixed option to 'yes'.

ERROR:EDK:1114 - Error creating simulation files
make: *** [simulation/behavioral/bfm_system_setup.tcl] Error 1
Done!
At Local date and time: Wed Nov 10 03:35:35 2010
 make -f bfm_sim_xps.make simmodel started...
*********************************************
Create behavioral simulation models ...
*********************************************
simgen bfm_system.mhs -p xc5vlx110tff1136-1 -lang vhdl -lp D:/545/repo/ -lp D:/Xilinx/12.2/ISE_DS/edk_user_repository -lp D:/Xilinx/12.2/ISE_DS/edk_user_repository/MyProcessorIPLib  -mixed yes -msg __xps/ise/xmsgprops.lst -s isim -X D:/545/repo/MyProcessorIPLib/pcores/single_master_bfm_v1_00_a/devl/bfmsim/ -m behavioral

Release 12.2 - Simulation Model Generator Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vlx110tff1136-1 -lang vhdl -lp D:/545/repo/ -lp
D:/Xilinx/12.2/ISE_DS/edk_user_repository -lp
D:/Xilinx/12.2/ISE_DS/edk_user_repository/MyProcessorIPLib -mixed yes -msg
__xps/ise/xmsgprops.lst -s isim -X
D:/545/repo/MyProcessorIPLib/pcores/single_master_bfm_v1_00_a/devl/bfmsim/ -m
behavioral bfm_system.mhs 

MHS file              : \...\devl\bfmsim\bfm_system.mhs
Language (-lang)      : VHDL 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc5vlx110tff1136-1 [ virtex5 ]
Output directory (-od):
D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\

Edklib (-E) :
D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\edk\
Xlib (-X)   :
D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\

Library Path (-lp): D:\545\repo\
Library Path (-lp): D:\Xilinx\12.2\ISE_DS\edk_user_repository\
Library Path (-lp): D:\Xilinx\12.2\ISE_DS\edk_user_repository\MyProcessorIPLib\

WARNING:EDK:2478 - The EDK simulation library specified does not currently
   exist. Make sure it exists at simulation time.

Simulation Model Generator started ...

Reading MHS file ...
lp : D:\545\repo\
lp : D:\Xilinx\12.2\ISE_DS\edk_user_repository\
lp : D:\Xilinx\12.2\ISE_DS\edk_user_repository\MyProcessorIPLib\
WARNING:EDK:2343 - Search path
   D:\Xilinx\12.2\ISE_DS\edk_user_repository\MyProcessorIPLib\ directly contains
   pcores directory. Search path should point to a directory two levels above
   pcores.
Reading MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   D:\Xilinx\12.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'sys_clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK:1560 - IPNAME:plbv46_slave_bfm INSTANCE:bfm_memory -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_slave_bfm_v1_00
   _a\data\plbv46_slave_bfm_v2_1_0.mpd line 32 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_monitor_bfm INSTANCE:bfm_monitor -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_monitor_bfm_v1_
   00_a\data\plbv46_monitor_bfm_v2_1_0.mpd line 60 - tool is overriding
   PARAMETER C_MON_PLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:single_master_bfm_tb INSTANCE:my_core -
   D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\pco
   res\single_master_bfm_tb_v1_00_a\data\single_master_bfm_tb_v2_1_0.mpd line 26
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:single_master_bfm_tb INSTANCE:my_core -
   D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\pco
   res\single_master_bfm_tb_v1_00_a\data\single_master_bfm_tb_v2_1_0.mpd line 27
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_bus -
D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\bfm_sy
stem.mhs line 51 - 2 master(s) : 2 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:PLB_SMIRQ CONNECTOR:plb_bus_PLB_SMIRQ -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_monitor_bfm_v1_
   00_a\data\plbv46_monitor_bfm_v2_1_0.mpd line 159 - No driver found. Port will
   be driven to GND!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   my_core:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   my_core:C_MPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Writing HDL ...

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

Done!
At Local date and time: Wed Nov 10 03:35:42 2010
 make -f bfm_sim_xps.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!
At Local date and time: Wed Nov 10 03:35:44 2010
 make -f bfm_sim_xps.make sim started...
*********************************************
Compile bfl script(s) for BFM simulation ...
*********************************************
cd scripts; \
	xilbfc sample.bfl
Bus Functional Compiler Utility
Xilinx EDK 12.2 EDK_MS2.63c
Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved.

NOTE: This utility runs the Bus Functional Compiler (BFC) perl script
distributed in the IBM CoreConnect Toolkit.

XILINX_EDK = D:\Xilinx\12.2\ISE_DS\EDK

*********************************************************
 PEPS Model Toolkit Bus Functional Compiler Version 4.0  
 >>>>>>>>>>> Configured for mti5 simulator <<<<<<<<<<<  
 Processing Test Case:sample.bfl                           
*********************************************************
    Parsing "plb_slave" BFL code ......
    Parsing
"D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_bfm\hdl\vhdl\plb_
dcl.vhd" file for model configuration parameters ......
    Parsing "plb_master" BFL code ......

Bus Functional Compiler Utility Done
*********************************************
Start BFM simulation ...
*********************************************
cd simulation/behavioral; \
	./isim_bfm_system -do ../../scripts/run.do &
Done!
At Local date and time: Wed Nov 10 03:36:34 2010
 make -f bfm_sim_xps.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!
At Local date and time: Wed Nov 10 03:36:36 2010
 make -f bfm_sim_xps.make sim started...
*********************************************
Start BFM simulation ...
*********************************************
cd simulation/behavioral; \
	./isim_bfm_system -do ../../scripts/run.do &
Done!
Writing filter settings....
Done writing filter settings to:
	D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\__xps\bfm_system.filters
Done writing Tab View settings to:
	D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\__xps\bfm_system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Nov 16 04:08:59 2010
 make -f bfm_sim_xps.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!
At Local date and time: Tue Nov 16 04:09:05 2010
 make -f bfm_sim_xps.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!
At Local date and time: Tue Nov 16 04:09:07 2010
 make -f bfm_sim_xps.make sim started...
*********************************************
Start BFM simulation ...
*********************************************
cd simulation/behavioral; \
	./isim_bfm_system -do ../../scripts/run.do &
Done!
Writing filter settings....
Done writing filter settings to:
	D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\__xps\bfm_system.filters
Done writing Tab View settings to:
	D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\__xps\bfm_system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Nov 18 20:21:00 2010
 make -f bfm_sim_xps.make hwclean started...
make: *** No rule to make target `hwclean'.  Stop.
Done!
At Local date and time: Thu Nov 18 20:21:26 2010
 make -f bfm_sim_xps.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!
At Local date and time: Thu Nov 18 20:21:31 2010
 make -f bfm_sim_xps.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!
At Local date and time: Thu Nov 18 20:21:34 2010
 make -f bfm_sim_xps.make sim started...
*********************************************
Start BFM simulation ...
*********************************************
cd simulation/behavioral; \
	./isim_bfm_system -do ../../scripts/run.do &
Done!
At Local date and time: Thu Nov 18 20:28:07 2010
 make -f bfm_sim_xps.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!
At Local date and time: Thu Nov 18 20:28:17 2010
 make -f bfm_sim_xps.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!
At Local date and time: Thu Nov 18 20:28:19 2010
 make -f bfm_sim_xps.make sim started...
*********************************************
Start BFM simulation ...
*********************************************
cd simulation/behavioral; \
	./isim_bfm_system -do ../../scripts/run.do &
Done!
Writing filter settings....
Done writing filter settings to:
	D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\__xps\bfm_system.filters
Done writing Tab View settings to:
	D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\__xps\bfm_system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Nov 19 17:24:37 2010
 make -f bfm_sim_xps.make clean started...
rm -rf scripts/sample.do; \
	rm -rf simulation/behavioral
Done!
At Local date and time: Fri Nov 19 17:24:49 2010
 make -f bfm_sim_xps.make hwclean started...
make: *** No rule to make target `hwclean'.  Stop.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\__xps\bfm_system.filters
Done writing Tab View settings to:
	D:\545\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim\__xps\bfm_system.gui
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c

Xilinx EDK 12.2 Build EDK_MS2.63c

No changes to be saved in MSS file
Saved project XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c

Xilinx EDK 12.2 Build EDK_MS2.63c

Command = testbenchgen  -tm testbench -p xc5vlx110tff1136-1 -lang verilog -od
D:/545/opengg/repo/MyProcessorIPLib/pcores/single_master_bfm_v1_00_a/devl/bfmsim
/ise_proj
D:/545/opengg/repo/MyProcessorIPLib/pcores/single_master_bfm_v1_00_a/devl/bfmsim
/bfm_system.mhs 
WARNING:EDK:3605 - Use of the repository located at
   D:\Xilinx\12.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Release 12.2 - TestBench Generator Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: testbenchgen -tm testbench -p xc5vlx110tff1136-1 -lang verilog -od
D:/545/opengg/repo/MyProcessorIPLib/pcores/single_master_bfm_v1_00_a/devl/bfmsim
/ise_proj
D:/545/opengg/repo/MyProcessorIPLib/pcores/single_master_bfm_v1_00_a/devl/bfmsim
/bfm_system.mhs 

MHS file              : D:\...\devl\bfmsim\bfm_system.mhs
Language (-lang)      : Verilog
Part (-p) [ family ]  : xc5vlx110tff1136-1 [ virtex5 ]
Output directory (-od):
D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim
\ise_proj\



TestBench Generator started ...

Reading MHS file ...

Reading MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'sys_clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK:1560 - IPNAME:plbv46_slave_bfm INSTANCE:bfm_memory -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_slave_bfm_v1_00
   _a\data\plbv46_slave_bfm_v2_1_0.mpd line 32 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_monitor_bfm INSTANCE:bfm_monitor -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_monitor_bfm_v1_
   00_a\data\plbv46_monitor_bfm_v2_1_0.mpd line 60 - tool is overriding
   PARAMETER C_MON_PLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:single_master_bfm_tb INSTANCE:my_core -
   D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfm
   sim\pcores\single_master_bfm_tb_v1_00_a\data\single_master_bfm_tb_v2_1_0.mpd
   line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:single_master_bfm_tb INSTANCE:my_core -
   D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfm
   sim\pcores\single_master_bfm_tb_v1_00_a\data\single_master_bfm_tb_v2_1_0.mpd
   line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_bus -
D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim
\bfm_system.mhs line 51 - 2 master(s) : 2 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:PLB_SMIRQ CONNECTOR:plb_bus_PLB_SMIRQ -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_monitor_bfm_v1_
   00_a\data\plbv46_monitor_bfm_v2_1_0.mpd line 159 - No driver found. Port will
   be driven to GND!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   my_core:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   my_core:C_MPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION TESTBENCHGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
TestBench Generator done!

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c

Xilinx EDK 12.2 Build EDK_MS2.63c

No changes to be saved in MSS file
Saved project XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c

Xilinx EDK 12.2 Build EDK_MS2.63c

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c

Xilinx EDK 12.2 Build EDK_MS2.63c

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c

Xilinx EDK 12.2 Build EDK_MS2.63c

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c

Xilinx EDK 12.2 Build EDK_MS2.63c

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c

Xilinx EDK 12.2 Build EDK_MS2.63c

