/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [20:0] _04_;
  wire [10:0] _05_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [30:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = !(celloutsig_0_2z ? celloutsig_0_8z[7] : _00_);
  assign celloutsig_0_22z = !(celloutsig_0_21z ? celloutsig_0_30z : celloutsig_0_19z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[13] | celloutsig_0_0z[1]);
  assign celloutsig_0_12z = ~(celloutsig_0_2z | celloutsig_0_6z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_4z) & celloutsig_0_30z);
  assign celloutsig_1_0z = in_data[128] | ~(in_data[115]);
  assign celloutsig_1_3z = celloutsig_1_1z[5] | ~(celloutsig_1_1z[5]);
  assign celloutsig_1_9z = celloutsig_1_8z | ~(celloutsig_1_4z);
  assign celloutsig_0_20z = celloutsig_0_18z | ~(celloutsig_0_17z[4]);
  assign celloutsig_1_4z = celloutsig_1_0z | in_data[147];
  assign celloutsig_0_30z = celloutsig_0_1z[9] | celloutsig_0_2z;
  assign celloutsig_0_19z = celloutsig_0_1z[3] | celloutsig_0_6z[1];
  assign celloutsig_1_15z = _02_ ^ celloutsig_1_5z[5];
  assign celloutsig_0_27z = celloutsig_0_19z ^ _03_;
  assign celloutsig_0_5z = { in_data[34:33], celloutsig_0_4z } + { celloutsig_0_0z[7:6], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_10z[9:8], celloutsig_1_12z, celloutsig_1_9z } + { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_23z = { in_data[37:8], celloutsig_0_3z } + { in_data[82:57], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_22z };
  reg [20:0] _23_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 21'h000000;
    else _23_ <= { in_data[185:168], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_0z };
  assign { _04_[20], _02_, _04_[18:0] } = _23_;
  reg [10:0] _24_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 11'h000;
    else _24_ <= { in_data[32:23], celloutsig_0_2z };
  assign { _05_[10:6], _01_, _03_, _05_[3:1], _00_ } = _24_;
  assign celloutsig_1_8z = { in_data[165:135], celloutsig_1_6z, celloutsig_1_1z } == { _04_[16:0], _04_[20], _02_, _04_[18:0], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_5z[2], celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_13z } == { celloutsig_0_1z[23:19], celloutsig_0_30z };
  assign celloutsig_0_3z = ! celloutsig_0_0z[5:0];
  assign celloutsig_1_12z = { celloutsig_1_1z[6], celloutsig_1_1z } < in_data[152:143];
  assign celloutsig_0_13z = celloutsig_0_1z[23:14] < in_data[65:56];
  assign celloutsig_0_31z = { celloutsig_0_1z[12:6], celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_19z } < { in_data[82:58], celloutsig_0_10z };
  assign celloutsig_0_26z = celloutsig_0_23z[7] & ~(celloutsig_0_18z);
  assign celloutsig_0_6z = in_data[75:71] % { 1'h1, celloutsig_0_1z[9:8], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_17z = { in_data[25:17], celloutsig_0_3z } % { 1'h1, _05_[7:6], _01_, _03_, _05_[3:2], celloutsig_0_2z, celloutsig_0_4z, in_data[0] };
  assign celloutsig_1_1z = in_data[147:139] * { in_data[110:103], celloutsig_1_0z };
  assign celloutsig_0_28z = - { celloutsig_0_17z[9:6], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_0_21z = { celloutsig_0_1z[20], celloutsig_0_2z } !== { celloutsig_0_17z[3], celloutsig_0_18z };
  assign celloutsig_1_10z = in_data[138:123] | { in_data[143:134], celloutsig_1_5z };
  assign celloutsig_0_2z = & celloutsig_0_1z[12:4];
  assign celloutsig_1_6z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[34:22] >> in_data[44:32];
  assign celloutsig_0_8z = { in_data[44:41], celloutsig_0_5z, celloutsig_0_2z } >> celloutsig_0_1z[20:13];
  assign celloutsig_0_1z = in_data[78:55] >> { in_data[68:58], celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_0z[5:2], celloutsig_0_34z } <<< { celloutsig_0_28z[7:2], celloutsig_0_24z };
  assign celloutsig_0_24z = { celloutsig_0_5z[1], celloutsig_0_14z, celloutsig_0_3z } <<< { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_34z = { celloutsig_0_29z[6:5], celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_3z } ~^ celloutsig_0_23z[22:18];
  assign celloutsig_1_5z = in_data[116:111] ~^ { celloutsig_1_1z[5:4], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = { in_data[118:115], celloutsig_1_15z, celloutsig_1_1z[5] } ~^ in_data[121:116];
  assign celloutsig_0_41z = celloutsig_0_0z[7:4] ^ { celloutsig_0_34z[3:1], celloutsig_0_19z };
  assign celloutsig_0_29z = { in_data[77:65], celloutsig_0_12z } ^ { celloutsig_0_23z[26:14], celloutsig_0_19z };
  assign _04_[19] = _02_;
  assign { _05_[5:4], _05_[0] } = { _01_, _03_, _00_ };
  assign { out_data[131:128], out_data[101:96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
