	read_liberty /ciic/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib;	read_liberty /ciic/pdks/sky130A/libs.ref/sky130_sram_macros/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib;	set std_cell_lef ./def/tmp/merged.lef;	set sram_lef /ciic/pdks/sky130A/libs.ref/sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef;	if {[catch {read_lef $std_cell_lef} errmsg]} {    			puts stderr $errmsg;    			exit 1;	};	if {[catch {read_lef $sram_lef} errmsg]} {    			puts stderr $errmsg;    			exit 1;	};	foreach lef_file [glob ./lef/*.lef] {		if {[catch {read_lef $lef_file} errmsg]} {    			puts stderr $errmsg;    			exit 1;		}	};	if {[catch {read_def -order_wires ./def/mgmt_core.def} errmsg]} {		puts stderr $errmsg;		exit 1;	};	read_sdc -echo ./sdc/mgmt_core.sdc;	set_propagated_clock [all_clocks];	set rc_values "mcon 9.249146E-3,via 4.5E-3,via2 3.368786E-3,via3 0.376635E-3,via4 0.00580E-3";	set vias_rc [split $rc_values ,];    	foreach via_rc $vias_rc {        		set layer_name [lindex $via_rc 0];        		set resistance [lindex $via_rc 1];       			set_layer_rc -via $layer_name -resistance $resistance;    	};	set_wire_rc -signal -layer met2;	set_wire_rc -clock -layer met5;	define_process_corner -ext_model_index 0 X;	extract_parasitics -ext_model_file /ciic/pdks/sky130A/libs.tech/openlane/rcx_rules.info -corner_cnt 1 -max_res 50 -coupling_threshold 0.1 -cc_model 10 -context_depth 5;	write_spef ./spef/mgmt_core.spef
