
---------- Begin Simulation Statistics ----------
final_tick                                71490871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 356776                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676516                       # Number of bytes of host memory used
host_op_rate                                   416810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   280.29                       # Real time elapsed on the host
host_tick_rate                              255062493                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     116826593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071491                       # Number of seconds simulated
sim_ticks                                 71490871500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     116826593                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.429817                       # CPI: cycles per instruction
system.cpu.discardedOps                        503413                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         6969377                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.699390                       # IPC: instructions per cycle
system.cpu.numCycles                        142981743                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                65231396     55.84%     55.84% # Class of committed instruction
system.cpu.op_class_0::IntMult                 602374      0.52%     56.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            783705      0.67%     57.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     57.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            769156      0.66%     57.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            311548      0.27%     57.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv            152211      0.13%     58.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           950762      0.81%     58.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            86008      0.07%     58.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         12802      0.01%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               30319972     25.95%     84.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite              17605374     15.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                116826593                       # Class of committed instruction
system.cpu.tickCycles                       136012366                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1748                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       327081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       657101                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6103419                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5265629                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            188553                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3812601                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3808208                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.884777                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  257290                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          154307                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                237                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           154070                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          199                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47294990                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47294990                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47319747                       # number of overall hits
system.cpu.dcache.overall_hits::total        47319747                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       563570                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         563570                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       564029                       # number of overall misses
system.cpu.dcache.overall_misses::total        564029                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6925869000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6925869000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6925869000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6925869000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47858560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47858560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47883776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47883776                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011776                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011779                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12289.279060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12289.279060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12279.278193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12279.278193                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          293                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    97.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       319453                       # number of writebacks
system.cpu.dcache.writebacks::total            319453                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       237528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       237528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       237528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       237528                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       326042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       326042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       326500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       326500                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4480966500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4480966500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4493928500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4493928500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006813                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006819                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13743.525374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13743.525374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13763.946401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13763.946401                       # average overall mshr miss latency
system.cpu.dcache.replacements                 324453                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30331212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30331212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        53077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         53077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    800318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    800318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30384289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30384289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001747                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001747                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.442640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15078.442640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1039                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1039                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    723315500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    723315500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001713                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001713                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13899.755948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13899.755948                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16963778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16963778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       510493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       510493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6125550500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6125550500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17474271                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17474271                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11999.284025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11999.284025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       236489                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       236489                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       274004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       274004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3757651000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3757651000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015680                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015680                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13713.854542                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13713.854542                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        24757                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         24757                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          459                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          459                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        25216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        25216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018203                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018203                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          458                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          458                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12962000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12962000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28301.310044                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28301.310044                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2033.029551                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47646579                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            326501                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            145.930882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2033.029551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1086                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          579                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96094717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96094717                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37752198                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17244494                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          14150300                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     18641126                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18641126                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18641126                       # number of overall hits
system.cpu.icache.overall_hits::total        18641126                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3527                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3527                       # number of overall misses
system.cpu.icache.overall_misses::total          3527                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    171196500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    171196500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    171196500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    171196500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18644653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18644653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18644653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18644653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000189                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000189                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000189                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000189                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48538.843210                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48538.843210                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48538.843210                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48538.843210                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2620                       # number of writebacks
system.cpu.icache.writebacks::total              2620                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3527                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3527                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3527                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3527                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    167669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    167669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    167669500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    167669500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47538.843210                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47538.843210                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47538.843210                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47538.843210                       # average overall mshr miss latency
system.cpu.icache.replacements                   2620                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18641126                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18641126                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3527                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    171196500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    171196500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18644653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18644653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48538.843210                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48538.843210                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    167669500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    167669500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47538.843210                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47538.843210                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           905.883371                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18644653                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5286.263964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   905.883371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.884652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.884652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          907                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          893                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.885742                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37292833                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37292833                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  71490871500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   116826593                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               317777                       # number of demand (read+write) hits
system.l2.demand_hits::total                   319353                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1576                       # number of overall hits
system.l2.overall_hits::.cpu.data              317777                       # number of overall hits
system.l2.overall_hits::total                  319353                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1951                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8724                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10675                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1951                       # number of overall misses
system.l2.overall_misses::.cpu.data              8724                       # number of overall misses
system.l2.overall_misses::total                 10675                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    145704000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    657481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        803185500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    145704000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    657481500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       803185500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           326501                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               330028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          326501                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              330028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.553161                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026720                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.032346                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.553161                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026720                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.032346                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74681.701691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75364.683631                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75239.859485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74681.701691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75364.683631                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75239.859485                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10663                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10663                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126096500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    569489500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    695586000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126096500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    569489500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    695586000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.552311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.026692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.552311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.026692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.032309                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64731.262834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65345.897877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65233.611554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64731.262834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65345.897877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65233.611554                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       319453                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           319453                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       319453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       319453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2575                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2575                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2575                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2575                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            266753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                266753                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7316                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    546002500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     546002500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        274069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            274069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.026694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.026694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74631.287589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74631.287589                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    472842500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    472842500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.026694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64631.287589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64631.287589                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    145704000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    145704000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.553161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.553161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74681.701691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74681.701691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126096500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126096500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.552311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.552311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64731.262834                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64731.262834                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         51024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             51024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    111479000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    111479000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        52432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         52432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.026854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79175.426136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79175.426136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     96647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     96647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.026682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69082.916369                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69082.916369                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10438.382611                       # Cycle average of tags in use
system.l2.tags.total_refs                      655341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10663                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     61.459345                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1940.081016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8498.301595                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.029603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.129674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.159277                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10663                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10663                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.162704                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5253487                       # Number of tag accesses
system.l2.tags.data_accesses                  5253487                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39673                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10663                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  341216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   49356020500                       # Total gap between requests
system.mem_ctrls.avgGap                    4628718.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        62336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       278880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 871943.490016064490                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3900917.615754621569                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1948                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         8715                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     46411250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    211956250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23825.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24320.85                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        62336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       278880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        341216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        62336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        62336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1948                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         8715                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       871943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3900918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4772861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       871943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       871943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       871943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3900918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         4772861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10663                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                58436250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              53315000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          258367500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5480.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24230.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                9324                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1339                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   509.657954                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   344.341587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   372.052120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          210     15.68%     15.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          229     17.10%     32.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          184     13.74%     46.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          107      7.99%     54.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           87      6.50%     61.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           74      5.53%     66.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           79      5.90%     72.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           26      1.94%     74.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          343     25.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1339                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                682432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                9.545722                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         5412120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2876610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       39384240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5643009840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1769329590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25962533280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   33422545680                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.507879                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  67479654250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2387060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1624157250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4148340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2204895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       36749580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5643009840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1581803580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26120449920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   33388366155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.029782                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  67891632750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2387060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1212178750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3347                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7316                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3347                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        21326                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21326                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       341216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  341216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10663                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            12697500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35143500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             55959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       319453                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2620                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           274069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          274069                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3527                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        52432                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         9674                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       977455                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                987129                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       196704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     20670528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               20867232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           330028                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005321                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 328272     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1756      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             330028                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  71490871500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          489587000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3528996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         326505491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
