Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 25 20:41:03 2025
| Host         : Suriya running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    68 |
|    Minimum number of control sets                        |    68 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   414 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    68 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |             131 |           57 |
| No           | Yes                   | No                     |              16 |           16 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |             135 |           35 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |            Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_div_u1/clkout_r                  |                                     |                                      |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/ap_vaild_reg_1        |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[4]_0 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[2]_0 |                1 |              1 |         1.00 |
| ~CLK_ADC_BUFG                         | drv_mcp3202_u0/port_dout_i_1_n_0    | btn0_IBUF                            |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_13          |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_16          |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_6           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_12          |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_4           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_8           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_3           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_2           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_11          |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_10          |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_15          |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_0           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_5           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_1           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_7           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_14          |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | drv_uart_u0/ap_vaild_reg_9           |                1 |              1 |         1.00 |
| ~clk_div_u5/clkout_r_reg_0            |                                     | btn0_IBUF                            |                1 |              1 |         1.00 |
|  drv_mcp3202_u0/Data_Receive_reg[0]_0 |                                     | drv_mcp3202_u0/Data_Receive_reg[0]_1 |                1 |              1 |         1.00 |
|  drv_mcp3202_u0/ap_vaild_reg_4        |                                     | drv_mcp3202_u0/Data_Receive_reg[5]_0 |                1 |              1 |         1.00 |
|  drv_mcp3202_u0/Data_Receive_reg[1]_0 |                                     | drv_mcp3202_u0/Data_Receive_reg[1]_1 |                1 |              1 |         1.00 |
|  drv_mcp3202_u0/Data_Receive_reg[6]_0 |                                     | drv_mcp3202_u0/Data_Receive_reg[6]_1 |                1 |              1 |         1.00 |
|  drv_mcp3202_u0/ap_vaild_reg_3        |                                     | drv_mcp3202_u0/Data_Receive_reg[4]_0 |                1 |              1 |         1.00 |
|  drv_mcp3202_u0/ap_vaild_reg_5        |                                     | drv_mcp3202_u0/Data_Receive_reg[7]_0 |                1 |              1 |         1.00 |
|  drv_mcp3202_u0/ap_vaild_reg_2        |                                     | drv_mcp3202_u0/Data_Receive_reg[3]_0 |                1 |              1 |         1.00 |
|  drv_mcp3202_u0/ap_vaild_reg_1        |                                     | drv_mcp3202_u0/Data_Receive_reg[2]_0 |                1 |              1 |         1.00 |
|  drv_uart_u0/ap_vaild_reg_13          |                                     | drv_uart_u0/ap_vaild_reg_12          |                1 |              1 |         1.00 |
|  drv_uart_u0/ap_vaild_reg_3           |                                     | drv_uart_u0/ap_vaild_reg_2           |                1 |              1 |         1.00 |
|  drv_uart_u0/ap_vaild_reg_11          |                                     | drv_uart_u0/ap_vaild_reg_10          |                1 |              1 |         1.00 |
|  drv_uart_u0/ap_vaild_reg_15          |                                     | drv_uart_u0/ap_vaild_reg_14          |                1 |              1 |         1.00 |
|  drv_uart_u0/ap_vaild_reg_5           |                                     | drv_uart_u0/ap_vaild_reg_4           |                1 |              1 |         1.00 |
|  drv_uart_u0/ap_vaild_reg_1           |                                     | drv_uart_u0/ap_vaild_reg_0           |                1 |              1 |         1.00 |
|  drv_uart_u0/ap_vaild_reg_7           |                                     | drv_uart_u0/ap_vaild_reg_6           |                1 |              1 |         1.00 |
|  drv_uart_u0/ap_vaild_reg_9           |                                     | drv_uart_u0/ap_vaild_reg_8           |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     |                                      |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[0]_0 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/ap_vaild_reg_4        |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[1]_0 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[3]_0 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/ap_vaild_reg_0        |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[7]_0 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[1]_1 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[6]_1 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[5]_0 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[0]_1 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/Data_Receive_reg[6]_0 |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/ap_vaild_reg_3        |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/ap_vaild_reg_5        |                1 |              1 |         1.00 |
|  CLK_ADC_BUFG                         |                                     | drv_mcp3202_u0/ap_vaild_reg_2        |                1 |              1 |         1.00 |
|  clk_div_u4/CLK                       | drv_uart_u0/tx_i_1_n_0              | btn0_IBUF                            |                1 |              2 |         2.00 |
|  CLK_ADC_BUFG                         | drv_mcp3202_u0/fsm_statu[0]         | btn0_IBUF                            |                2 |              4 |         2.00 |
| ~CLK_ADC_BUFG                         |                                     | btn0_IBUF                            |                1 |              4 |         4.00 |
|  CLK_ADC_BUFG                         | adc_ch_reg[0]                       |                                      |                1 |              8 |         8.00 |
|  CLK_ADC_BUFG                         | p_0_in[0]                           |                                      |                1 |              8 |         8.00 |
|  sysclk_IBUF_BUFG                     | chua_rng_data/STEPS                 |                                      |                3 |              8 |         2.67 |
|  clk_div_u1/clkout_r                  |                                     | btn0_IBUF                            |                2 |              9 |         4.50 |
|  CLK_ADC_BUFG                         |                                     | btn0_IBUF                            |                3 |             11 |         3.67 |
|  sysclk_IBUF_BUFG                     |                                     |                                      |                6 |             14 |         2.33 |
|  clk_div_u2/clkout_r_reg_0            |                                     | btn0_IBUF                            |                2 |             16 |         8.00 |
|  sysclk_IBUF_BUFG                     | chua_rng_data/rand_val[15]_i_1_n_0  | btn0_IBUF                            |                3 |             16 |         5.33 |
|  clk_div_u4/CLK                       |                                     | btn0_IBUF                            |                6 |             23 |         3.83 |
|  sysclk_IBUF_BUFG                     |                                     | btn0_IBUF                            |                8 |             33 |         4.12 |
|  sysclk_IBUF_BUFG                     | chua_rng_data/step_count[0]_i_1_n_0 | btn0_IBUF                            |               28 |            112 |         4.00 |
+---------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+


