Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  5 09:39:51 2025
| Host         : myDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_v2_timing_summary_routed.rpt -pb top_v2_timing_summary_routed.pb -rpx top_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_v2
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 3 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.183        0.000                      0                 1039        0.137        0.000                      0                 1039        3.500        0.000                       0                   364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.429        0.000                      0                  697        0.137        0.000                      0                  697        3.500        0.000                       0                   364  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.183        0.000                      0                  342        1.422        0.000                      0                  342  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 payload_assembler_inst/x_axis_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.940ns (38.123%)  route 3.149ns (61.877%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.802     5.876    payload_assembler_inst/CLK
    SLICE_X96Y46         FDCE                                         r  payload_assembler_inst/x_axis_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y46         FDCE (Prop_fdce_C_Q)         0.518     6.394 r  payload_assembler_inst/x_axis_out_reg[13]/Q
                         net (fo=2, routed)           0.889     7.283    payload_assembler_inst/x_axis_out[13]
    SLICE_X96Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.407 r  payload_assembler_inst/led1_counter[0]_i_25/O
                         net (fo=1, routed)           0.670     8.077    payload_assembler_inst/led1_counter[0]_i_25_n_0
    SLICE_X96Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.201 f  payload_assembler_inst/led1_counter[0]_i_21/O
                         net (fo=20, routed)          1.048     9.249    payload_assembler_inst/led1_counter[0]_i_21_n_0
    SLICE_X96Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.373 r  payload_assembler_inst/led1_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     9.373    nrf_controller/led1_counter_reg[7]_0[3]
    SLICE_X96Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.749 r  nrf_controller/led1_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.749    nrf_controller/led1_counter_reg[4]_i_1_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  nrf_controller/led1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    nrf_controller/led1_counter_reg[8]_i_1_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  nrf_controller/led1_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    nrf_controller/led1_counter_reg[12]_i_1_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  nrf_controller/led1_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    nrf_controller/led1_counter_reg[16]_i_1_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.423 r  nrf_controller/led1_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.541    10.964    nrf_controller_n_58
    SLICE_X95Y53         FDCE                                         r  led1_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.608    13.372    clk_IBUF_BUFG
    SLICE_X95Y53         FDCE                                         r  led1_counter_reg[21]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X95Y53         FDCE (Setup_fdce_C_D)       -0.253    13.393    led1_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 payload_assembler_inst/y_axis_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.240ns (43.263%)  route 2.938ns (56.737%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.802     5.876    payload_assembler_inst/CLK
    SLICE_X96Y45         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDCE (Prop_fdce_C_Q)         0.478     6.354 r  payload_assembler_inst/y_axis_out_reg[9]/Q
                         net (fo=2, routed)           1.166     7.520    payload_assembler_inst/y_axis_out[9]
    SLICE_X95Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.816 r  payload_assembler_inst/led2_counter[0]_i_31/O
                         net (fo=1, routed)           0.289     8.105    payload_assembler_inst/led2_counter[0]_i_31_n_0
    SLICE_X95Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.229 r  payload_assembler_inst/led2_counter[0]_i_26/O
                         net (fo=1, routed)           0.154     8.383    payload_assembler_inst/led2_counter[0]_i_26_n_0
    SLICE_X95Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  payload_assembler_inst/led2_counter[0]_i_20/O
                         net (fo=20, routed)          1.328     9.835    payload_assembler_inst/led2_counter[0]_i_20_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.959 r  payload_assembler_inst/led2_counter[12]_i_9/O
                         net (fo=1, routed)           0.000     9.959    nrf_controller/led2_counter_reg[15]_0[0]
    SLICE_X97Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.491 r  nrf_controller/led2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    nrf_controller/led2_counter_reg[12]_i_1_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.605 r  nrf_controller/led2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.605    nrf_controller/led2_counter_reg[16]_i_1_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.719 r  nrf_controller/led2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    nrf_controller/led2_counter_reg[20]_i_1_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.053 r  nrf_controller/led2_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.053    nrf_controller_n_88
    SLICE_X97Y54         FDCE                                         r  led2_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.608    13.372    clk_IBUF_BUFG
    SLICE_X97Y54         FDCE                                         r  led2_counter_reg[25]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.062    13.708    led2_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 nrf_controller/delay_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.185ns (24.416%)  route 3.668ns (75.584%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.864     5.938    nrf_controller/CLK
    SLICE_X107Y50        FDCE                                         r  nrf_controller/delay_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nrf_controller/delay_counter_reg[17]/Q
                         net (fo=2, routed)           0.961     7.354    nrf_controller/delay_counter[17]
    SLICE_X107Y49        LUT3 (Prop_lut3_I0_O)        0.154     7.508 f  nrf_controller/delay_counter[19]_i_11/O
                         net (fo=1, routed)           0.811     8.319    nrf_controller/delay_counter[19]_i_11_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.327     8.646 r  nrf_controller/delay_counter[19]_i_5/O
                         net (fo=4, routed)           0.859     9.505    nrf_controller/spi_master_inst/delay_counter_reg[11]
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124     9.629 r  nrf_controller/spi_master_inst/current_state[5]_i_4/O
                         net (fo=1, routed)           0.436    10.065    nrf_controller/spi_master_inst/current_state[5]_i_4_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124    10.189 r  nrf_controller/spi_master_inst/current_state[5]_i_1/O
                         net (fo=6, routed)           0.602    10.791    nrf_controller/current_state
    SLICE_X106Y44        FDCE                                         r  nrf_controller/current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.700    13.465    nrf_controller/CLK
    SLICE_X106Y44        FDCE                                         r  nrf_controller/current_state_reg[1]/C
                         clock pessimism              0.309    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X106Y44        FDCE (Setup_fdce_C_CE)      -0.205    13.534    nrf_controller/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 nrf_controller/delay_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.185ns (24.432%)  route 3.665ns (75.568%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.864     5.938    nrf_controller/CLK
    SLICE_X107Y50        FDCE                                         r  nrf_controller/delay_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nrf_controller/delay_counter_reg[17]/Q
                         net (fo=2, routed)           0.961     7.354    nrf_controller/delay_counter[17]
    SLICE_X107Y49        LUT3 (Prop_lut3_I0_O)        0.154     7.508 f  nrf_controller/delay_counter[19]_i_11/O
                         net (fo=1, routed)           0.811     8.319    nrf_controller/delay_counter[19]_i_11_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.327     8.646 r  nrf_controller/delay_counter[19]_i_5/O
                         net (fo=4, routed)           0.859     9.505    nrf_controller/spi_master_inst/delay_counter_reg[11]
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124     9.629 r  nrf_controller/spi_master_inst/current_state[5]_i_4/O
                         net (fo=1, routed)           0.436    10.065    nrf_controller/spi_master_inst/current_state[5]_i_4_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124    10.189 r  nrf_controller/spi_master_inst/current_state[5]_i_1/O
                         net (fo=6, routed)           0.599    10.788    nrf_controller/current_state
    SLICE_X107Y45        FDCE                                         r  nrf_controller/current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.700    13.465    nrf_controller/CLK
    SLICE_X107Y45        FDCE                                         r  nrf_controller/current_state_reg[0]/C
                         clock pessimism              0.309    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X107Y45        FDCE (Setup_fdce_C_CE)      -0.205    13.534    nrf_controller/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 nrf_controller/delay_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.185ns (24.432%)  route 3.665ns (75.568%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.864     5.938    nrf_controller/CLK
    SLICE_X107Y50        FDCE                                         r  nrf_controller/delay_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nrf_controller/delay_counter_reg[17]/Q
                         net (fo=2, routed)           0.961     7.354    nrf_controller/delay_counter[17]
    SLICE_X107Y49        LUT3 (Prop_lut3_I0_O)        0.154     7.508 f  nrf_controller/delay_counter[19]_i_11/O
                         net (fo=1, routed)           0.811     8.319    nrf_controller/delay_counter[19]_i_11_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.327     8.646 r  nrf_controller/delay_counter[19]_i_5/O
                         net (fo=4, routed)           0.859     9.505    nrf_controller/spi_master_inst/delay_counter_reg[11]
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124     9.629 r  nrf_controller/spi_master_inst/current_state[5]_i_4/O
                         net (fo=1, routed)           0.436    10.065    nrf_controller/spi_master_inst/current_state[5]_i_4_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124    10.189 r  nrf_controller/spi_master_inst/current_state[5]_i_1/O
                         net (fo=6, routed)           0.599    10.788    nrf_controller/current_state
    SLICE_X107Y45        FDCE                                         r  nrf_controller/current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.700    13.465    nrf_controller/CLK
    SLICE_X107Y45        FDCE                                         r  nrf_controller/current_state_reg[2]/C
                         clock pessimism              0.309    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X107Y45        FDCE (Setup_fdce_C_CE)      -0.205    13.534    nrf_controller/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 nrf_controller/delay_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.185ns (24.432%)  route 3.665ns (75.568%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.864     5.938    nrf_controller/CLK
    SLICE_X107Y50        FDCE                                         r  nrf_controller/delay_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nrf_controller/delay_counter_reg[17]/Q
                         net (fo=2, routed)           0.961     7.354    nrf_controller/delay_counter[17]
    SLICE_X107Y49        LUT3 (Prop_lut3_I0_O)        0.154     7.508 f  nrf_controller/delay_counter[19]_i_11/O
                         net (fo=1, routed)           0.811     8.319    nrf_controller/delay_counter[19]_i_11_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.327     8.646 r  nrf_controller/delay_counter[19]_i_5/O
                         net (fo=4, routed)           0.859     9.505    nrf_controller/spi_master_inst/delay_counter_reg[11]
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124     9.629 r  nrf_controller/spi_master_inst/current_state[5]_i_4/O
                         net (fo=1, routed)           0.436    10.065    nrf_controller/spi_master_inst/current_state[5]_i_4_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124    10.189 r  nrf_controller/spi_master_inst/current_state[5]_i_1/O
                         net (fo=6, routed)           0.599    10.788    nrf_controller/current_state
    SLICE_X107Y45        FDCE                                         r  nrf_controller/current_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.700    13.465    nrf_controller/CLK
    SLICE_X107Y45        FDCE                                         r  nrf_controller/current_state_reg[5]/C
                         clock pessimism              0.309    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X107Y45        FDCE (Setup_fdce_C_CE)      -0.205    13.534    nrf_controller/current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 payload_assembler_inst/y_axis_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 2.145ns (42.203%)  route 2.938ns (57.797%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.802     5.876    payload_assembler_inst/CLK
    SLICE_X96Y45         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDCE (Prop_fdce_C_Q)         0.478     6.354 r  payload_assembler_inst/y_axis_out_reg[9]/Q
                         net (fo=2, routed)           1.166     7.520    payload_assembler_inst/y_axis_out[9]
    SLICE_X95Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.816 r  payload_assembler_inst/led2_counter[0]_i_31/O
                         net (fo=1, routed)           0.289     8.105    payload_assembler_inst/led2_counter[0]_i_31_n_0
    SLICE_X95Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.229 r  payload_assembler_inst/led2_counter[0]_i_26/O
                         net (fo=1, routed)           0.154     8.383    payload_assembler_inst/led2_counter[0]_i_26_n_0
    SLICE_X95Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  payload_assembler_inst/led2_counter[0]_i_20/O
                         net (fo=20, routed)          1.328     9.835    payload_assembler_inst/led2_counter[0]_i_20_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.959 r  payload_assembler_inst/led2_counter[12]_i_9/O
                         net (fo=1, routed)           0.000     9.959    nrf_controller/led2_counter_reg[15]_0[0]
    SLICE_X97Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.491 r  nrf_controller/led2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    nrf_controller/led2_counter_reg[12]_i_1_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.605 r  nrf_controller/led2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.605    nrf_controller/led2_counter_reg[16]_i_1_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.719 r  nrf_controller/led2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    nrf_controller/led2_counter_reg[20]_i_1_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.958 r  nrf_controller/led2_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.958    nrf_controller_n_87
    SLICE_X97Y54         FDCE                                         r  led2_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.608    13.372    clk_IBUF_BUFG
    SLICE_X97Y54         FDCE                                         r  led2_counter_reg[26]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.062    13.708    led2_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 nrf_controller/delay_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.185ns (24.501%)  route 3.651ns (75.499%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.864     5.938    nrf_controller/CLK
    SLICE_X107Y50        FDCE                                         r  nrf_controller/delay_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nrf_controller/delay_counter_reg[17]/Q
                         net (fo=2, routed)           0.961     7.354    nrf_controller/delay_counter[17]
    SLICE_X107Y49        LUT3 (Prop_lut3_I0_O)        0.154     7.508 f  nrf_controller/delay_counter[19]_i_11/O
                         net (fo=1, routed)           0.811     8.319    nrf_controller/delay_counter[19]_i_11_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.327     8.646 r  nrf_controller/delay_counter[19]_i_5/O
                         net (fo=4, routed)           0.859     9.505    nrf_controller/spi_master_inst/delay_counter_reg[11]
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124     9.629 r  nrf_controller/spi_master_inst/current_state[5]_i_4/O
                         net (fo=1, routed)           0.436    10.065    nrf_controller/spi_master_inst/current_state[5]_i_4_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I3_O)        0.124    10.189 r  nrf_controller/spi_master_inst/current_state[5]_i_1/O
                         net (fo=6, routed)           0.585    10.774    nrf_controller/current_state
    SLICE_X106Y45        FDCE                                         r  nrf_controller/current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.700    13.465    nrf_controller/CLK
    SLICE_X106Y45        FDCE                                         r  nrf_controller/current_state_reg[4]/C
                         clock pessimism              0.309    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X106Y45        FDCE (Setup_fdce_C_CE)      -0.205    13.534    nrf_controller/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 payload_assembler_inst/y_axis_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 2.129ns (42.020%)  route 2.938ns (57.980%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.802     5.876    payload_assembler_inst/CLK
    SLICE_X96Y45         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDCE (Prop_fdce_C_Q)         0.478     6.354 r  payload_assembler_inst/y_axis_out_reg[9]/Q
                         net (fo=2, routed)           1.166     7.520    payload_assembler_inst/y_axis_out[9]
    SLICE_X95Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.816 r  payload_assembler_inst/led2_counter[0]_i_31/O
                         net (fo=1, routed)           0.289     8.105    payload_assembler_inst/led2_counter[0]_i_31_n_0
    SLICE_X95Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.229 r  payload_assembler_inst/led2_counter[0]_i_26/O
                         net (fo=1, routed)           0.154     8.383    payload_assembler_inst/led2_counter[0]_i_26_n_0
    SLICE_X95Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  payload_assembler_inst/led2_counter[0]_i_20/O
                         net (fo=20, routed)          1.328     9.835    payload_assembler_inst/led2_counter[0]_i_20_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.959 r  payload_assembler_inst/led2_counter[12]_i_9/O
                         net (fo=1, routed)           0.000     9.959    nrf_controller/led2_counter_reg[15]_0[0]
    SLICE_X97Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.491 r  nrf_controller/led2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    nrf_controller/led2_counter_reg[12]_i_1_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.605 r  nrf_controller/led2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.605    nrf_controller/led2_counter_reg[16]_i_1_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.719 r  nrf_controller/led2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    nrf_controller/led2_counter_reg[20]_i_1_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.942 r  nrf_controller/led2_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.942    nrf_controller_n_89
    SLICE_X97Y54         FDCE                                         r  led2_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.608    13.372    clk_IBUF_BUFG
    SLICE_X97Y54         FDCE                                         r  led2_counter_reg[24]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.062    13.708    led2_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 payload_assembler_inst/y_axis_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 2.126ns (41.986%)  route 2.938ns (58.014%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.802     5.876    payload_assembler_inst/CLK
    SLICE_X96Y45         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDCE (Prop_fdce_C_Q)         0.478     6.354 r  payload_assembler_inst/y_axis_out_reg[9]/Q
                         net (fo=2, routed)           1.166     7.520    payload_assembler_inst/y_axis_out[9]
    SLICE_X95Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.816 r  payload_assembler_inst/led2_counter[0]_i_31/O
                         net (fo=1, routed)           0.289     8.105    payload_assembler_inst/led2_counter[0]_i_31_n_0
    SLICE_X95Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.229 r  payload_assembler_inst/led2_counter[0]_i_26/O
                         net (fo=1, routed)           0.154     8.383    payload_assembler_inst/led2_counter[0]_i_26_n_0
    SLICE_X95Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  payload_assembler_inst/led2_counter[0]_i_20/O
                         net (fo=20, routed)          1.328     9.835    payload_assembler_inst/led2_counter[0]_i_20_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.959 r  payload_assembler_inst/led2_counter[12]_i_9/O
                         net (fo=1, routed)           0.000     9.959    nrf_controller/led2_counter_reg[15]_0[0]
    SLICE_X97Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.491 r  nrf_controller/led2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    nrf_controller/led2_counter_reg[12]_i_1_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.605 r  nrf_controller/led2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.605    nrf_controller/led2_counter_reg[16]_i_1_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.939 r  nrf_controller/led2_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.939    nrf_controller_n_85
    SLICE_X97Y53         FDCE                                         r  led2_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.608    13.372    clk_IBUF_BUFG
    SLICE_X97Y53         FDCE                                         r  led2_counter_reg[21]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X97Y53         FDCE (Setup_fdce_C_D)        0.062    13.708    led2_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 led1_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.371ns (69.307%)  route 0.164ns (30.693%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.614     1.700    clk_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  led1_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y49         FDCE (Prop_fdce_C_Q)         0.164     1.864 f  led1_counter_reg[7]/Q
                         net (fo=4, routed)           0.164     2.028    payload_assembler_inst/led1_counter_reg[7]
    SLICE_X96Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.073 r  payload_assembler_inst/led1_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     2.073    nrf_controller/led1_counter_reg[7]_0[3]
    SLICE_X96Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.182 r  nrf_controller/led1_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.182    nrf_controller/led1_counter_reg[4]_i_1_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.235 r  nrf_controller/led1_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.235    nrf_controller_n_47
    SLICE_X96Y50         FDCE                                         r  led1_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.878     2.220    clk_IBUF_BUFG
    SLICE_X96Y50         FDCE                                         r  led1_counter_reg[8]/C
                         clock pessimism             -0.256     1.964    
    SLICE_X96Y50         FDCE (Hold_fdce_C_D)         0.134     2.098    led1_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.642     1.728    nrf_controller/spi_master_inst/CLK
    SLICE_X113Y45        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.869 r  nrf_controller/spi_master_inst/clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.088     1.958    nrf_controller/spi_master_inst/clk_div_counter_reg_n_0_[1]
    SLICE_X112Y45        LUT6 (Prop_lut6_I4_O)        0.045     2.003 r  nrf_controller/spi_master_inst/clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.003    nrf_controller/spi_master_inst/clk_div_counter[3]
    SLICE_X112Y45        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.913     2.255    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y45        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[3]/C
                         clock pessimism             -0.514     1.741    
    SLICE_X112Y45        FDCE (Hold_fdce_C_D)         0.121     1.862    nrf_controller/spi_master_inst/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.642     1.728    nrf_controller/spi_master_inst/CLK
    SLICE_X113Y45        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.869 r  nrf_controller/spi_master_inst/clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.090     1.960    nrf_controller/spi_master_inst/clk_div_counter_reg_n_0_[1]
    SLICE_X112Y45        LUT5 (Prop_lut5_I2_O)        0.045     2.005 r  nrf_controller/spi_master_inst/clk_div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.005    nrf_controller/spi_master_inst/clk_div_counter[2]
    SLICE_X112Y45        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.913     2.255    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y45        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[2]/C
                         clock pessimism             -0.514     1.741    
    SLICE_X112Y45        FDCE (Hold_fdce_C_D)         0.120     1.861    nrf_controller/spi_master_inst/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 led3_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.371ns (68.332%)  route 0.172ns (31.668%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.615     1.701    clk_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  led3_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.164     1.865 f  led3_counter_reg[11]/Q
                         net (fo=4, routed)           0.171     2.036    payload_assembler_inst/led3_counter_reg[11]
    SLICE_X100Y49        LUT4 (Prop_lut4_I0_O)        0.045     2.081 r  payload_assembler_inst/led3_counter[8]_i_6/O
                         net (fo=1, routed)           0.000     2.081    nrf_controller/led3_counter_reg[11]_0[3]
    SLICE_X100Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.190 r  nrf_controller/led3_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.191    nrf_controller/led3_counter_reg[8]_i_1_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.244 r  nrf_controller/led3_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.244    nrf_controller_n_105
    SLICE_X100Y50        FDCE                                         r  led3_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.879     2.221    clk_IBUF_BUFG
    SLICE_X100Y50        FDCE                                         r  led3_counter_reg[12]/C
                         clock pessimism             -0.256     1.965    
    SLICE_X100Y50        FDCE (Hold_fdce_C_D)         0.134     2.099    led3_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/rx_shift_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.614     1.700    nrf_controller/spi_master_inst/CLK
    SLICE_X101Y46        FDCE                                         r  nrf_controller/spi_master_inst/rx_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y46        FDCE (Prop_fdce_C_Q)         0.141     1.841 r  nrf_controller/spi_master_inst/rx_shift_reg[6]/Q
                         net (fo=1, routed)           0.101     1.942    nrf_controller/spi_master_inst/p_0_in[7]
    SLICE_X99Y47         FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.884     2.226    nrf_controller/spi_master_inst/CLK
    SLICE_X99Y47         FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[7]/C
                         clock pessimism             -0.509     1.717    
    SLICE_X99Y47         FDCE (Hold_fdce_C_D)         0.070     1.787    nrf_controller/spi_master_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 led0_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.615     1.701    clk_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  led0_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.141     1.842 f  led0_counter_reg[3]/Q
                         net (fo=3, routed)           0.170     2.012    nrf_controller/led0_counter_reg[3]
    SLICE_X105Y49        LUT2 (Prop_lut2_I0_O)        0.045     2.057 r  nrf_controller/led0_counter[0]_i_11/O
                         net (fo=1, routed)           0.000     2.057    nrf_controller/led0_counter[0]_i_11_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.172 r  nrf_controller/led0_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.173    nrf_controller/led0_counter_reg[0]_i_2_n_0
    SLICE_X105Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.227 r  nrf_controller/led0_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.227    nrf_controller_n_16
    SLICE_X105Y50        FDCE                                         r  led0_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.880     2.222    clk_IBUF_BUFG
    SLICE_X105Y50        FDCE                                         r  led0_counter_reg[4]/C
                         clock pessimism             -0.256     1.966    
    SLICE_X105Y50        FDCE (Hold_fdce_C_D)         0.105     2.071    led0_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 led3_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.384ns (69.073%)  route 0.172ns (30.927%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.615     1.701    clk_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  led3_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.164     1.865 f  led3_counter_reg[11]/Q
                         net (fo=4, routed)           0.171     2.036    payload_assembler_inst/led3_counter_reg[11]
    SLICE_X100Y49        LUT4 (Prop_lut4_I0_O)        0.045     2.081 r  payload_assembler_inst/led3_counter[8]_i_6/O
                         net (fo=1, routed)           0.000     2.081    nrf_controller/led3_counter_reg[11]_0[3]
    SLICE_X100Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.190 r  nrf_controller/led3_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.191    nrf_controller/led3_counter_reg[8]_i_1_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.257 r  nrf_controller/led3_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.257    nrf_controller_n_103
    SLICE_X100Y50        FDCE                                         r  led3_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.879     2.221    clk_IBUF_BUFG
    SLICE_X100Y50        FDCE                                         r  led3_counter_reg[14]/C
                         clock pessimism             -0.256     1.965    
    SLICE_X100Y50        FDCE (Hold_fdce_C_D)         0.134     2.099    led3_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nrf_controller/rx_payload_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.613     1.699    nrf_controller/CLK
    SLICE_X95Y45         FDCE                                         r  nrf_controller/rx_payload_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y45         FDCE (Prop_fdce_C_Q)         0.141     1.840 r  nrf_controller/rx_payload_reg[25]/Q
                         net (fo=1, routed)           0.102     1.942    payload_assembler_inst/Q[25]
    SLICE_X96Y45         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.883     2.225    payload_assembler_inst/CLK
    SLICE_X96Y45         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[9]/C
                         clock pessimism             -0.510     1.715    
    SLICE_X96Y45         FDCE (Hold_fdce_C_D)         0.064     1.779    payload_assembler_inst/y_axis_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nrf_controller/rx_payload_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/z_axis_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.614     1.700    nrf_controller/CLK
    SLICE_X99Y46         FDCE                                         r  nrf_controller/rx_payload_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y46         FDCE (Prop_fdce_C_Q)         0.141     1.841 r  nrf_controller/rx_payload_reg[35]/Q
                         net (fo=1, routed)           0.115     1.956    payload_assembler_inst/Q[35]
    SLICE_X99Y44         FDCE                                         r  payload_assembler_inst/z_axis_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.883     2.225    payload_assembler_inst/CLK
    SLICE_X99Y44         FDCE                                         r  payload_assembler_inst/z_axis_out_reg[3]/C
                         clock pessimism             -0.509     1.716    
    SLICE_X99Y44         FDCE (Hold_fdce_C_D)         0.076     1.792    payload_assembler_inst/z_axis_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 led0_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.157%)  route 0.171ns (31.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.615     1.701    clk_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  led0_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.141     1.842 f  led0_counter_reg[3]/Q
                         net (fo=3, routed)           0.170     2.012    nrf_controller/led0_counter_reg[3]
    SLICE_X105Y49        LUT2 (Prop_lut2_I0_O)        0.045     2.057 r  nrf_controller/led0_counter[0]_i_11/O
                         net (fo=1, routed)           0.000     2.057    nrf_controller/led0_counter[0]_i_11_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.172 r  nrf_controller/led0_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.173    nrf_controller/led0_counter_reg[0]_i_2_n_0
    SLICE_X105Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.238 r  nrf_controller/led0_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.238    nrf_controller_n_14
    SLICE_X105Y50        FDCE                                         r  led0_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.880     2.222    clk_IBUF_BUFG
    SLICE_X105Y50        FDCE                                         r  led0_counter_reg[6]/C
                         clock pessimism             -0.256     1.966    
    SLICE_X105Y50        FDCE (Hold_fdce_C_D)         0.105     2.071    led0_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X105Y49   led0_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X105Y51   led0_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X105Y51   led0_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X105Y52   led0_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X105Y52   led0_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y51   led0_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X105Y52   led0_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X105Y53   led0_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X105Y53   led0_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y51   led0_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y51   led0_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y52   led0_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y52   led0_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y51   led0_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y52   led0_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y50   led0_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X95Y48    led1_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X95Y48    led1_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X95Y48    led1_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y49   led0_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y49   led0_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y51   led0_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y51   led0_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y52   led0_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y52   led0_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y51   led0_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y52   led0_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y53   led0_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y53   led0_counter_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.465    11.074    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X95Y46         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X95Y46         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[10]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X95Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.258    payload_assembler_inst/y_axis_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.465    11.074    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X95Y46         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X95Y46         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[12]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X95Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.258    payload_assembler_inst/y_axis_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.465    11.074    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X95Y46         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X95Y46         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[13]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X95Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.258    payload_assembler_inst/y_axis_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.465    11.074    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X95Y46         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X95Y46         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[14]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X95Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.258    payload_assembler_inst/y_axis_out_reg[14]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.465    11.074    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X95Y46         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X95Y46         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[5]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X95Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.258    payload_assembler_inst/y_axis_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.465    11.074    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X95Y46         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X95Y46         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[7]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X95Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.258    payload_assembler_inst/y_axis_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.465    11.074    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X95Y46         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X95Y46         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[8]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X95Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.258    payload_assembler_inst/y_axis_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.580ns (11.680%)  route 4.386ns (88.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.485    11.094    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X96Y45         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X96Y45         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[11]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDCE (Recov_fdce_C_CLR)     -0.361    13.302    payload_assembler_inst/y_axis_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.580ns (11.680%)  route 4.386ns (88.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.485    11.094    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X96Y45         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X96Y45         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[15]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDCE (Recov_fdce_C_CLR)     -0.361    13.302    payload_assembler_inst/y_axis_out_reg[15]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.580ns (11.680%)  route 4.386ns (88.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.900     9.485    payload_assembler_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  payload_assembler_inst/x_axis_out[15]_i_1/O
                         net (fo=103, routed)         1.485    11.094    payload_assembler_inst/y_axis_out_reg[0]_0
    SLICE_X96Y45         FDCE                                         f  payload_assembler_inst/y_axis_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.624    13.389    payload_assembler_inst/CLK
    SLICE_X96Y45         FDCE                                         r  payload_assembler_inst/y_axis_out_reg[9]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDCE (Recov_fdce_C_CLR)     -0.361    13.302    payload_assembler_inst/y_axis_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  2.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.294%)  route 1.327ns (87.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.127     3.072    nrf_controller/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.117 f  nrf_controller/nrf_ce_i_3/O
                         net (fo=9, routed)           0.199     3.316    nrf_controller_n_3
    SLICE_X106Y53        FDCE                                         f  led_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.905     2.247    clk_IBUF_BUFG
    SLICE_X106Y53        FDCE                                         r  led_state_reg[3]/C
                         clock pessimism             -0.261     1.986    
    SLICE_X106Y53        FDCE (Remov_fdce_C_CLR)     -0.092     1.894    led_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/nrf_csn_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.186ns (12.257%)  route 1.331ns (87.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.127     3.072    nrf_controller/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.117 f  nrf_controller/nrf_ce_i_3/O
                         net (fo=9, routed)           0.204     3.321    nrf_controller/nrf_ce_reg_0
    SLICE_X107Y51        FDPE                                         f  nrf_controller/nrf_csn_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.906     2.248    nrf_controller/CLK
    SLICE_X107Y51        FDPE                                         r  nrf_controller/nrf_csn_reg/C
                         clock pessimism             -0.261     1.987    
    SLICE_X107Y51        FDPE (Remov_fdpe_C_PRE)     -0.095     1.892    nrf_controller/nrf_csn_reg
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/nrf_ce_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.186ns (11.789%)  route 1.392ns (88.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.127     3.072    nrf_controller/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.117 f  nrf_controller/nrf_ce_i_3/O
                         net (fo=9, routed)           0.264     3.381    nrf_controller/nrf_ce_reg_0
    SLICE_X109Y50        FDCE                                         f  nrf_controller/nrf_ce_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.906     2.248    nrf_controller/CLK
    SLICE_X109Y50        FDCE                                         r  nrf_controller/nrf_ce_reg/C
                         clock pessimism             -0.261     1.987    
    SLICE_X109Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.895    nrf_controller/nrf_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.186ns (11.628%)  route 1.414ns (88.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.117     3.061    nrf_controller/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.106 f  nrf_controller/payload_ready_i_2/O
                         net (fo=104, routed)         0.297     3.403    nrf_controller_n_6
    SLICE_X105Y49        FDCE                                         f  led0_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.885     2.227    clk_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  led0_counter_reg[0]/C
                         clock pessimism             -0.256     1.971    
    SLICE_X105Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.879    led0_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.186ns (11.628%)  route 1.414ns (88.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.117     3.061    nrf_controller/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.106 f  nrf_controller/payload_ready_i_2/O
                         net (fo=104, routed)         0.297     3.403    nrf_controller_n_6
    SLICE_X105Y49        FDCE                                         f  led0_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.885     2.227    clk_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  led0_counter_reg[3]/C
                         clock pessimism             -0.256     1.971    
    SLICE_X105Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.879    led0_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_latched_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.520%)  route 1.429ns (88.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.117     3.061    nrf_controller/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.106 f  nrf_controller/payload_ready_i_2/O
                         net (fo=104, routed)         0.312     3.418    nrf_controller_n_6
    SLICE_X104Y52        FDCE                                         f  led0_latched_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.880     2.222    clk_IBUF_BUFG
    SLICE_X104Y52        FDCE                                         r  led0_latched_reg/C
                         clock pessimism             -0.261     1.961    
    SLICE_X104Y52        FDCE (Remov_fdce_C_CLR)     -0.067     1.894    led0_latched_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           3.418    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.186ns (11.321%)  route 1.457ns (88.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.191     3.136    nrf_controller/spi_master_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.181 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=126, routed)         0.266     3.447    nrf_controller/spi_mosi_reg
    SLICE_X110Y49        FDCE                                         f  nrf_controller/watchdog_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.914     2.256    nrf_controller/CLK
    SLICE_X110Y49        FDCE                                         r  nrf_controller/watchdog_counter_reg[10]/C
                         clock pessimism             -0.256     2.000    
    SLICE_X110Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.908    nrf_controller/watchdog_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.186ns (11.321%)  route 1.457ns (88.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.191     3.136    nrf_controller/spi_master_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.181 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=126, routed)         0.266     3.447    nrf_controller/spi_mosi_reg
    SLICE_X110Y49        FDCE                                         f  nrf_controller/watchdog_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.914     2.256    nrf_controller/CLK
    SLICE_X110Y49        FDCE                                         r  nrf_controller/watchdog_counter_reg[11]/C
                         clock pessimism             -0.256     2.000    
    SLICE_X110Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.908    nrf_controller/watchdog_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.186ns (11.321%)  route 1.457ns (88.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.191     3.136    nrf_controller/spi_master_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.181 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=126, routed)         0.266     3.447    nrf_controller/spi_mosi_reg
    SLICE_X110Y49        FDCE                                         f  nrf_controller/watchdog_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.914     2.256    nrf_controller/CLK
    SLICE_X110Y49        FDCE                                         r  nrf_controller/watchdog_counter_reg[12]/C
                         clock pessimism             -0.256     2.000    
    SLICE_X110Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.908    nrf_controller/watchdog_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.186ns (11.321%)  route 1.457ns (88.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.191     3.136    nrf_controller/spi_master_inst/reset_sync
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     3.181 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=126, routed)         0.266     3.447    nrf_controller/spi_mosi_reg
    SLICE_X110Y49        FDCE                                         f  nrf_controller/watchdog_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.914     2.256    nrf_controller/CLK
    SLICE_X110Y49        FDCE                                         r  nrf_controller/watchdog_counter_reg[9]/C
                         clock pessimism             -0.256     2.000    
    SLICE_X110Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.908    nrf_controller/watchdog_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  1.538    





