/*
 Klara-RTL
 Copyright (c) 2025 Anders Pistol.

 This Source Code Form is subject to the terms of the Mozilla Public
 License, v. 2.0. If a copy of the MPL was not distributed with this
 file, You can obtain one at https://mozilla.org/MPL/2.0/.
*/
#include <Core/Log/Log.h>

#include "verilated.h"
#include "verilated_fst_c.h"

#include "Emulator2/CPU/Bus.h"
#include "Emulator2/CPU/GL/CPU_gate.h"
#include "Emulator2/CPU/GL/verilator/VCPU_top.h"
#include "Emulator2/CPU/GL/verilator/VCPU_top___024root.h"

using namespace traktor;

namespace
{

uint32_t bit(uint32_t value)
{
	return value ? 1 : 0;
}

}

T_IMPLEMENT_RTTI_CLASS(L"CPU_gate", CPU_gate, ICPU)

CPU_gate::CPU_gate(Bus* bus, const char* trace)
:   m_bus(bus)
{
	m_tb = new VCPU_top();
	m_tb->reset = 0;
	m_tb->clock = 0;
	m_tb->bus_ready = 0;
	m_tb->bus_rdata = 0;

	if (trace)
	{
		Verilated::traceEverOn(true);
		m_tfp = new VerilatedFstC;
		m_tb->trace(m_tfp, 99);
		m_tfp->open(trace);
	}

	m_tb->eval();
}

CPU_gate::~CPU_gate()
{
	m_tb->final();

	if (m_tfp)
	{
		m_tfp->close();
		delete m_tfp;
	}

	delete m_tb;
}

bool CPU_gate::tick(uint32_t count)
{
	for (uint32_t i = 0; i < count; ++i)
	{
		const uint32_t from = m_tb->rootp->CPU_top__DOT__cpu__DOT__writeback__DOT__retired;
		while (m_tb->rootp->CPU_top__DOT__cpu__DOT__writeback__DOT__retired == from)
		{
			// Dispatch interrupt signals.
			m_tb->timer_interrupt = 0;
			m_tb->external_interrupt = 0;

			if ((m_interrupt & TIMER) != 0)
				m_tb->timer_interrupt = 1;
			if ((m_interrupt & EXTERNAL) != 0)
				m_tb->external_interrupt = 1;

			m_interrupt = 0;

			// Positive edge.
			m_time++;

			m_tb->clock = 1;
			m_tb->eval();

			if (m_tfp)
				m_tfp->dump(m_time);

			// Handle bus request.
			m_tb->bus_ready = 0;
			if (m_tb->bus_request)
			{
				if (!m_lastBusRequest)
				{
					if (!m_tb->bus_rw)
					{
						const uint32_t data = m_bus->readU32(m_tb->bus_address);
						m_tb->bus_rdata = data;
					}
					else
					{
						m_bus->writeU32(m_tb->bus_address, m_tb->bus_wdata);
					}
				}

				m_tb->bus_ready = 1;
			}
			m_lastBusRequest = (bool)m_tb->bus_request;

			// Tick devices attached to bus.
			if (!m_bus->tick(this))
				return false;

			// Negative edge.
			m_time++;

			m_tb->clock = 0;
			m_tb->eval();

			if (m_tfp)
				m_tfp->dump(m_time);
		}
	}
	return true;
}

void CPU_gate::interrupt(uint32_t mask)
{
	m_interrupt |= mask;
}

void CPU_gate::flushCaches()
{
	m_bus->reset();
}

void CPU_gate::setPC(uint32_t value)
{
	m_tb->rootp->CPU_top__DOT__cpu__DOT__fetch__DOT__pc = value;
	m_bus->reset();
}

uint32_t CPU_gate::getPC() const
{
	return m_tb->rootp->CPU_top__DOT__cpu__DOT__writeback__DOT__last_pc;
}

void CPU_gate::setRegister(uint32_t index, uint32_t value)
{
	m_tb->rootp->CPU_top__DOT__cpu__DOT__registers__DOT__r[index] = value;
}

uint32_t CPU_gate::getRegister(uint32_t index) const
{
	return m_tb->rootp->CPU_top__DOT__cpu__DOT__registers__DOT__r[index];
}

uint32_t CPU_gate::getCSR(uint16_t csr) const
{
	switch (csr)
	{
	case MSTATUS:
		return (bit(m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mstatus_mpie) << 4) |
		       (bit(m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mstatus_mie) << 3);

	case MIE:
		return (bit(m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mie_meie) << 11) |
		       (bit(m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mie_mtie) << 7)  |
		       (bit(m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mie_msie) << 3);

	case MTVEC:
		return m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mtvec;

	case MSCRATCH:
		return m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mscratch;

	case MEPC:
		return m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mepc;
		
	case MCAUSE:
		return m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mcause;

	case MIP:
		return (bit(m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mip_meip) << 11) |
		       (bit(m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mip_mtip) << 7)  |
		       (bit(m_tb->rootp->CPU_top__DOT__cpu__DOT__csr__DOT__mip_msip) << 3);

	default:
		break;
	}
	return 0;
}
