{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 19:09:03 2020 " "Info: Processing started: Fri Feb 28 19:09:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_yunsuanqi -c zjw_yunsuanqi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_yunsuanqi -c zjw_yunsuanqi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ldr4 " "Info: Assuming node \"ldr4\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -224 72 240 -208 "ldr4" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ldr4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "T3 " "Info: Assuming node \"T3\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -240 -256 -88 -224 "T3" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "T3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ldr5 " "Info: Assuming node \"ldr5\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -152 72 240 -136 "ldr5" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ldr5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "T2 " "Info: Assuming node \"T2\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -96 -256 -88 -80 "T2" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "T2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr1 " "Info: Assuming node \"lddr1\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -16 72 240 0 "lddr1" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr2 " "Info: Assuming node \"lddr2\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -80 72 240 -64 "lddr2" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -104 264 328 -56 "inst9" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -40 264 328 8 "inst10" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -176 264 328 -128 "inst14" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -248 264 328 -200 "inst15" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ldr4 " "Info: No valid register-to-register data paths exist for clock \"ldr4\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "T3 " "Info: No valid register-to-register data paths exist for clock \"T3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ldr5 " "Info: No valid register-to-register data paths exist for clock \"ldr5\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "T2 " "Info: No valid register-to-register data paths exist for clock \"T2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr1 " "Info: No valid register-to-register data paths exist for clock \"lddr1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr2 " "Info: No valid register-to-register data paths exist for clock \"lddr2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74374:inst1\|15 d\[5\] ldr5 2.618 ns register " "Info: tsu for register \"74374:inst1\|15\" (data pin = \"d\[5\]\", clock pin = \"ldr5\") is 2.618 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.886 ns + Longest pin register " "Info: + Longest pin to register delay is 8.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[5\] 1 PIN PIN_32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_32; Fanout = 1; PIN Node = 'd\[5\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns d~2 2 COMB IOC_X0_Y2_N4 4 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X0_Y2_N4; Fanout = 4; COMB Node = 'd~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { d[5] d~2 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.627 ns) + CELL(0.206 ns) 8.778 ns 74374:inst1\|15~feeder 3 COMB LCCOMB_X17_Y10_N10 1 " "Info: 3: + IC(7.627 ns) + CELL(0.206 ns) = 8.778 ns; Loc. = LCCOMB_X17_Y10_N10; Fanout = 1; COMB Node = '74374:inst1\|15~feeder'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.833 ns" { d~2 74374:inst1|15~feeder } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.886 ns 74374:inst1\|15 4 REG LCFF_X17_Y10_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.886 ns; Loc. = LCFF_X17_Y10_N11; Fanout = 1; REG Node = '74374:inst1\|15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74374:inst1|15~feeder 74374:inst1|15 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 14.17 % ) " "Info: Total cell delay = 1.259 ns ( 14.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.627 ns ( 85.83 % ) " "Info: Total interconnect delay = 7.627 ns ( 85.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.886 ns" { d[5] d~2 74374:inst1|15~feeder 74374:inst1|15 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.886 ns" { d[5] {} d~2 {} 74374:inst1|15~feeder {} 74374:inst1|15 {} } { 0.000ns 0.000ns 7.627ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ldr5 destination 6.228 ns - Shortest register " "Info: - Shortest clock path from clock \"ldr5\" to destination register is 6.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns ldr5 1 CLK PIN_120 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_120; Fanout = 1; CLK Node = 'ldr5'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldr5 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -152 72 240 -136 "ldr5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.206 ns) 2.524 ns inst14 2 COMB LCCOMB_X18_Y11_N8 1 " "Info: 2: + IC(1.374 ns) + CELL(0.206 ns) = 2.524 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { ldr5 inst14 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -176 264 328 -128 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.000 ns) 4.714 ns inst14~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(2.190 ns) + CELL(0.000 ns) = 4.714 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -176 264 328 -128 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 6.228 ns 74374:inst1\|15 4 REG LCFF_X17_Y10_N11 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 6.228 ns; Loc. = LCFF_X17_Y10_N11; Fanout = 1; REG Node = '74374:inst1\|15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { inst14~clkctrl 74374:inst1|15 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 29.16 % ) " "Info: Total cell delay = 1.816 ns ( 29.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.412 ns ( 70.84 % ) " "Info: Total interconnect delay = 4.412 ns ( 70.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.228 ns" { ldr5 inst14 inst14~clkctrl 74374:inst1|15 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.228 ns" { ldr5 {} ldr5~combout {} inst14 {} inst14~clkctrl {} 74374:inst1|15 {} } { 0.000ns 0.000ns 1.374ns 2.190ns 0.848ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.886 ns" { d[5] d~2 74374:inst1|15~feeder 74374:inst1|15 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.886 ns" { d[5] {} d~2 {} 74374:inst1|15~feeder {} 74374:inst1|15 {} } { 0.000ns 0.000ns 7.627ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.228 ns" { ldr5 inst14 inst14~clkctrl 74374:inst1|15 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.228 ns" { ldr5 {} ldr5~combout {} inst14 {} inst14~clkctrl {} 74374:inst1|15 {} } { 0.000ns 0.000ns 1.374ns 2.190ns 0.848ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "T2 d\[5\] 74273:inst2\|14 23.614 ns register " "Info: tco from clock \"T2\" to destination pin \"d\[5\]\" through register \"74273:inst2\|14\" is 23.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T2 source 6.318 ns + Longest register " "Info: + Longest clock path from clock \"T2\" to source register is 6.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns T2 1 CLK PIN_87 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_87; Fanout = 2; CLK Node = 'T2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -96 -256 -88 -80 "T2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.206 ns) 3.302 ns inst10 2 COMB LCCOMB_X25_Y11_N4 1 " "Info: 2: + IC(2.151 ns) + CELL(0.206 ns) = 3.302 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 1; COMB Node = 'inst10'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { T2 inst10 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -40 264 328 8 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.000 ns) 4.799 ns inst10~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 4.799 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -40 264 328 8 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 6.318 ns 74273:inst2\|14 4 REG LCFF_X20_Y10_N1 2 " "Info: 4: + IC(0.853 ns) + CELL(0.666 ns) = 6.318 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 2; REG Node = '74273:inst2\|14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { inst10~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 28.76 % ) " "Info: Total cell delay = 1.817 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.501 ns ( 71.24 % ) " "Info: Total interconnect delay = 4.501 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.318 ns" { T2 inst10 inst10~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.318 ns" { T2 {} T2~combout {} inst10 {} inst10~clkctrl {} 74273:inst2|14 {} } { 0.000ns 0.000ns 2.151ns 1.497ns 0.853ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.992 ns + Longest register pin " "Info: + Longest register to pin delay is 16.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst2\|14 1 REG LCFF_X20_Y10_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 2; REG Node = '74273:inst2\|14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst2|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.646 ns) 2.161 ns 74181:inst7\|47~0 2 COMB LCCOMB_X26_Y10_N6 2 " "Info: 2: + IC(1.515 ns) + CELL(0.646 ns) = 2.161 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 2; COMB Node = '74181:inst7\|47~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { 74273:inst2|14 74181:inst7|47~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.537 ns) 3.098 ns 74181:inst7\|78~1 3 COMB LCCOMB_X26_Y10_N8 3 " "Info: 3: + IC(0.400 ns) + CELL(0.537 ns) = 3.098 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 3; COMB Node = '74181:inst7\|78~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { 74181:inst7|47~0 74181:inst7|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.615 ns) 5.165 ns 74181:inst7\|78~2 4 COMB LCCOMB_X20_Y10_N2 1 " "Info: 4: + IC(1.452 ns) + CELL(0.615 ns) = 5.165 ns; Loc. = LCCOMB_X20_Y10_N2; Fanout = 1; COMB Node = '74181:inst7\|78~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { 74181:inst7|78~1 74181:inst7|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.370 ns) 6.231 ns 74181:inst7\|78~3 5 COMB LCCOMB_X20_Y10_N12 4 " "Info: 5: + IC(0.696 ns) + CELL(0.370 ns) = 6.231 ns; Loc. = LCCOMB_X20_Y10_N12; Fanout = 4; COMB Node = '74181:inst7\|78~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { 74181:inst7|78~2 74181:inst7|78~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.206 ns) 7.856 ns 74181:inst4\|75~2 6 COMB LCCOMB_X25_Y10_N8 1 " "Info: 6: + IC(1.419 ns) + CELL(0.206 ns) = 7.856 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = '74181:inst4\|75~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { 74181:inst7|78~3 74181:inst4|75~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.615 ns) 8.844 ns 74244:inst5\|10~2 7 COMB LCCOMB_X25_Y10_N18 1 " "Info: 7: + IC(0.373 ns) + CELL(0.615 ns) = 8.844 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 1; COMB Node = '74244:inst5\|10~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { 74181:inst4|75~2 74244:inst5|10~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.202 ns) 9.714 ns 74244:inst5\|10~3 8 COMB LCCOMB_X26_Y10_N0 1 " "Info: 8: + IC(0.668 ns) + CELL(0.202 ns) = 9.714 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = '74244:inst5\|10~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { 74244:inst5|10~2 74244:inst5|10~3 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.048 ns) + CELL(3.230 ns) 16.992 ns d\[5\] 9 PIN PIN_32 0 " "Info: 9: + IC(4.048 ns) + CELL(3.230 ns) = 16.992 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'd\[5\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.278 ns" { 74244:inst5|10~3 d[5] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.421 ns ( 37.79 % ) " "Info: Total cell delay = 6.421 ns ( 37.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.571 ns ( 62.21 % ) " "Info: Total interconnect delay = 10.571 ns ( 62.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "16.992 ns" { 74273:inst2|14 74181:inst7|47~0 74181:inst7|78~1 74181:inst7|78~2 74181:inst7|78~3 74181:inst4|75~2 74244:inst5|10~2 74244:inst5|10~3 d[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "16.992 ns" { 74273:inst2|14 {} 74181:inst7|47~0 {} 74181:inst7|78~1 {} 74181:inst7|78~2 {} 74181:inst7|78~3 {} 74181:inst4|75~2 {} 74244:inst5|10~2 {} 74244:inst5|10~3 {} d[5] {} } { 0.000ns 1.515ns 0.400ns 1.452ns 0.696ns 1.419ns 0.373ns 0.668ns 4.048ns } { 0.000ns 0.646ns 0.537ns 0.615ns 0.370ns 0.206ns 0.615ns 0.202ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.318 ns" { T2 inst10 inst10~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.318 ns" { T2 {} T2~combout {} inst10 {} inst10~clkctrl {} 74273:inst2|14 {} } { 0.000ns 0.000ns 2.151ns 1.497ns 0.853ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "16.992 ns" { 74273:inst2|14 74181:inst7|47~0 74181:inst7|78~1 74181:inst7|78~2 74181:inst7|78~3 74181:inst4|75~2 74244:inst5|10~2 74244:inst5|10~3 d[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "16.992 ns" { 74273:inst2|14 {} 74181:inst7|47~0 {} 74181:inst7|78~1 {} 74181:inst7|78~2 {} 74181:inst7|78~3 {} 74181:inst4|75~2 {} 74244:inst5|10~2 {} 74244:inst5|10~3 {} d[5] {} } { 0.000ns 1.515ns 0.400ns 1.452ns 0.696ns 1.419ns 0.373ns 0.668ns 4.048ns } { 0.000ns 0.646ns 0.537ns 0.615ns 0.370ns 0.206ns 0.615ns 0.202ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[1\] d\[5\] 23.655 ns Longest " "Info: Longest tpd from source pin \"s\[1\]\" to destination pin \"d\[5\]\" is 23.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns s\[1\] 1 PIN PIN_26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 8; PIN Node = 's\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 456 624 -120 "s\[3..0\]" "" } { -144 624 672 -128 "S\[3..0\]" "" } { 192 680 712 208 "S\[0\]" "" } { 208 680 712 224 "S\[1\]" "" } { 224 680 712 240 "S\[2\]" "" } { 240 680 712 256 "S\[3\]" "" } { 504 680 712 520 "S\[0\]" "" } { 520 680 712 536 "S\[1\]" "" } { 536 680 712 552 "S\[2\]" "" } { 552 680 712 568 "S\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.598 ns) + CELL(0.624 ns) 9.177 ns 74181:inst7\|43~0 2 COMB LCCOMB_X26_Y10_N28 3 " "Info: 2: + IC(7.598 ns) + CELL(0.624 ns) = 9.177 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 3; COMB Node = '74181:inst7\|43~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.222 ns" { s[1] 74181:inst7|43~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 9.761 ns 74181:inst7\|78~1 3 COMB LCCOMB_X26_Y10_N8 3 " "Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 9.761 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 3; COMB Node = '74181:inst7\|78~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { 74181:inst7|43~0 74181:inst7|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.615 ns) 11.828 ns 74181:inst7\|78~2 4 COMB LCCOMB_X20_Y10_N2 1 " "Info: 4: + IC(1.452 ns) + CELL(0.615 ns) = 11.828 ns; Loc. = LCCOMB_X20_Y10_N2; Fanout = 1; COMB Node = '74181:inst7\|78~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { 74181:inst7|78~1 74181:inst7|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.370 ns) 12.894 ns 74181:inst7\|78~3 5 COMB LCCOMB_X20_Y10_N12 4 " "Info: 5: + IC(0.696 ns) + CELL(0.370 ns) = 12.894 ns; Loc. = LCCOMB_X20_Y10_N12; Fanout = 4; COMB Node = '74181:inst7\|78~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { 74181:inst7|78~2 74181:inst7|78~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.206 ns) 14.519 ns 74181:inst4\|75~2 6 COMB LCCOMB_X25_Y10_N8 1 " "Info: 6: + IC(1.419 ns) + CELL(0.206 ns) = 14.519 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = '74181:inst4\|75~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { 74181:inst7|78~3 74181:inst4|75~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.615 ns) 15.507 ns 74244:inst5\|10~2 7 COMB LCCOMB_X25_Y10_N18 1 " "Info: 7: + IC(0.373 ns) + CELL(0.615 ns) = 15.507 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 1; COMB Node = '74244:inst5\|10~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { 74181:inst4|75~2 74244:inst5|10~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.202 ns) 16.377 ns 74244:inst5\|10~3 8 COMB LCCOMB_X26_Y10_N0 1 " "Info: 8: + IC(0.668 ns) + CELL(0.202 ns) = 16.377 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = '74244:inst5\|10~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { 74244:inst5|10~2 74244:inst5|10~3 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.048 ns) + CELL(3.230 ns) 23.655 ns d\[5\] 9 PIN PIN_32 0 " "Info: 9: + IC(4.048 ns) + CELL(3.230 ns) = 23.655 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'd\[5\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.278 ns" { 74244:inst5|10~3 d[5] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.023 ns ( 29.69 % ) " "Info: Total cell delay = 7.023 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.632 ns ( 70.31 % ) " "Info: Total interconnect delay = 16.632 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "23.655 ns" { s[1] 74181:inst7|43~0 74181:inst7|78~1 74181:inst7|78~2 74181:inst7|78~3 74181:inst4|75~2 74244:inst5|10~2 74244:inst5|10~3 d[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "23.655 ns" { s[1] {} s[1]~combout {} 74181:inst7|43~0 {} 74181:inst7|78~1 {} 74181:inst7|78~2 {} 74181:inst7|78~3 {} 74181:inst4|75~2 {} 74244:inst5|10~2 {} 74244:inst5|10~3 {} d[5] {} } { 0.000ns 0.000ns 7.598ns 0.378ns 1.452ns 0.696ns 1.419ns 0.373ns 0.668ns 4.048ns } { 0.000ns 0.955ns 0.624ns 0.206ns 0.615ns 0.370ns 0.206ns 0.615ns 0.202ns 3.230ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74374:inst1\|16 d\[4\] T3 0.131 ns register " "Info: th for register \"74374:inst1\|16\" (data pin = \"d\[4\]\", clock pin = \"T3\") is 0.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 destination 7.271 ns + Longest register " "Info: + Longest clock path from clock \"T3\" to destination register is 7.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns T3 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'T3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -240 -256 -88 -224 "T3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(0.366 ns) 3.567 ns inst14 2 COMB LCCOMB_X18_Y11_N8 1 " "Info: 2: + IC(2.267 ns) + CELL(0.366 ns) = 3.567 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { T3 inst14 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -176 264 328 -128 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.000 ns) 5.757 ns inst14~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(2.190 ns) + CELL(0.000 ns) = 5.757 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -176 264 328 -128 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 7.271 ns 74374:inst1\|16 4 REG LCFF_X17_Y10_N7 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 7.271 ns; Loc. = LCFF_X17_Y10_N7; Fanout = 1; REG Node = '74374:inst1\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { inst14~clkctrl 74374:inst1|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.966 ns ( 27.04 % ) " "Info: Total cell delay = 1.966 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.305 ns ( 72.96 % ) " "Info: Total interconnect delay = 5.305 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { T3 inst14 inst14~clkctrl 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { T3 {} T3~combout {} inst14 {} inst14~clkctrl {} 74374:inst1|16 {} } { 0.000ns 0.000ns 2.267ns 2.190ns 0.848ns } { 0.000ns 0.934ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.446 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[4\] 1 PIN PIN_100 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_100; Fanout = 1; PIN Node = 'd\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns d~3 2 COMB IOC_X28_Y11_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X28_Y11_N1; Fanout = 4; COMB Node = 'd~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { d[4] d~3 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.187 ns) + CELL(0.206 ns) 7.338 ns 74374:inst1\|16~feeder 3 COMB LCCOMB_X17_Y10_N6 1 " "Info: 3: + IC(6.187 ns) + CELL(0.206 ns) = 7.338 ns; Loc. = LCCOMB_X17_Y10_N6; Fanout = 1; COMB Node = '74374:inst1\|16~feeder'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.393 ns" { d~3 74374:inst1|16~feeder } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.446 ns 74374:inst1\|16 4 REG LCFF_X17_Y10_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.446 ns; Loc. = LCFF_X17_Y10_N7; Fanout = 1; REG Node = '74374:inst1\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74374:inst1|16~feeder 74374:inst1|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 16.91 % ) " "Info: Total cell delay = 1.259 ns ( 16.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.187 ns ( 83.09 % ) " "Info: Total interconnect delay = 6.187 ns ( 83.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.446 ns" { d[4] d~3 74374:inst1|16~feeder 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.446 ns" { d[4] {} d~3 {} 74374:inst1|16~feeder {} 74374:inst1|16 {} } { 0.000ns 0.000ns 6.187ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { T3 inst14 inst14~clkctrl 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { T3 {} T3~combout {} inst14 {} inst14~clkctrl {} 74374:inst1|16 {} } { 0.000ns 0.000ns 2.267ns 2.190ns 0.848ns } { 0.000ns 0.934ns 0.366ns 0.000ns 0.666ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.446 ns" { d[4] d~3 74374:inst1|16~feeder 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.446 ns" { d[4] {} d~3 {} 74374:inst1|16~feeder {} 74374:inst1|16 {} } { 0.000ns 0.000ns 6.187ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 19:09:04 2020 " "Info: Processing ended: Fri Feb 28 19:09:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
