{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449280290136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449280290137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 19:51:29 2015 " "Processing started: Fri Dec 04 19:51:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449280290137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449280290137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449280290137 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449280291738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pantalla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PANTALLA-MAIN " "Found design unit 1: PANTALLA-MAIN" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280292996 ""} { "Info" "ISGN_ENTITY_NAME" "1 PANTALLA " "Found entity 1: PANTALLA" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280292996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449280292996 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MY.vhd " "Can't analyze file -- file MY.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449280293019 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ILUMINACION.vhd " "Can't analyze file -- file ILUMINACION.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449280293033 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FRECUENCIA1.vhd " "Can't analyze file -- file FRECUENCIA1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449280293056 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DIVISOR_FRECUENCIA2.vhd " "Can't analyze file -- file DIVISOR_FRECUENCIA2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449280293069 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CALCULOS.vhd " "Can't analyze file -- file CALCULOS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449280293084 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FRECUENCIA1HZ.vhd " "Can't analyze file -- file FRECUENCIA1HZ.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449280293098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frecuencia2hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frecuencia2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRECUENCIA2HZ-RTL " "Found design unit 1: FRECUENCIA2HZ-RTL" {  } { { "FRECUENCIA2HZ.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/FRECUENCIA2HZ.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293105 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRECUENCIA2HZ " "Found entity 1: FRECUENCIA2HZ" {  } { { "FRECUENCIA2HZ.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/FRECUENCIA2HZ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449280293105 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FRECUENCIA3HZ.vhd " "Can't analyze file -- file FRECUENCIA3HZ.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449280293169 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Secuencia.vhd " "Can't analyze file -- file Secuencia.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449280293185 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CONTROLADOR1.vhd " "Can't analyze file -- file CONTROLADOR1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449280293198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexorsimon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexorsimon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLEXORSIMON-RTL " "Found design unit 1: MULTIPLEXORSIMON-RTL" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293205 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXORSIMON " "Found entity 1: MULTIPLEXORSIMON" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449280293205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "vga.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293448 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449280293448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449280293454 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisor_frecuencia.vhd 2 1 " "Using design file divisor_frecuencia.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_FRECUENCIA-RTL " "Found design unit 1: DIVISOR_FRECUENCIA-RTL" {  } { { "divisor_frecuencia.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/divisor_frecuencia.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293501 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_FRECUENCIA " "Found entity 1: DIVISOR_FRECUENCIA" {  } { { "divisor_frecuencia.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/divisor_frecuencia.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293501 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449280293501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_FRECUENCIA DIVISOR_FRECUENCIA:D1 " "Elaborating entity \"DIVISOR_FRECUENCIA\" for hierarchy \"DIVISOR_FRECUENCIA:D1\"" {  } { { "vga.vhd" "D1" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280293505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRECUENCIA2HZ FRECUENCIA2HZ:D2 " "Elaborating entity \"FRECUENCIA2HZ\" for hierarchy \"FRECUENCIA2HZ:D2\"" {  } { { "vga.vhd" "D2" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280293531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frecuencia4hz.vhd 2 1 " "Using design file frecuencia4hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRECUENCIA4HZ-RTL " "Found design unit 1: FRECUENCIA4HZ-RTL" {  } { { "frecuencia4hz.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/frecuencia4hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293618 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRECUENCIA4HZ " "Found entity 1: FRECUENCIA4HZ" {  } { { "frecuencia4hz.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/frecuencia4hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293618 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449280293618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRECUENCIA4HZ FRECUENCIA4HZ:D3 " "Elaborating entity \"FRECUENCIA4HZ\" for hierarchy \"FRECUENCIA4HZ:D3\"" {  } { { "vga.vhd" "D3" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280293622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frecuencia8hz.vhd 2 1 " "Using design file frecuencia8hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRECUENCIA8HZ-RTL " "Found design unit 1: FRECUENCIA8HZ-RTL" {  } { { "frecuencia8hz.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/frecuencia8hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293702 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRECUENCIA8HZ " "Found entity 1: FRECUENCIA8HZ" {  } { { "frecuencia8hz.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/frecuencia8hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449280293702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRECUENCIA8HZ FRECUENCIA8HZ:D4 " "Elaborating entity \"FRECUENCIA8HZ\" for hierarchy \"FRECUENCIA8HZ:D4\"" {  } { { "vga.vhd" "D4" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280293706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXORSIMON MULTIPLEXORSIMON:D5 " "Elaborating entity \"MULTIPLEXORSIMON\" for hierarchy \"MULTIPLEXORSIMON:D5\"" {  } { { "vga.vhd" "D5" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280293753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH1 MULTIPLEXORSIMON.vhd(22) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(22): signal \"PUSH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293804 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH2 MULTIPLEXORSIMON.vhd(22) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(22): signal \"PUSH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293805 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH3 MULTIPLEXORSIMON.vhd(22) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(22): signal \"PUSH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293805 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH_ONOFF MULTIPLEXORSIMON.vhd(22) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(22): signal \"PUSH_ONOFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293805 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK1 MULTIPLEXORSIMON.vhd(23) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(23): signal \"CLK1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293805 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH2 MULTIPLEXORSIMON.vhd(26) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(26): signal \"PUSH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293805 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH1 MULTIPLEXORSIMON.vhd(26) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(26): signal \"PUSH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293805 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH3 MULTIPLEXORSIMON.vhd(26) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(26): signal \"PUSH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293805 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH_ONOFF MULTIPLEXORSIMON.vhd(26) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(26): signal \"PUSH_ONOFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293809 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK2 MULTIPLEXORSIMON.vhd(27) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(27): signal \"CLK2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293810 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH3 MULTIPLEXORSIMON.vhd(30) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(30): signal \"PUSH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293810 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH1 MULTIPLEXORSIMON.vhd(30) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(30): signal \"PUSH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293810 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH2 MULTIPLEXORSIMON.vhd(30) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(30): signal \"PUSH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293811 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH_ONOFF MULTIPLEXORSIMON.vhd(30) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(30): signal \"PUSH_ONOFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293811 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP MULTIPLEXORSIMON.vhd(19) " "VHDL Process Statement warning at MULTIPLEXORSIMON.vhd(19): inferring latch(es) for signal or variable \"TEMP\", which holds its previous value in one or more paths through the process" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449280293811 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP MULTIPLEXORSIMON.vhd(30) " "Inferred latch for \"TEMP\" at MULTIPLEXORSIMON.vhd(30)" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280293811 "|VGA|MULTIPLEXORSIMON:D5"}
{ "Warning" "WSGN_SEARCH_FILE" "sync.vhd 2 1 " "Using design file sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293837 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280293837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449280293837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "vga.vhd" "C1" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280293841 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS sync.vhd(33) " "VHDL Process Statement warning at sync.vhd(33): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293941 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS sync.vhd(39) " "VHDL Process Statement warning at sync.vhd(39): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293942 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS sync.vhd(45) " "VHDL Process Statement warning at sync.vhd(45): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293942 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS sync.vhd(46) " "VHDL Process Statement warning at sync.vhd(46): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293942 "|VGA|SYNC:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PANTALLA PANTALLA:C2 " "Elaborating entity \"PANTALLA\" for hierarchy \"PANTALLA:C2\"" {  } { { "vga.vhd" "C2" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280293946 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ILUMINACION Pantalla.vhd(51) " "VHDL Signal Declaration warning at Pantalla.vhd(51): used explicit default value for signal \"ILUMINACION\" because signal was never assigned a value" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449280293950 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(96) " "VHDL Process Statement warning at Pantalla.vhd(96): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293951 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(96) " "VHDL Process Statement warning at Pantalla.vhd(96): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293951 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(100) " "VHDL Process Statement warning at Pantalla.vhd(100): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293952 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(100) " "VHDL Process Statement warning at Pantalla.vhd(100): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293952 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(104) " "VHDL Process Statement warning at Pantalla.vhd(104): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293952 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(104) " "VHDL Process Statement warning at Pantalla.vhd(104): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293953 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COLOR_BLUE1 Pantalla.vhd(105) " "VHDL Process Statement warning at Pantalla.vhd(105): signal \"COLOR_BLUE1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293954 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(108) " "VHDL Process Statement warning at Pantalla.vhd(108): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293955 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(108) " "VHDL Process Statement warning at Pantalla.vhd(108): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293955 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COLOR_RED2 Pantalla.vhd(109) " "VHDL Process Statement warning at Pantalla.vhd(109): signal \"COLOR_RED2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293955 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COLOR_GREEN2 Pantalla.vhd(109) " "VHDL Process Statement warning at Pantalla.vhd(109): signal \"COLOR_GREEN2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293957 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(112) " "VHDL Process Statement warning at Pantalla.vhd(112): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293957 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(112) " "VHDL Process Statement warning at Pantalla.vhd(112): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293957 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COLOR_GREEN3 Pantalla.vhd(114) " "VHDL Process Statement warning at Pantalla.vhd(114): signal \"COLOR_GREEN3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293960 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COLOR_BLUE3 Pantalla.vhd(115) " "VHDL Process Statement warning at Pantalla.vhd(115): signal \"COLOR_BLUE3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293960 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(118) " "VHDL Process Statement warning at Pantalla.vhd(118): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293961 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(118) " "VHDL Process Statement warning at Pantalla.vhd(118): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293962 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COLOR_RED4 Pantalla.vhd(119) " "VHDL Process Statement warning at Pantalla.vhd(119): signal \"COLOR_RED4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293963 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COLOR_BLUE4 Pantalla.vhd(119) " "VHDL Process Statement warning at Pantalla.vhd(119): signal \"COLOR_BLUE4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293964 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(122) " "VHDL Process Statement warning at Pantalla.vhd(122): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293965 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(122) " "VHDL Process Statement warning at Pantalla.vhd(122): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293965 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(128) " "VHDL Process Statement warning at Pantalla.vhd(128): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293966 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(128) " "VHDL Process Statement warning at Pantalla.vhd(128): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293966 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(134) " "VHDL Process Statement warning at Pantalla.vhd(134): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293968 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(134) " "VHDL Process Statement warning at Pantalla.vhd(134): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293968 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ONOFF Pantalla.vhd(142) " "VHDL Process Statement warning at Pantalla.vhd(142): signal \"SWITCH_ONOFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293969 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(143) " "VHDL Process Statement warning at Pantalla.vhd(143): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293969 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(143) " "VHDL Process Statement warning at Pantalla.vhd(143): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293970 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(146) " "VHDL Process Statement warning at Pantalla.vhd(146): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293970 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(146) " "VHDL Process Statement warning at Pantalla.vhd(146): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293971 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(149) " "VHDL Process Statement warning at Pantalla.vhd(149): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293971 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(149) " "VHDL Process Statement warning at Pantalla.vhd(149): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293972 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(152) " "VHDL Process Statement warning at Pantalla.vhd(152): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293972 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(152) " "VHDL Process Statement warning at Pantalla.vhd(152): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293973 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(155) " "VHDL Process Statement warning at Pantalla.vhd(155): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293973 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(155) " "VHDL Process Statement warning at Pantalla.vhd(155): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293974 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ONOFF Pantalla.vhd(160) " "VHDL Process Statement warning at Pantalla.vhd(160): signal \"SWITCH_ONOFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293975 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(161) " "VHDL Process Statement warning at Pantalla.vhd(161): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293977 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(161) " "VHDL Process Statement warning at Pantalla.vhd(161): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293977 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(164) " "VHDL Process Statement warning at Pantalla.vhd(164): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293978 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(164) " "VHDL Process Statement warning at Pantalla.vhd(164): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293978 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(167) " "VHDL Process Statement warning at Pantalla.vhd(167): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293979 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(167) " "VHDL Process Statement warning at Pantalla.vhd(167): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293979 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(170) " "VHDL Process Statement warning at Pantalla.vhd(170): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293979 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(170) " "VHDL Process Statement warning at Pantalla.vhd(170): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293980 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(173) " "VHDL Process Statement warning at Pantalla.vhd(173): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293980 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(173) " "VHDL Process Statement warning at Pantalla.vhd(173): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293981 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(178) " "VHDL Process Statement warning at Pantalla.vhd(178): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293981 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(178) " "VHDL Process Statement warning at Pantalla.vhd(178): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293981 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(181) " "VHDL Process Statement warning at Pantalla.vhd(181): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293982 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(181) " "VHDL Process Statement warning at Pantalla.vhd(181): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293982 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(184) " "VHDL Process Statement warning at Pantalla.vhd(184): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293983 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(184) " "VHDL Process Statement warning at Pantalla.vhd(184): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293983 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(187) " "VHDL Process Statement warning at Pantalla.vhd(187): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293983 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(187) " "VHDL Process Statement warning at Pantalla.vhd(187): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293983 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ONOFF Pantalla.vhd(191) " "VHDL Process Statement warning at Pantalla.vhd(191): signal \"SWITCH_ONOFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293984 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_LEVEL1 Pantalla.vhd(191) " "VHDL Process Statement warning at Pantalla.vhd(191): signal \"SWITCH_LEVEL1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293984 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_LEVEL2 Pantalla.vhd(191) " "VHDL Process Statement warning at Pantalla.vhd(191): signal \"SWITCH_LEVEL2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280293984 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_LEVEL3 Pantalla.vhd(191) " "VHDL Process Statement warning at Pantalla.vhd(191): signal \"SWITCH_LEVEL3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294055 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(192) " "VHDL Process Statement warning at Pantalla.vhd(192): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294056 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(192) " "VHDL Process Statement warning at Pantalla.vhd(192): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294057 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(195) " "VHDL Process Statement warning at Pantalla.vhd(195): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294057 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(195) " "VHDL Process Statement warning at Pantalla.vhd(195): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294057 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(198) " "VHDL Process Statement warning at Pantalla.vhd(198): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294059 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(198) " "VHDL Process Statement warning at Pantalla.vhd(198): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294059 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(201) " "VHDL Process Statement warning at Pantalla.vhd(201): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294060 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(201) " "VHDL Process Statement warning at Pantalla.vhd(201): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294060 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ONOFF Pantalla.vhd(206) " "VHDL Process Statement warning at Pantalla.vhd(206): signal \"SWITCH_ONOFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294061 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_LEVEL2 Pantalla.vhd(206) " "VHDL Process Statement warning at Pantalla.vhd(206): signal \"SWITCH_LEVEL2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294061 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_LEVEL1 Pantalla.vhd(206) " "VHDL Process Statement warning at Pantalla.vhd(206): signal \"SWITCH_LEVEL1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294061 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_LEVEL3 Pantalla.vhd(206) " "VHDL Process Statement warning at Pantalla.vhd(206): signal \"SWITCH_LEVEL3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294062 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(207) " "VHDL Process Statement warning at Pantalla.vhd(207): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294063 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(207) " "VHDL Process Statement warning at Pantalla.vhd(207): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294063 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(210) " "VHDL Process Statement warning at Pantalla.vhd(210): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294068 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(210) " "VHDL Process Statement warning at Pantalla.vhd(210): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294068 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(213) " "VHDL Process Statement warning at Pantalla.vhd(213): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294070 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(213) " "VHDL Process Statement warning at Pantalla.vhd(213): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294070 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(216) " "VHDL Process Statement warning at Pantalla.vhd(216): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294071 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(216) " "VHDL Process Statement warning at Pantalla.vhd(216): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294072 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ONOFF Pantalla.vhd(221) " "VHDL Process Statement warning at Pantalla.vhd(221): signal \"SWITCH_ONOFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294072 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_LEVEL3 Pantalla.vhd(221) " "VHDL Process Statement warning at Pantalla.vhd(221): signal \"SWITCH_LEVEL3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294074 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_LEVEL1 Pantalla.vhd(221) " "VHDL Process Statement warning at Pantalla.vhd(221): signal \"SWITCH_LEVEL1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294075 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_LEVEL2 Pantalla.vhd(221) " "VHDL Process Statement warning at Pantalla.vhd(221): signal \"SWITCH_LEVEL2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294075 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(222) " "VHDL Process Statement warning at Pantalla.vhd(222): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294075 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(222) " "VHDL Process Statement warning at Pantalla.vhd(222): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294075 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(225) " "VHDL Process Statement warning at Pantalla.vhd(225): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294076 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(225) " "VHDL Process Statement warning at Pantalla.vhd(225): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294076 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(228) " "VHDL Process Statement warning at Pantalla.vhd(228): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294077 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(228) " "VHDL Process Statement warning at Pantalla.vhd(228): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294077 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(231) " "VHDL Process Statement warning at Pantalla.vhd(231): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294077 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(231) " "VHDL Process Statement warning at Pantalla.vhd(231): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294077 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(239) " "VHDL Process Statement warning at Pantalla.vhd(239): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294078 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(239) " "VHDL Process Statement warning at Pantalla.vhd(239): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294078 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(244) " "VHDL Process Statement warning at Pantalla.vhd(244): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294079 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(244) " "VHDL Process Statement warning at Pantalla.vhd(244): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294079 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(249) " "VHDL Process Statement warning at Pantalla.vhd(249): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294079 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(249) " "VHDL Process Statement warning at Pantalla.vhd(249): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294079 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(254) " "VHDL Process Statement warning at Pantalla.vhd(254): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294080 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(254) " "VHDL Process Statement warning at Pantalla.vhd(254): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294080 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(259) " "VHDL Process Statement warning at Pantalla.vhd(259): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294081 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(259) " "VHDL Process Statement warning at Pantalla.vhd(259): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294081 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(265) " "VHDL Process Statement warning at Pantalla.vhd(265): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294081 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(265) " "VHDL Process Statement warning at Pantalla.vhd(265): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294081 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(272) " "VHDL Process Statement warning at Pantalla.vhd(272): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294082 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(272) " "VHDL Process Statement warning at Pantalla.vhd(272): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294082 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(277) " "VHDL Process Statement warning at Pantalla.vhd(277): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294082 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(277) " "VHDL Process Statement warning at Pantalla.vhd(277): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294083 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(282) " "VHDL Process Statement warning at Pantalla.vhd(282): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294083 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(282) " "VHDL Process Statement warning at Pantalla.vhd(282): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294083 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(287) " "VHDL Process Statement warning at Pantalla.vhd(287): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294084 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(287) " "VHDL Process Statement warning at Pantalla.vhd(287): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294084 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(294) " "VHDL Process Statement warning at Pantalla.vhd(294): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294084 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(294) " "VHDL Process Statement warning at Pantalla.vhd(294): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294085 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(299) " "VHDL Process Statement warning at Pantalla.vhd(299): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294085 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(299) " "VHDL Process Statement warning at Pantalla.vhd(299): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294086 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(304) " "VHDL Process Statement warning at Pantalla.vhd(304): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294086 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(304) " "VHDL Process Statement warning at Pantalla.vhd(304): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294086 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(309) " "VHDL Process Statement warning at Pantalla.vhd(309): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294087 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(309) " "VHDL Process Statement warning at Pantalla.vhd(309): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294087 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(315) " "VHDL Process Statement warning at Pantalla.vhd(315): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294087 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(315) " "VHDL Process Statement warning at Pantalla.vhd(315): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294088 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(320) " "VHDL Process Statement warning at Pantalla.vhd(320): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294088 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(320) " "VHDL Process Statement warning at Pantalla.vhd(320): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294088 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(325) " "VHDL Process Statement warning at Pantalla.vhd(325): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294089 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(325) " "VHDL Process Statement warning at Pantalla.vhd(325): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294089 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(330) " "VHDL Process Statement warning at Pantalla.vhd(330): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294089 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(330) " "VHDL Process Statement warning at Pantalla.vhd(330): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294089 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(335) " "VHDL Process Statement warning at Pantalla.vhd(335): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294090 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(335) " "VHDL Process Statement warning at Pantalla.vhd(335): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294090 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(340) " "VHDL Process Statement warning at Pantalla.vhd(340): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294091 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(340) " "VHDL Process Statement warning at Pantalla.vhd(340): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294091 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(345) " "VHDL Process Statement warning at Pantalla.vhd(345): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294091 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(345) " "VHDL Process Statement warning at Pantalla.vhd(345): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294091 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(350) " "VHDL Process Statement warning at Pantalla.vhd(350): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294092 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(350) " "VHDL Process Statement warning at Pantalla.vhd(350): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294092 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(355) " "VHDL Process Statement warning at Pantalla.vhd(355): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294093 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(355) " "VHDL Process Statement warning at Pantalla.vhd(355): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294093 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(363) " "VHDL Process Statement warning at Pantalla.vhd(363): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294093 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(363) " "VHDL Process Statement warning at Pantalla.vhd(363): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294093 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(368) " "VHDL Process Statement warning at Pantalla.vhd(368): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294094 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(368) " "VHDL Process Statement warning at Pantalla.vhd(368): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294094 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(373) " "VHDL Process Statement warning at Pantalla.vhd(373): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294095 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(373) " "VHDL Process Statement warning at Pantalla.vhd(373): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294095 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(378) " "VHDL Process Statement warning at Pantalla.vhd(378): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294095 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(378) " "VHDL Process Statement warning at Pantalla.vhd(378): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294123 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(383) " "VHDL Process Statement warning at Pantalla.vhd(383): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294208 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(383) " "VHDL Process Statement warning at Pantalla.vhd(383): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294209 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(388) " "VHDL Process Statement warning at Pantalla.vhd(388): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294209 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(388) " "VHDL Process Statement warning at Pantalla.vhd(388): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294209 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(393) " "VHDL Process Statement warning at Pantalla.vhd(393): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294210 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(393) " "VHDL Process Statement warning at Pantalla.vhd(393): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294210 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(398) " "VHDL Process Statement warning at Pantalla.vhd(398): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294211 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(398) " "VHDL Process Statement warning at Pantalla.vhd(398): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294211 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(403) " "VHDL Process Statement warning at Pantalla.vhd(403): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294211 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(403) " "VHDL Process Statement warning at Pantalla.vhd(403): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294212 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(408) " "VHDL Process Statement warning at Pantalla.vhd(408): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294212 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(408) " "VHDL Process Statement warning at Pantalla.vhd(408): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294212 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(413) " "VHDL Process Statement warning at Pantalla.vhd(413): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294213 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(413) " "VHDL Process Statement warning at Pantalla.vhd(413): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294213 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(418) " "VHDL Process Statement warning at Pantalla.vhd(418): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294213 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(418) " "VHDL Process Statement warning at Pantalla.vhd(418): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294214 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(423) " "VHDL Process Statement warning at Pantalla.vhd(423): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294214 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(423) " "VHDL Process Statement warning at Pantalla.vhd(423): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294214 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(428) " "VHDL Process Statement warning at Pantalla.vhd(428): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294215 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(428) " "VHDL Process Statement warning at Pantalla.vhd(428): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294215 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(433) " "VHDL Process Statement warning at Pantalla.vhd(433): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294215 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(433) " "VHDL Process Statement warning at Pantalla.vhd(433): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294216 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(438) " "VHDL Process Statement warning at Pantalla.vhd(438): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294216 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(438) " "VHDL Process Statement warning at Pantalla.vhd(438): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294216 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(443) " "VHDL Process Statement warning at Pantalla.vhd(443): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294217 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(443) " "VHDL Process Statement warning at Pantalla.vhd(443): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294217 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(448) " "VHDL Process Statement warning at Pantalla.vhd(448): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294218 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(448) " "VHDL Process Statement warning at Pantalla.vhd(448): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294218 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(453) " "VHDL Process Statement warning at Pantalla.vhd(453): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294218 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(453) " "VHDL Process Statement warning at Pantalla.vhd(453): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294218 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(458) " "VHDL Process Statement warning at Pantalla.vhd(458): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294219 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(458) " "VHDL Process Statement warning at Pantalla.vhd(458): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294219 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(463) " "VHDL Process Statement warning at Pantalla.vhd(463): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294220 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(463) " "VHDL Process Statement warning at Pantalla.vhd(463): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294220 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(471) " "VHDL Process Statement warning at Pantalla.vhd(471): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294220 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(473) " "VHDL Process Statement warning at Pantalla.vhd(473): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294221 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(473) " "VHDL Process Statement warning at Pantalla.vhd(473): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294221 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(479) " "VHDL Process Statement warning at Pantalla.vhd(479): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294222 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(479) " "VHDL Process Statement warning at Pantalla.vhd(479): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294222 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(486) " "VHDL Process Statement warning at Pantalla.vhd(486): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294222 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(486) " "VHDL Process Statement warning at Pantalla.vhd(486): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294223 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(491) " "VHDL Process Statement warning at Pantalla.vhd(491): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294223 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(491) " "VHDL Process Statement warning at Pantalla.vhd(491): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294223 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(497) " "VHDL Process Statement warning at Pantalla.vhd(497): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294224 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(497) " "VHDL Process Statement warning at Pantalla.vhd(497): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294224 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(503) " "VHDL Process Statement warning at Pantalla.vhd(503): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294224 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(503) " "VHDL Process Statement warning at Pantalla.vhd(503): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294225 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(509) " "VHDL Process Statement warning at Pantalla.vhd(509): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294225 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(509) " "VHDL Process Statement warning at Pantalla.vhd(509): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294225 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(514) " "VHDL Process Statement warning at Pantalla.vhd(514): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294226 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(514) " "VHDL Process Statement warning at Pantalla.vhd(514): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294226 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(520) " "VHDL Process Statement warning at Pantalla.vhd(520): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294226 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(520) " "VHDL Process Statement warning at Pantalla.vhd(520): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294227 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(526) " "VHDL Process Statement warning at Pantalla.vhd(526): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294227 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(526) " "VHDL Process Statement warning at Pantalla.vhd(526): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294227 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(532) " "VHDL Process Statement warning at Pantalla.vhd(532): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294228 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(532) " "VHDL Process Statement warning at Pantalla.vhd(532): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294228 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(538) " "VHDL Process Statement warning at Pantalla.vhd(538): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294228 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(538) " "VHDL Process Statement warning at Pantalla.vhd(538): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294229 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(544) " "VHDL Process Statement warning at Pantalla.vhd(544): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294229 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(544) " "VHDL Process Statement warning at Pantalla.vhd(544): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294229 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(553) " "VHDL Process Statement warning at Pantalla.vhd(553): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294230 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(555) " "VHDL Process Statement warning at Pantalla.vhd(555): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294230 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(555) " "VHDL Process Statement warning at Pantalla.vhd(555): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294230 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(561) " "VHDL Process Statement warning at Pantalla.vhd(561): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294231 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(561) " "VHDL Process Statement warning at Pantalla.vhd(561): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294231 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(568) " "VHDL Process Statement warning at Pantalla.vhd(568): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294232 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(568) " "VHDL Process Statement warning at Pantalla.vhd(568): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294232 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(573) " "VHDL Process Statement warning at Pantalla.vhd(573): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294232 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(573) " "VHDL Process Statement warning at Pantalla.vhd(573): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294232 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(579) " "VHDL Process Statement warning at Pantalla.vhd(579): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294233 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(579) " "VHDL Process Statement warning at Pantalla.vhd(579): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294233 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(585) " "VHDL Process Statement warning at Pantalla.vhd(585): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294234 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(585) " "VHDL Process Statement warning at Pantalla.vhd(585): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294234 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(591) " "VHDL Process Statement warning at Pantalla.vhd(591): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294234 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(591) " "VHDL Process Statement warning at Pantalla.vhd(591): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294235 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(596) " "VHDL Process Statement warning at Pantalla.vhd(596): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294242 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(596) " "VHDL Process Statement warning at Pantalla.vhd(596): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294242 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(603) " "VHDL Process Statement warning at Pantalla.vhd(603): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294243 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(605) " "VHDL Process Statement warning at Pantalla.vhd(605): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294243 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(605) " "VHDL Process Statement warning at Pantalla.vhd(605): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294243 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(611) " "VHDL Process Statement warning at Pantalla.vhd(611): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294244 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(611) " "VHDL Process Statement warning at Pantalla.vhd(611): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294244 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(618) " "VHDL Process Statement warning at Pantalla.vhd(618): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294244 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(618) " "VHDL Process Statement warning at Pantalla.vhd(618): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294245 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(623) " "VHDL Process Statement warning at Pantalla.vhd(623): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294245 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(623) " "VHDL Process Statement warning at Pantalla.vhd(623): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294246 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(629) " "VHDL Process Statement warning at Pantalla.vhd(629): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294246 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(629) " "VHDL Process Statement warning at Pantalla.vhd(629): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294246 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(635) " "VHDL Process Statement warning at Pantalla.vhd(635): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 635 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294247 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(635) " "VHDL Process Statement warning at Pantalla.vhd(635): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 635 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294247 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(641) " "VHDL Process Statement warning at Pantalla.vhd(641): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 641 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294247 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(641) " "VHDL Process Statement warning at Pantalla.vhd(641): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 641 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294248 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(646) " "VHDL Process Statement warning at Pantalla.vhd(646): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294248 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(646) " "VHDL Process Statement warning at Pantalla.vhd(646): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294248 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(652) " "VHDL Process Statement warning at Pantalla.vhd(652): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294249 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(652) " "VHDL Process Statement warning at Pantalla.vhd(652): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294249 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(658) " "VHDL Process Statement warning at Pantalla.vhd(658): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294249 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(658) " "VHDL Process Statement warning at Pantalla.vhd(658): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294250 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(663) " "VHDL Process Statement warning at Pantalla.vhd(663): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294250 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(663) " "VHDL Process Statement warning at Pantalla.vhd(663): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294251 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(670) " "VHDL Process Statement warning at Pantalla.vhd(670): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294251 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(671) " "VHDL Process Statement warning at Pantalla.vhd(671): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 671 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294252 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(671) " "VHDL Process Statement warning at Pantalla.vhd(671): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 671 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294252 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(677) " "VHDL Process Statement warning at Pantalla.vhd(677): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 677 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294252 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(677) " "VHDL Process Statement warning at Pantalla.vhd(677): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 677 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294253 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(684) " "VHDL Process Statement warning at Pantalla.vhd(684): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 684 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294253 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(684) " "VHDL Process Statement warning at Pantalla.vhd(684): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 684 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294253 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(689) " "VHDL Process Statement warning at Pantalla.vhd(689): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 689 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294254 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(689) " "VHDL Process Statement warning at Pantalla.vhd(689): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 689 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294254 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(695) " "VHDL Process Statement warning at Pantalla.vhd(695): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 695 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294254 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(695) " "VHDL Process Statement warning at Pantalla.vhd(695): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 695 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294254 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(701) " "VHDL Process Statement warning at Pantalla.vhd(701): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 701 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294255 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(701) " "VHDL Process Statement warning at Pantalla.vhd(701): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 701 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294255 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(706) " "VHDL Process Statement warning at Pantalla.vhd(706): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294256 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(706) " "VHDL Process Statement warning at Pantalla.vhd(706): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294256 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(711) " "VHDL Process Statement warning at Pantalla.vhd(711): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 711 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294256 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(711) " "VHDL Process Statement warning at Pantalla.vhd(711): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 711 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294257 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(717) " "VHDL Process Statement warning at Pantalla.vhd(717): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294257 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(717) " "VHDL Process Statement warning at Pantalla.vhd(717): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294257 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(722) " "VHDL Process Statement warning at Pantalla.vhd(722): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 722 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294258 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(722) " "VHDL Process Statement warning at Pantalla.vhd(722): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 722 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294258 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(728) " "VHDL Process Statement warning at Pantalla.vhd(728): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294258 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(728) " "VHDL Process Statement warning at Pantalla.vhd(728): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294259 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(735) " "VHDL Process Statement warning at Pantalla.vhd(735): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 735 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294259 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(736) " "VHDL Process Statement warning at Pantalla.vhd(736): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294260 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(736) " "VHDL Process Statement warning at Pantalla.vhd(736): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294260 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(742) " "VHDL Process Statement warning at Pantalla.vhd(742): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294260 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(742) " "VHDL Process Statement warning at Pantalla.vhd(742): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294261 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(749) " "VHDL Process Statement warning at Pantalla.vhd(749): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294261 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(749) " "VHDL Process Statement warning at Pantalla.vhd(749): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294261 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(754) " "VHDL Process Statement warning at Pantalla.vhd(754): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294262 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(754) " "VHDL Process Statement warning at Pantalla.vhd(754): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294262 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(760) " "VHDL Process Statement warning at Pantalla.vhd(760): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294262 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(760) " "VHDL Process Statement warning at Pantalla.vhd(760): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294263 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(766) " "VHDL Process Statement warning at Pantalla.vhd(766): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294263 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(766) " "VHDL Process Statement warning at Pantalla.vhd(766): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294263 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(772) " "VHDL Process Statement warning at Pantalla.vhd(772): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294264 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(772) " "VHDL Process Statement warning at Pantalla.vhd(772): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294264 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(778) " "VHDL Process Statement warning at Pantalla.vhd(778): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 778 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294264 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(778) " "VHDL Process Statement warning at Pantalla.vhd(778): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 778 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294265 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(784) " "VHDL Process Statement warning at Pantalla.vhd(784): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 784 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294265 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(784) " "VHDL Process Statement warning at Pantalla.vhd(784): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 784 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294265 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(790) " "VHDL Process Statement warning at Pantalla.vhd(790): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294266 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(790) " "VHDL Process Statement warning at Pantalla.vhd(790): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294266 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(797) " "VHDL Process Statement warning at Pantalla.vhd(797): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294267 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(798) " "VHDL Process Statement warning at Pantalla.vhd(798): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294267 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(798) " "VHDL Process Statement warning at Pantalla.vhd(798): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294267 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(804) " "VHDL Process Statement warning at Pantalla.vhd(804): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 804 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294268 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(804) " "VHDL Process Statement warning at Pantalla.vhd(804): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 804 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294268 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(811) " "VHDL Process Statement warning at Pantalla.vhd(811): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294269 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(811) " "VHDL Process Statement warning at Pantalla.vhd(811): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294269 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(816) " "VHDL Process Statement warning at Pantalla.vhd(816): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294270 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(816) " "VHDL Process Statement warning at Pantalla.vhd(816): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294270 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(822) " "VHDL Process Statement warning at Pantalla.vhd(822): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 822 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294271 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(822) " "VHDL Process Statement warning at Pantalla.vhd(822): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 822 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294271 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(828) " "VHDL Process Statement warning at Pantalla.vhd(828): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294271 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(828) " "VHDL Process Statement warning at Pantalla.vhd(828): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294272 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(834) " "VHDL Process Statement warning at Pantalla.vhd(834): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294272 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(834) " "VHDL Process Statement warning at Pantalla.vhd(834): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294273 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(840) " "VHDL Process Statement warning at Pantalla.vhd(840): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294273 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(840) " "VHDL Process Statement warning at Pantalla.vhd(840): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294273 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(846) " "VHDL Process Statement warning at Pantalla.vhd(846): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294274 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(846) " "VHDL Process Statement warning at Pantalla.vhd(846): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294274 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(852) " "VHDL Process Statement warning at Pantalla.vhd(852): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 852 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294274 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(852) " "VHDL Process Statement warning at Pantalla.vhd(852): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 852 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294275 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(858) " "VHDL Process Statement warning at Pantalla.vhd(858): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294275 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(858) " "VHDL Process Statement warning at Pantalla.vhd(858): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294275 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(866) " "VHDL Process Statement warning at Pantalla.vhd(866): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294276 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(867) " "VHDL Process Statement warning at Pantalla.vhd(867): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 867 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294276 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(867) " "VHDL Process Statement warning at Pantalla.vhd(867): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 867 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294276 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(873) " "VHDL Process Statement warning at Pantalla.vhd(873): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 873 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294277 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(873) " "VHDL Process Statement warning at Pantalla.vhd(873): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 873 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294277 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(880) " "VHDL Process Statement warning at Pantalla.vhd(880): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 880 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294278 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(880) " "VHDL Process Statement warning at Pantalla.vhd(880): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 880 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294278 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(885) " "VHDL Process Statement warning at Pantalla.vhd(885): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294278 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(885) " "VHDL Process Statement warning at Pantalla.vhd(885): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294278 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(891) " "VHDL Process Statement warning at Pantalla.vhd(891): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294279 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(891) " "VHDL Process Statement warning at Pantalla.vhd(891): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294279 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(897) " "VHDL Process Statement warning at Pantalla.vhd(897): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 897 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294280 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(897) " "VHDL Process Statement warning at Pantalla.vhd(897): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 897 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294280 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(903) " "VHDL Process Statement warning at Pantalla.vhd(903): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 903 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294280 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(903) " "VHDL Process Statement warning at Pantalla.vhd(903): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 903 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294280 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(908) " "VHDL Process Statement warning at Pantalla.vhd(908): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 908 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294281 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(908) " "VHDL Process Statement warning at Pantalla.vhd(908): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 908 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294281 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(914) " "VHDL Process Statement warning at Pantalla.vhd(914): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 914 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294282 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(914) " "VHDL Process Statement warning at Pantalla.vhd(914): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 914 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294282 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(920) " "VHDL Process Statement warning at Pantalla.vhd(920): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294283 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(920) " "VHDL Process Statement warning at Pantalla.vhd(920): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294283 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(926) " "VHDL Process Statement warning at Pantalla.vhd(926): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 926 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294284 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(926) " "VHDL Process Statement warning at Pantalla.vhd(926): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 926 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294284 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(932) " "VHDL Process Statement warning at Pantalla.vhd(932): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 932 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294284 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(932) " "VHDL Process Statement warning at Pantalla.vhd(932): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 932 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294284 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(940) " "VHDL Process Statement warning at Pantalla.vhd(940): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 940 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294285 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(941) " "VHDL Process Statement warning at Pantalla.vhd(941): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 941 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294285 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(941) " "VHDL Process Statement warning at Pantalla.vhd(941): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 941 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294286 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(947) " "VHDL Process Statement warning at Pantalla.vhd(947): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294286 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(947) " "VHDL Process Statement warning at Pantalla.vhd(947): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294286 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(954) " "VHDL Process Statement warning at Pantalla.vhd(954): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294287 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(954) " "VHDL Process Statement warning at Pantalla.vhd(954): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294287 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(959) " "VHDL Process Statement warning at Pantalla.vhd(959): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 959 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294297 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(959) " "VHDL Process Statement warning at Pantalla.vhd(959): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 959 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294297 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(965) " "VHDL Process Statement warning at Pantalla.vhd(965): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 965 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294298 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(965) " "VHDL Process Statement warning at Pantalla.vhd(965): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 965 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294298 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(971) " "VHDL Process Statement warning at Pantalla.vhd(971): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 971 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294298 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(971) " "VHDL Process Statement warning at Pantalla.vhd(971): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 971 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294299 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(977) " "VHDL Process Statement warning at Pantalla.vhd(977): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 977 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294299 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(977) " "VHDL Process Statement warning at Pantalla.vhd(977): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 977 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294299 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(983) " "VHDL Process Statement warning at Pantalla.vhd(983): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 983 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294300 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(983) " "VHDL Process Statement warning at Pantalla.vhd(983): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 983 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294300 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(989) " "VHDL Process Statement warning at Pantalla.vhd(989): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 989 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294300 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(989) " "VHDL Process Statement warning at Pantalla.vhd(989): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 989 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294300 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(997) " "VHDL Process Statement warning at Pantalla.vhd(997): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 997 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294301 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(998) " "VHDL Process Statement warning at Pantalla.vhd(998): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 998 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294302 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(998) " "VHDL Process Statement warning at Pantalla.vhd(998): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 998 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294302 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1004) " "VHDL Process Statement warning at Pantalla.vhd(1004): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1004 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294302 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1004) " "VHDL Process Statement warning at Pantalla.vhd(1004): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1004 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294302 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1011) " "VHDL Process Statement warning at Pantalla.vhd(1011): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1011 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294303 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1011) " "VHDL Process Statement warning at Pantalla.vhd(1011): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1011 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294303 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1016) " "VHDL Process Statement warning at Pantalla.vhd(1016): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1016 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294304 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1016) " "VHDL Process Statement warning at Pantalla.vhd(1016): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1016 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294304 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1022) " "VHDL Process Statement warning at Pantalla.vhd(1022): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1022 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294304 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1022) " "VHDL Process Statement warning at Pantalla.vhd(1022): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1022 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294305 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1028) " "VHDL Process Statement warning at Pantalla.vhd(1028): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1028 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294305 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1028) " "VHDL Process Statement warning at Pantalla.vhd(1028): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1028 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294305 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1034) " "VHDL Process Statement warning at Pantalla.vhd(1034): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1034 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294306 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1034) " "VHDL Process Statement warning at Pantalla.vhd(1034): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1034 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294306 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1039) " "VHDL Process Statement warning at Pantalla.vhd(1039): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1039 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294307 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1039) " "VHDL Process Statement warning at Pantalla.vhd(1039): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1039 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294307 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1045) " "VHDL Process Statement warning at Pantalla.vhd(1045): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1045 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294307 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1045) " "VHDL Process Statement warning at Pantalla.vhd(1045): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1045 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294307 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1051) " "VHDL Process Statement warning at Pantalla.vhd(1051): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1051 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294308 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1051) " "VHDL Process Statement warning at Pantalla.vhd(1051): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1051 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294308 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1057) " "VHDL Process Statement warning at Pantalla.vhd(1057): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1057 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294309 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1057) " "VHDL Process Statement warning at Pantalla.vhd(1057): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1057 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294309 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1063) " "VHDL Process Statement warning at Pantalla.vhd(1063): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1063 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294309 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1063) " "VHDL Process Statement warning at Pantalla.vhd(1063): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1063 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294310 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1069) " "VHDL Process Statement warning at Pantalla.vhd(1069): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1069 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294310 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1069) " "VHDL Process Statement warning at Pantalla.vhd(1069): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1069 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294311 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(1077) " "VHDL Process Statement warning at Pantalla.vhd(1077): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1077 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294312 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1078) " "VHDL Process Statement warning at Pantalla.vhd(1078): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1078 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294339 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1078) " "VHDL Process Statement warning at Pantalla.vhd(1078): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1078 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294539 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1084) " "VHDL Process Statement warning at Pantalla.vhd(1084): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1084 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294539 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1084) " "VHDL Process Statement warning at Pantalla.vhd(1084): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1084 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294545 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1091) " "VHDL Process Statement warning at Pantalla.vhd(1091): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1091 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294545 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1091) " "VHDL Process Statement warning at Pantalla.vhd(1091): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1091 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294545 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1096) " "VHDL Process Statement warning at Pantalla.vhd(1096): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1096 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294546 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1096) " "VHDL Process Statement warning at Pantalla.vhd(1096): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1096 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294546 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1102) " "VHDL Process Statement warning at Pantalla.vhd(1102): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294547 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1102) " "VHDL Process Statement warning at Pantalla.vhd(1102): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294547 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1108) " "VHDL Process Statement warning at Pantalla.vhd(1108): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294548 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1108) " "VHDL Process Statement warning at Pantalla.vhd(1108): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294548 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1114) " "VHDL Process Statement warning at Pantalla.vhd(1114): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294548 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1114) " "VHDL Process Statement warning at Pantalla.vhd(1114): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294551 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1119) " "VHDL Process Statement warning at Pantalla.vhd(1119): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294552 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1119) " "VHDL Process Statement warning at Pantalla.vhd(1119): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294552 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1125) " "VHDL Process Statement warning at Pantalla.vhd(1125): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294553 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1125) " "VHDL Process Statement warning at Pantalla.vhd(1125): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294553 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1131) " "VHDL Process Statement warning at Pantalla.vhd(1131): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294553 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1131) " "VHDL Process Statement warning at Pantalla.vhd(1131): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294553 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1137) " "VHDL Process Statement warning at Pantalla.vhd(1137): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294554 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1137) " "VHDL Process Statement warning at Pantalla.vhd(1137): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294554 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMEROS Pantalla.vhd(1145) " "VHDL Process Statement warning at Pantalla.vhd(1145): signal \"NUMEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294555 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1146) " "VHDL Process Statement warning at Pantalla.vhd(1146): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294555 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1146) " "VHDL Process Statement warning at Pantalla.vhd(1146): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294556 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1152) " "VHDL Process Statement warning at Pantalla.vhd(1152): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294556 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1152) " "VHDL Process Statement warning at Pantalla.vhd(1152): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294557 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1158) " "VHDL Process Statement warning at Pantalla.vhd(1158): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294557 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1158) " "VHDL Process Statement warning at Pantalla.vhd(1158): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294558 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1163) " "VHDL Process Statement warning at Pantalla.vhd(1163): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294558 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1163) " "VHDL Process Statement warning at Pantalla.vhd(1163): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294559 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1169) " "VHDL Process Statement warning at Pantalla.vhd(1169): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294559 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1169) " "VHDL Process Statement warning at Pantalla.vhd(1169): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294559 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1175) " "VHDL Process Statement warning at Pantalla.vhd(1175): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294560 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1175) " "VHDL Process Statement warning at Pantalla.vhd(1175): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294560 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1181) " "VHDL Process Statement warning at Pantalla.vhd(1181): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294560 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1181) " "VHDL Process Statement warning at Pantalla.vhd(1181): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294561 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS Pantalla.vhd(1187) " "VHDL Process Statement warning at Pantalla.vhd(1187): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294561 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS Pantalla.vhd(1187) " "VHDL Process Statement warning at Pantalla.vhd(1187): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294561 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R Pantalla.vhd(89) " "VHDL Process Statement warning at Pantalla.vhd(89): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449280294562 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G Pantalla.vhd(89) " "VHDL Process Statement warning at Pantalla.vhd(89): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449280294565 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B Pantalla.vhd(89) " "VHDL Process Statement warning at Pantalla.vhd(89): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449280294567 "|VGA|PANTALLA:C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VELOCIDAD Pantalla.vhd(1199) " "VHDL Process Statement warning at Pantalla.vhd(1199): signal \"VELOCIDAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449280294569 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] Pantalla.vhd(89) " "Inferred latch for \"B\[0\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294786 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] Pantalla.vhd(89) " "Inferred latch for \"B\[1\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294789 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] Pantalla.vhd(89) " "Inferred latch for \"B\[2\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294792 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] Pantalla.vhd(89) " "Inferred latch for \"B\[3\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294795 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] Pantalla.vhd(89) " "Inferred latch for \"B\[4\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294798 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] Pantalla.vhd(89) " "Inferred latch for \"B\[5\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294801 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] Pantalla.vhd(89) " "Inferred latch for \"B\[6\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294804 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] Pantalla.vhd(89) " "Inferred latch for \"B\[7\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294807 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] Pantalla.vhd(89) " "Inferred latch for \"B\[8\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294810 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] Pantalla.vhd(89) " "Inferred latch for \"B\[9\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294813 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] Pantalla.vhd(89) " "Inferred latch for \"G\[0\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294817 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] Pantalla.vhd(89) " "Inferred latch for \"G\[1\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294820 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] Pantalla.vhd(89) " "Inferred latch for \"G\[2\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294823 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] Pantalla.vhd(89) " "Inferred latch for \"G\[3\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294826 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] Pantalla.vhd(89) " "Inferred latch for \"G\[4\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294829 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] Pantalla.vhd(89) " "Inferred latch for \"G\[5\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294832 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] Pantalla.vhd(89) " "Inferred latch for \"G\[6\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294839 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] Pantalla.vhd(89) " "Inferred latch for \"G\[7\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294843 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[8\] Pantalla.vhd(89) " "Inferred latch for \"G\[8\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294846 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[9\] Pantalla.vhd(89) " "Inferred latch for \"G\[9\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294849 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] Pantalla.vhd(89) " "Inferred latch for \"R\[0\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294852 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] Pantalla.vhd(89) " "Inferred latch for \"R\[1\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294855 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] Pantalla.vhd(89) " "Inferred latch for \"R\[2\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294859 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] Pantalla.vhd(89) " "Inferred latch for \"R\[3\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294862 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] Pantalla.vhd(89) " "Inferred latch for \"R\[4\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294940 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] Pantalla.vhd(89) " "Inferred latch for \"R\[5\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294949 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] Pantalla.vhd(89) " "Inferred latch for \"R\[6\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294952 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] Pantalla.vhd(89) " "Inferred latch for \"R\[7\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294955 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] Pantalla.vhd(89) " "Inferred latch for \"R\[8\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294962 "|VGA|PANTALLA:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] Pantalla.vhd(89) " "Inferred latch for \"R\[9\]\" at Pantalla.vhd(89)" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449280294966 "|VGA|PANTALLA:C2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PANTALLA:C2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PANTALLA:C2\|Mult4\"" {  } { { "Pantalla.vhd" "Mult4" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449280311269 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PANTALLA:C2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PANTALLA:C2\|Mult2\"" {  } { { "Pantalla.vhd" "Mult2" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449280311269 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PANTALLA:C2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PANTALLA:C2\|Mult3\"" {  } { { "Pantalla.vhd" "Mult3" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449280311269 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PANTALLA:C2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PANTALLA:C2\|Mult0\"" {  } { { "Pantalla.vhd" "Mult0" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449280311269 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PANTALLA:C2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PANTALLA:C2\|Mult1\"" {  } { { "Pantalla.vhd" "Mult1" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449280311269 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449280311269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PANTALLA:C2\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"PANTALLA:C2\|lpm_mult:Mult4\"" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449280311515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PANTALLA:C2\|lpm_mult:Mult4 " "Instantiated megafunction \"PANTALLA:C2\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280311516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280311516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280311516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280311516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280311516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280311516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280311516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280311516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280311516 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449280311516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_71t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_71t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_71t " "Found entity 1: mult_71t" {  } { { "db/mult_71t.tdf" "" { Text "C:/altera/Diseño de Hardware/Simon/db/mult_71t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449280311759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449280311759 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "PANTALLA:C2\|G\[7\] PANTALLA:C2\|G\[1\] " "Duplicate LATCH primitive \"PANTALLA:C2\|G\[7\]\" merged with LATCH primitive \"PANTALLA:C2\|G\[1\]\"" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280313476 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "PANTALLA:C2\|B\[8\] PANTALLA:C2\|B\[7\] " "Duplicate LATCH primitive \"PANTALLA:C2\|B\[8\]\" merged with LATCH primitive \"PANTALLA:C2\|B\[7\]\"" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449280313476 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449280313476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[0\] " "Latch PANTALLA:C2\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[9\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[9\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313491 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[1\] " "Latch PANTALLA:C2\|R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313492 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[2\] " "Latch PANTALLA:C2\|R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PANTALLA:C2\|NUMEROS\[3\] " "Ports D and ENA on the latch are fed by the same signal PANTALLA:C2\|NUMEROS\[3\]" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1199 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313492 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[3\] " "Latch PANTALLA:C2\|R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[9\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[9\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313493 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[4\] " "Latch PANTALLA:C2\|R\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[5\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[5\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313493 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[5\] " "Latch PANTALLA:C2\|R\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[5\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[5\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313494 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[6\] " "Latch PANTALLA:C2\|R\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[9\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[9\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313494 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[7\] " "Latch PANTALLA:C2\|R\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313495 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[8\] " "Latch PANTALLA:C2\|R\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PANTALLA:C2\|NUMEROS\[3\] " "Ports D and ENA on the latch are fed by the same signal PANTALLA:C2\|NUMEROS\[3\]" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1199 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313495 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|R\[9\] " "Latch PANTALLA:C2\|R\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313496 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|G\[0\] " "Latch PANTALLA:C2\|G\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[5\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[5\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313497 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|G\[1\] " "Latch PANTALLA:C2\|G\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313497 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|G\[2\] " "Latch PANTALLA:C2\|G\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[5\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[5\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313498 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|G\[3\] " "Latch PANTALLA:C2\|G\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313500 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|G\[4\] " "Latch PANTALLA:C2\|G\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[5\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[5\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313501 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|G\[5\] " "Latch PANTALLA:C2\|G\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PANTALLA:C2\|NUMEROS\[3\] " "Ports D and ENA on the latch are fed by the same signal PANTALLA:C2\|NUMEROS\[3\]" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1199 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313501 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|G\[6\] " "Latch PANTALLA:C2\|G\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313505 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|G\[8\] " "Latch PANTALLA:C2\|G\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[5\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[5\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313507 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|G\[9\] " "Latch PANTALLA:C2\|G\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[9\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[9\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313507 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|B\[0\] " "Latch PANTALLA:C2\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313509 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|B\[1\] " "Latch PANTALLA:C2\|B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313510 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|B\[2\] " "Latch PANTALLA:C2\|B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[6\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[6\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313511 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|B\[3\] " "Latch PANTALLA:C2\|B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313513 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|B\[4\] " "Latch PANTALLA:C2\|B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[9\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[9\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313515 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|B\[5\] " "Latch PANTALLA:C2\|B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313515 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|B\[6\] " "Latch PANTALLA:C2\|B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313517 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|B\[7\] " "Latch PANTALLA:C2\|B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[4\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313520 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PANTALLA:C2\|B\[9\] " "Latch PANTALLA:C2\|B\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|VPOS\[9\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|VPOS\[9\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313521 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MULTIPLEXORSIMON:D5\|TEMP " "Latch MULTIPLEXORSIMON:D5\|TEMP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWITCH_NIVEL1 " "Ports D and ENA on the latch are fed by the same signal SWITCH_NIVEL1" {  } { { "vga.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449280313522 ""}  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449280313522 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BLANK VCC " "Pin \"BLANK\" is stuck at VCC" {  } { { "vga.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449280316187 "|VGA|BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINC GND " "Pin \"SINC\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449280316187 "|VGA|SINC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449280316187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449280319468 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449280319468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1132 " "Implemented 1132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449280319860 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449280319860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1078 " "Implemented 1078 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449280319860 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1449280319860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449280319860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 524 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 524 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449280319965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 19:51:59 2015 " "Processing ended: Fri Dec 04 19:51:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449280319965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449280319965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449280319965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449280319965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449280322528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449280322530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 19:52:01 2015 " "Processing started: Fri Dec 04 19:52:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449280322530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449280322530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449280322530 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1449280322999 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1449280323000 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1449280323000 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449280323692 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449280323772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449280324021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449280324021 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449280324333 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449280324358 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449280327079 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 2019 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449280327087 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 2020 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449280327087 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 2021 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449280327087 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449280327087 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449280328091 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449280328094 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449280328095 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|R\[1\]~91  from: datab  to: combout " "Cell: C2\|R\[1\]~91  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449280328219 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1449280328219 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449280328381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449280328777 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "vga.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/vga.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449280328777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MULTIPLEXORSIMON:D5\|TEMP  " "Automatically promoted node MULTIPLEXORSIMON:D5\|TEMP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449280328778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PANTALLA:C2\|NUMEROS\[1\] " "Destination node PANTALLA:C2\|NUMEROS\[1\]" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1199 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PANTALLA:C2|NUMEROS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PANTALLA:C2\|NUMEROS\[2\] " "Destination node PANTALLA:C2\|NUMEROS\[2\]" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1199 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PANTALLA:C2|NUMEROS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PANTALLA:C2\|NUMEROS\[3\] " "Destination node PANTALLA:C2\|NUMEROS\[3\]" {  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 1199 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PANTALLA:C2|NUMEROS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MULTIPLEXORSIMON:D5\|TEMP " "Destination node MULTIPLEXORSIMON:D5\|TEMP" {  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 30 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MULTIPLEXORSIMON:D5|TEMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328778 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449280328778 ""}  } { { "MULTIPLEXORSIMON.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/MULTIPLEXORSIMON.vhd" 30 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MULTIPLEXORSIMON:D5|TEMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449280328778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVISOR_FRECUENCIA:D1\|CLKOUT  " "Automatically promoted node DIVISOR_FRECUENCIA:D1\|CLKOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[4\] " "Destination node SYNC:C1\|HPOS\[4\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[5\] " "Destination node SYNC:C1\|HPOS\[5\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[6\] " "Destination node SYNC:C1\|HPOS\[6\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[0\] " "Destination node SYNC:C1\|HPOS\[0\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[1\] " "Destination node SYNC:C1\|HPOS\[1\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[2\] " "Destination node SYNC:C1\|HPOS\[2\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[3\] " "Destination node SYNC:C1\|HPOS\[3\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[7\] " "Destination node SYNC:C1\|HPOS\[7\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[8\] " "Destination node SYNC:C1\|HPOS\[8\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|HPOS\[9\] " "Destination node SYNC:C1\|HPOS\[9\]" {  } { { "sync.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/sync.vhd" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449280328780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1449280328780 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449280328780 ""}  } { { "divisor_frecuencia.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/divisor_frecuencia.vhd" 8 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIVISOR_FRECUENCIA:D1|CLKOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449280328780 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PANTALLA:C2\|R\[9\]~89  " "Automatically promoted node PANTALLA:C2\|R\[9\]~89 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449280328785 ""}  } { { "Pantalla.vhd" "" { Text "C:/altera/Diseño de Hardware/Simon/Pantalla.vhd" 89 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PANTALLA:C2|R[9]~89 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 0 { 0 ""} 0 1168 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449280328785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449280329386 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449280329389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449280329390 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449280329393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449280329396 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449280329399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449280329401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449280329404 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449280329404 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449280329568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449280341612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449280342931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449280342961 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449280357319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449280357320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449280358045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X48_Y13 X59_Y25 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } { { "loc" "" { Generic "C:/altera/Diseño de Hardware/Simon/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} 48 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449280369667 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449280369667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449280385296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449280385303 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449280385303 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.85 " "Total time spent on timing analysis during the Fitter is 6.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449280385492 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449280385501 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLANK 0 " "Pin \"BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SINC 0 " "Pin \"SINC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLOCK_25 0 " "Pin \"CLOCK_25\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449280385571 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449280385571 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449280387022 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449280387362 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449280388782 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449280391723 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449280392551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/Diseño de Hardware/Simon/output_files/VGA.fit.smsg " "Generated suppressed messages file C:/altera/Diseño de Hardware/Simon/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449280393034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "768 " "Peak virtual memory: 768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449280394418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 19:53:14 2015 " "Processing ended: Fri Dec 04 19:53:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449280394418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449280394418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449280394418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449280394418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449280396796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449280396797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 19:53:16 2015 " "Processing started: Fri Dec 04 19:53:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449280396797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449280396797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449280396797 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449280407335 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449280408420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449280414030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 19:53:34 2015 " "Processing ended: Fri Dec 04 19:53:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449280414030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449280414030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449280414030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449280414030 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449280414921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449280419139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449280419145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 19:53:36 2015 " "Processing started: Fri Dec 04 19:53:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449280419145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449280419145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449280419145 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449280420123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449280421417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449280421800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449280421801 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449280422984 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449280423285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449280423286 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVISOR_FRECUENCIA:D1\|CLKOUT DIVISOR_FRECUENCIA:D1\|CLKOUT " "create_clock -period 1.000 -name DIVISOR_FRECUENCIA:D1\|CLKOUT DIVISOR_FRECUENCIA:D1\|CLKOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423300 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423300 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MULTIPLEXORSIMON:D5\|TEMP MULTIPLEXORSIMON:D5\|TEMP " "create_clock -period 1.000 -name MULTIPLEXORSIMON:D5\|TEMP MULTIPLEXORSIMON:D5\|TEMP" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423300 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PANTALLA:C2\|NUMEROS\[0\] PANTALLA:C2\|NUMEROS\[0\] " "create_clock -period 1.000 -name PANTALLA:C2\|NUMEROS\[0\] PANTALLA:C2\|NUMEROS\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423300 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SWITCH_NIVEL1 SWITCH_NIVEL1 " "create_clock -period 1.000 -name SWITCH_NIVEL1 SWITCH_NIVEL1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423300 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423300 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|R\[1\]~91  from: datad  to: combout " "Cell: C2\|R\[1\]~91  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423502 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449280423502 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449280423510 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449280423648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449280423780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.248 " "Worst-case setup slack is -12.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.248      -321.493 PANTALLA:C2\|NUMEROS\[0\]  " "  -12.248      -321.493 PANTALLA:C2\|NUMEROS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.743      -540.191 MULTIPLEXORSIMON:D5\|TEMP  " "   -6.743      -540.191 MULTIPLEXORSIMON:D5\|TEMP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.690        -2.690 SWITCH_NIVEL1  " "   -2.690        -2.690 SWITCH_NIVEL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.635      -160.339 DIVISOR_FRECUENCIA:D1\|CLKOUT  " "   -2.635      -160.339 DIVISOR_FRECUENCIA:D1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 CLOCK_50  " "    0.251         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449280423837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.484 " "Worst-case hold slack is -9.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.484      -229.963 PANTALLA:C2\|NUMEROS\[0\]  " "   -9.484      -229.963 PANTALLA:C2\|NUMEROS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.643        -6.587 MULTIPLEXORSIMON:D5\|TEMP  " "   -3.643        -6.587 MULTIPLEXORSIMON:D5\|TEMP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114         0.000 SWITCH_NIVEL1  " "    0.114         0.000 SWITCH_NIVEL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727         0.000 DIVISOR_FRECUENCIA:D1\|CLKOUT  " "    0.727         0.000 DIVISOR_FRECUENCIA:D1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449280423861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449280423868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449280423922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.357 " "Worst-case minimum pulse width slack is -7.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.357     -1313.412 PANTALLA:C2\|NUMEROS\[0\]  " "   -7.357     -1313.412 PANTALLA:C2\|NUMEROS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -3.380 CLOCK_50  " "   -1.380        -3.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 SWITCH_NIVEL1  " "   -1.222        -1.222 SWITCH_NIVEL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -110.000 MULTIPLEXORSIMON:D5\|TEMP  " "   -0.500      -110.000 MULTIPLEXORSIMON:D5\|TEMP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -92.000 DIVISOR_FRECUENCIA:D1\|CLKOUT  " "   -0.500       -92.000 DIVISOR_FRECUENCIA:D1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280423929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449280423929 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449280424935 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449280424938 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|R\[1\]~91  from: datad  to: combout " "Cell: C2\|R\[1\]~91  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425149 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449280425149 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449280425172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.792 " "Worst-case setup slack is -3.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.792       -96.249 PANTALLA:C2\|NUMEROS\[0\]  " "   -3.792       -96.249 PANTALLA:C2\|NUMEROS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021      -196.473 MULTIPLEXORSIMON:D5\|TEMP  " "   -3.021      -196.473 MULTIPLEXORSIMON:D5\|TEMP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200        -1.200 SWITCH_NIVEL1  " "   -1.200        -1.200 SWITCH_NIVEL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.733       -30.526 DIVISOR_FRECUENCIA:D1\|CLKOUT  " "   -0.733       -30.526 DIVISOR_FRECUENCIA:D1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640         0.000 CLOCK_50  " "    0.640         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449280425183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.658 " "Worst-case hold slack is -4.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.658      -112.321 PANTALLA:C2\|NUMEROS\[0\]  " "   -4.658      -112.321 PANTALLA:C2\|NUMEROS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086        -3.782 MULTIPLEXORSIMON:D5\|TEMP  " "   -2.086        -3.782 MULTIPLEXORSIMON:D5\|TEMP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043         0.000 SWITCH_NIVEL1  " "    0.043         0.000 SWITCH_NIVEL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333         0.000 DIVISOR_FRECUENCIA:D1\|CLKOUT  " "    0.333         0.000 DIVISOR_FRECUENCIA:D1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449280425287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449280425299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449280425334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.035 " "Worst-case minimum pulse width slack is -3.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035      -507.260 PANTALLA:C2\|NUMEROS\[0\]  " "   -3.035      -507.260 PANTALLA:C2\|NUMEROS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -3.380 CLOCK_50  " "   -1.380        -3.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 SWITCH_NIVEL1  " "   -1.222        -1.222 SWITCH_NIVEL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -110.000 MULTIPLEXORSIMON:D5\|TEMP  " "   -0.500      -110.000 MULTIPLEXORSIMON:D5\|TEMP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -92.000 DIVISOR_FRECUENCIA:D1\|CLKOUT  " "   -0.500       -92.000 DIVISOR_FRECUENCIA:D1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449280425348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449280425348 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449280426455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449280426645 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449280426645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449280427189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 19:53:47 2015 " "Processing ended: Fri Dec 04 19:53:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449280427189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449280427189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449280427189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449280427189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449280430213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449280430214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 19:53:49 2015 " "Processing started: Fri Dec 04 19:53:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449280430214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449280430214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449280430214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vo C:/altera/Diseño de Hardware/Simon/simulation/modelsim/ simulation " "Generated file VGA.vo in folder \"C:/altera/Diseño de Hardware/Simon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449280432863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449280433142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 19:53:53 2015 " "Processing ended: Fri Dec 04 19:53:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449280433142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449280433142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449280433142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449280433142 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 535 s " "Quartus II Full Compilation was successful. 0 errors, 535 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449280434108 ""}
