Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed May 22 23:00:53 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.804        0.000                      0                    6        0.213        0.000                      0                    6        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.804        0.000                      0                    6        0.213        0.000                      0                    6        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.766ns (34.198%)  route 1.474ns (65.802%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.925     6.777    r_addr_OBUF[0]
    SLICE_X89Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  w_ptr_reg[2]_i_2/O
                         net (fo=6, routed)           0.549     7.451    w_ptr_reg[2]_i_2_n_0
    SLICE_X88Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.575 r  w_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.575    w_ptr_reg[0]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612    15.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X88Y53         FDCE (Setup_fdce_C_D)        0.079    15.378    w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.814ns  (required time - arrival time)
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.766ns (34.351%)  route 1.464ns (65.649%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.925     6.777    r_addr_OBUF[0]
    SLICE_X89Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  w_ptr_reg[2]_i_2/O
                         net (fo=6, routed)           0.539     7.441    w_ptr_reg[2]_i_2_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.565 r  r_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.565    r_ptr_reg[1]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612    15.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X88Y53         FDCE (Setup_fdce_C_D)        0.079    15.378    r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  7.814    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.766ns (35.913%)  route 1.367ns (64.087%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.925     6.777    r_addr_OBUF[0]
    SLICE_X89Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  w_ptr_reg[2]_i_2/O
                         net (fo=6, routed)           0.442     7.344    w_ptr_reg[2]_i_2_n_0
    SLICE_X89Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.468 r  w_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.468    w_ptr_reg[2]_i_1_n_0
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/C
                         clock pessimism              0.278    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X89Y53         FDCE (Setup_fdce_C_D)        0.031    15.308    w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.843ns  (required time - arrival time)
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.766ns (35.980%)  route 1.363ns (64.020%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.925     6.777    r_addr_OBUF[0]
    SLICE_X89Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  w_ptr_reg[2]_i_2/O
                         net (fo=6, routed)           0.438     7.340    w_ptr_reg[2]_i_2_n_0
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.464 r  w_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.464    w_ptr_reg[1]_i_1_n_0
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/C
                         clock pessimism              0.278    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X89Y53         FDCE (Setup_fdce_C_D)        0.029    15.306    w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  7.843    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.766ns (35.563%)  route 1.388ns (64.437%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.925     6.777    r_addr_OBUF[0]
    SLICE_X89Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  w_ptr_reg[2]_i_2/O
                         net (fo=6, routed)           0.463     7.365    w_ptr_reg[2]_i_2_n_0
    SLICE_X88Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.489 r  r_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.489    r_ptr_reg[0]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612    15.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X88Y53         FDCE (Setup_fdce_C_D)        0.081    15.380    r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.766ns (35.745%)  route 1.377ns (64.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.925     6.777    r_addr_OBUF[0]
    SLICE_X89Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.901 r  w_ptr_reg[2]_i_2/O
                         net (fo=6, routed)           0.452     7.354    w_ptr_reg[2]_i_2_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  r_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.478    r_ptr_reg[2]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612    15.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X88Y53         FDCE (Setup_fdce_C_D)        0.077    15.376    r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  w_ptr_reg_reg[2]/Q
                         net (fo=8, routed)           0.161     1.828    p_0_in
    SLICE_X88Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.873 r  r_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    r_ptr_reg[0]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X88Y53         FDCE (Hold_fdce_C_D)         0.121     1.660    r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  w_ptr_reg_reg[2]/Q
                         net (fo=8, routed)           0.162     1.829    p_0_in
    SLICE_X88Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  r_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    r_ptr_reg[2]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X88Y53         FDCE (Hold_fdce_C_D)         0.120     1.659    r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.237%)  route 0.184ns (46.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  w_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.184     1.874    w_addr_OBUF[0]
    SLICE_X88Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.919 r  w_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    w_ptr_reg[0]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y53         FDCE (Hold_fdce_C_D)         0.121     1.647    w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.820%)  route 0.229ns (55.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  w_ptr_reg_reg[2]/Q
                         net (fo=8, routed)           0.229     1.896    p_0_in
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.941 r  r_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.941    r_ptr_reg[1]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X88Y53         FDCE (Hold_fdce_C_D)         0.121     1.660    r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.469%)  route 0.190ns (50.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  w_ptr_reg_reg[2]/Q
                         net (fo=8, routed)           0.190     1.857    p_0_in
    SLICE_X89Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.902 r  w_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    w_ptr_reg[2]_i_1_n_0
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y53         FDCE (Hold_fdce_C_D)         0.092     1.618    w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.338%)  route 0.191ns (50.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  w_ptr_reg_reg[2]/Q
                         net (fo=8, routed)           0.191     1.858    p_0_in
    SLICE_X89Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.903 r  w_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    w_ptr_reg[1]_i_1_n_0
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y53         FDCE (Hold_fdce_C_D)         0.091     1.617    w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    r_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    r_ptr_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    r_ptr_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    w_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    w_ptr_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    w_ptr_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    w_ptr_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    w_ptr_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    w_ptr_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    w_ptr_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    r_ptr_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    w_ptr_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    w_ptr_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    w_ptr_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    w_ptr_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.945ns  (logic 3.235ns (54.418%)  route 2.710ns (45.582%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.456     5.791 r  w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.905     6.696    w_addr_OBUF[1]
    SLICE_X89Y53         LUT6 (Prop_lut6_I4_O)        0.124     6.820 r  full_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.804     8.625    full_OBUF
    U6                   OBUF (Prop_obuf_I_O)         2.655    11.280 r  full_OBUF_inst/O
                         net (fo=0)                   0.000    11.280    full
    U6                                                                r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.806ns  (logic 3.232ns (55.666%)  route 2.574ns (44.334%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.456     5.791 r  w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.903     6.694    w_addr_OBUF[1]
    SLICE_X89Y53         LUT6 (Prop_lut6_I4_O)        0.124     6.818 r  empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     8.489    empty_OBUF
    R7                   OBUF (Prop_obuf_I_O)         2.652    11.140 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000    11.140    empty
    R7                                                                r  empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.167ns  (logic 3.155ns (61.050%)  route 2.013ns (38.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  w_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           2.013     7.865    w_addr_OBUF[0]
    R8                   OBUF (Prop_obuf_I_O)         2.637    10.502 r  w_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.502    w_addr[0]
    R8                                                                r  w_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.026ns  (logic 3.163ns (62.933%)  route 1.863ns (37.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.863     7.716    r_addr_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.645    10.360 r  r_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.360    r_addr[1]
    T8                                                                r  r_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.915ns  (logic 3.148ns (64.041%)  route 1.767ns (35.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           1.767     7.620    r_addr_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.630    10.250 r  r_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.250    r_addr[0]
    U8                                                                r  r_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.814ns  (logic 3.104ns (64.471%)  route 1.711ns (35.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732     5.335    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.456     5.791 r  w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.711     7.501    w_addr_OBUF[1]
    T6                   OBUF (Prop_obuf_I_O)         2.648    10.149 r  w_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.149    w_addr[1]
    T6                                                                r  w_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.306ns (77.569%)  route 0.378ns (22.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.378     2.045    w_addr_OBUF[1]
    T6                   OBUF (Prop_obuf_I_O)         1.165     3.209 r  w_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.209    w_addr[1]
    T6                                                                r  w_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.311ns (76.239%)  route 0.408ns (23.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.408     2.099    r_addr_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         1.147     3.245 r  r_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.245    r_addr[0]
    U8                                                                r  r_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.326ns (75.641%)  route 0.427ns (24.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.427     2.117    r_addr_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         1.162     3.279 r  r_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.279    r_addr[1]
    T8                                                                r  r_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.317ns (72.942%)  route 0.489ns (27.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  w_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.489     2.179    w_addr_OBUF[0]
    R8                   OBUF (Prop_obuf_I_O)         1.153     3.332 r  w_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.332    w_addr[0]
    R8                                                                r  w_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.377ns (76.118%)  route 0.432ns (23.882%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.108     1.798    r_addr_OBUF[0]
    SLICE_X89Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.324     2.167    empty_OBUF
    R7                   OBUF (Prop_obuf_I_O)         1.168     3.336 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000     3.336    empty
    R7                                                                r  empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.381ns (73.526%)  route 0.497ns (26.474%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  r_ptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.111     1.801    r_addr_OBUF[0]
    SLICE_X89Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  full_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.386     2.232    full_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.172     3.404 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     3.404    full
    U6                                                                r  full (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wr
                            (input port)
  Destination:            w_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 1.122ns (43.495%)  route 1.458ns (56.505%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  wr (IN)
                         net (fo=0)                   0.000     0.000    wr
    U9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  wr_IBUF_inst/O
                         net (fo=3, routed)           1.458     2.457    wr_IBUF
    SLICE_X88Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.581 r  w_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.581    w_ptr_reg[0]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 wr
                            (input port)
  Destination:            w_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.558ns  (logic 1.122ns (43.885%)  route 1.435ns (56.115%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  wr (IN)
                         net (fo=0)                   0.000     0.000    wr
    U9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  wr_IBUF_inst/O
                         net (fo=3, routed)           1.435     2.434    wr_IBUF
    SLICE_X89Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.558 r  w_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.558    w_ptr_reg[1]_i_1_n_0
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 wr
                            (input port)
  Destination:            w_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.557ns  (logic 1.122ns (43.902%)  route 1.434ns (56.098%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  wr (IN)
                         net (fo=0)                   0.000     0.000    wr
    U9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  wr_IBUF_inst/O
                         net (fo=3, routed)           1.434     2.433    wr_IBUF
    SLICE_X89Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  w_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.557    w_ptr_reg[2]_i_1_n_0
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            r_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 1.113ns (43.696%)  route 1.434ns (56.304%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    U7                   IBUF (Prop_ibuf_I_O)         0.989     0.989 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.434     2.423    rd_IBUF
    SLICE_X88Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.547 r  r_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.547    r_ptr_reg[1]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            r_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.263ns  (logic 1.113ns (49.180%)  route 1.150ns (50.820%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    U7                   IBUF (Prop_ibuf_I_O)         0.989     0.989 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.150     2.139    rd_IBUF
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.263 r  r_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.263    r_ptr_reg[2]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            r_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.260ns  (logic 1.113ns (49.246%)  route 1.147ns (50.754%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    U7                   IBUF (Prop_ibuf_I_O)         0.989     0.989 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.147     2.136    rd_IBUF
    SLICE_X88Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.260 r  r_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.260    r_ptr_reg[0]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.207ns  (logic 0.998ns (45.188%)  route 1.210ns (54.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.210     2.207    reset_IBUF
    SLICE_X88Y53         FDCE                                         f  r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.207ns  (logic 0.998ns (45.188%)  route 1.210ns (54.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.210     2.207    reset_IBUF
    SLICE_X88Y53         FDCE                                         f  r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.207ns  (logic 0.998ns (45.188%)  route 1.210ns (54.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.210     2.207    reset_IBUF
    SLICE_X88Y53         FDCE                                         f  r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.207ns  (logic 0.998ns (45.188%)  route 1.210ns (54.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.210     2.207    reset_IBUF
    SLICE_X88Y53         FDCE                                         f  w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.612     5.035    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.226ns (32.017%)  route 0.480ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.226     0.226 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.706    reset_IBUF
    SLICE_X88Y53         FDCE                                         f  r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.226ns (32.017%)  route 0.480ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.226     0.226 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.706    reset_IBUF
    SLICE_X88Y53         FDCE                                         f  r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.226ns (32.017%)  route 0.480ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.226     0.226 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.706    reset_IBUF
    SLICE_X88Y53         FDCE                                         f  r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.226ns (32.017%)  route 0.480ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.226     0.226 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.706    reset_IBUF
    SLICE_X88Y53         FDCE                                         f  w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.226ns (32.017%)  route 0.480ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.226     0.226 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.706    reset_IBUF
    SLICE_X89Y53         FDCE                                         f  w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            w_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.226ns (32.017%)  route 0.480ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.226     0.226 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.706    reset_IBUF
    SLICE_X89Y53         FDCE                                         f  w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y53         FDCE                                         r  w_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            r_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.262ns (36.584%)  route 0.455ns (63.416%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    U7                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  rd_IBUF_inst/O
                         net (fo=3, routed)           0.455     0.672    rd_IBUF
    SLICE_X88Y53         LUT5 (Prop_lut5_I0_O)        0.045     0.717 r  r_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.717    r_ptr_reg[0]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            r_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.262ns (36.483%)  route 0.457ns (63.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    U7                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  rd_IBUF_inst/O
                         net (fo=3, routed)           0.457     0.674    rd_IBUF
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  r_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.719    r_ptr_reg[2]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 wr
                            (input port)
  Destination:            w_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.272ns (34.073%)  route 0.526ns (65.927%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  wr (IN)
                         net (fo=0)                   0.000     0.000    wr
    U9                   IBUF (Prop_ibuf_I_O)         0.227     0.227 r  wr_IBUF_inst/O
                         net (fo=3, routed)           0.526     0.753    wr_IBUF
    SLICE_X88Y53         LUT5 (Prop_lut5_I0_O)        0.045     0.798 r  w_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.798    w_ptr_reg[0]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  w_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            r_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.262ns (32.750%)  route 0.539ns (67.250%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    U7                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  rd_IBUF_inst/O
                         net (fo=3, routed)           0.539     0.756    rd_IBUF
    SLICE_X88Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.801 r  r_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.801    r_ptr_reg[1]_i_1_n_0
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDCE                                         r  r_ptr_reg_reg[1]/C





