INFO: [VRFC 10-163] Analyzing VHDL file "G:/Master-Rep/VLSI/Vivado/4bit ALU/4bit ALU.srcs/sim_1/new/alu4bit tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu4bit_tb'
