 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 14:58:57 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk_p"
Clock Period                   : 40.00000       
Clock Tree root pin            : "clk_p"
Number of Levels               : 6
Number of Sinks                : 784
Number of CT Buffers           : 14
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 15
Total Area of CT Buffers       : 456.60162      
Total Area of CT cells         : 10056.60059    
Max Global Skew                : 0.03401   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.034
Longest path delay                1.999
Shortest path delay               1.965

The longest path delay end pin: SA_core_pe_2_1_Cij_o_reg_4_/CP
The shortest path delay end pin: SA_A_2_shift_reg_reg_0__6_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.306            1  0.500     0.000     0.000     r
u_pad_clk/PAD                               2.306            1  0.500     0.079     0.079     r
u_pad_clk/C                                 0.025            1  0.202     1.319     1.398     r
CTSCKND12BWP7T_G2B4I1/I                     0.025            1  0.146     0.001     1.399     r
CTSCKND12BWP7T_G2B4I1/ZN                    0.085            1  0.116     0.099     1.498     f
CTSCKND3BWP7T_G2B3I1/I                      0.085            1  0.119     0.010     1.508     f
CTSCKND3BWP7T_G2B3I1/ZN                     0.156            2  0.134     0.101     1.610     r
CTSCKND10BWP7T_G2B2I2/I                     0.156            1  0.138     0.008     1.617     r
CTSCKND10BWP7T_G2B2I2/ZN                    0.376            6  0.154     0.116     1.734     f
CTSCKND12BWP7T_G2B1I5/I                     0.376            1  0.159     0.011     1.744     f
CTSCKND12BWP7T_G2B1I5/ZN                    0.533           98  0.392     0.239     1.983     r
SA_core_pe_2_1_Cij_o_reg_4_/CP              0.533            0  0.402     0.016     1.999     r
[clock delay]                                                                       1.999
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.306            1  0.500     0.000     0.000     r
u_pad_clk/PAD                               2.306            1  0.500     0.079     0.079     r
u_pad_clk/C                                 0.025            1  0.202     1.319     1.398     r
CTSCKND12BWP7T_G2B4I1/I                     0.025            1  0.146     0.001     1.399     r
CTSCKND12BWP7T_G2B4I1/ZN                    0.085            1  0.116     0.099     1.498     f
CTSCKND3BWP7T_G2B3I1/I                      0.085            1  0.119     0.010     1.508     f
CTSCKND3BWP7T_G2B3I1/ZN                     0.156            2  0.134     0.101     1.610     r
CTSCKND10BWP7T_G2B2I2/I                     0.156            1  0.138     0.008     1.617     r
CTSCKND10BWP7T_G2B2I2/ZN                    0.376            6  0.154     0.116     1.734     f
CTSCKND12BWP7T_G2B1I8/I                     0.376            1  0.161     0.016     1.750     f
CTSCKND12BWP7T_G2B1I8/ZN                    0.438           79  0.327     0.209     1.959     r
SA_A_2_shift_reg_reg_0__6_/CP               0.438            0  0.330     0.006     1.965     r
[clock delay]                                                                       1.965
----------------------------------------------------------------------------------------------------

1
