

================================================================
== Vivado HLS Report for 'calulation'
================================================================
* Date:           Fri Mar  8 14:10:18 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cal_gemm
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  24348|  24348|  24349|  24349| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-------+-------+-------+-------+---------+
        |                         |                      |    Latency    |    Interval   | Pipeline|
        |         Instance        |        Module        |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------+----------------------+-------+-------+-------+-------+---------+
        |calulation_Loop_1_pr_U0  |calulation_Loop_1_pr  |  24348|  24348|  24348|  24348|   none  |
        +-------------------------+----------------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|    160|   17760|  24034|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|    160|   17760|  24034|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     72|      16|     45|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+-------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+----------------------+---------+-------+-------+-------+
    |calulation_Loop_1_pr_U0  |calulation_Loop_1_pr  |        0|    160|  17760|  24034|
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Total                    |                      |        0|    160|  17760|  24034|
    +-------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|inStream1_V_dout     |  in |   32|   ap_fifo  |  inStream1_V |    pointer   |
|inStream1_V_empty_n  |  in |    1|   ap_fifo  |  inStream1_V |    pointer   |
|inStream1_V_read     | out |    1|   ap_fifo  |  inStream1_V |    pointer   |
|la_0_address0        | out |    8|  ap_memory |     la_0     |     array    |
|la_0_ce0             | out |    1|  ap_memory |     la_0     |     array    |
|la_0_d0              | out |   32|  ap_memory |     la_0     |     array    |
|la_0_q0              |  in |   32|  ap_memory |     la_0     |     array    |
|la_0_we0             | out |    1|  ap_memory |     la_0     |     array    |
|la_0_address1        | out |    8|  ap_memory |     la_0     |     array    |
|la_0_ce1             | out |    1|  ap_memory |     la_0     |     array    |
|la_0_d1              | out |   32|  ap_memory |     la_0     |     array    |
|la_0_q1              |  in |   32|  ap_memory |     la_0     |     array    |
|la_0_we1             | out |    1|  ap_memory |     la_0     |     array    |
|la_1_address0        | out |    8|  ap_memory |     la_1     |     array    |
|la_1_ce0             | out |    1|  ap_memory |     la_1     |     array    |
|la_1_d0              | out |   32|  ap_memory |     la_1     |     array    |
|la_1_q0              |  in |   32|  ap_memory |     la_1     |     array    |
|la_1_we0             | out |    1|  ap_memory |     la_1     |     array    |
|la_1_address1        | out |    8|  ap_memory |     la_1     |     array    |
|la_1_ce1             | out |    1|  ap_memory |     la_1     |     array    |
|la_1_d1              | out |   32|  ap_memory |     la_1     |     array    |
|la_1_q1              |  in |   32|  ap_memory |     la_1     |     array    |
|la_1_we1             | out |    1|  ap_memory |     la_1     |     array    |
|la_2_address0        | out |    8|  ap_memory |     la_2     |     array    |
|la_2_ce0             | out |    1|  ap_memory |     la_2     |     array    |
|la_2_d0              | out |   32|  ap_memory |     la_2     |     array    |
|la_2_q0              |  in |   32|  ap_memory |     la_2     |     array    |
|la_2_we0             | out |    1|  ap_memory |     la_2     |     array    |
|la_2_address1        | out |    8|  ap_memory |     la_2     |     array    |
|la_2_ce1             | out |    1|  ap_memory |     la_2     |     array    |
|la_2_d1              | out |   32|  ap_memory |     la_2     |     array    |
|la_2_q1              |  in |   32|  ap_memory |     la_2     |     array    |
|la_2_we1             | out |    1|  ap_memory |     la_2     |     array    |
|la_3_address0        | out |    8|  ap_memory |     la_3     |     array    |
|la_3_ce0             | out |    1|  ap_memory |     la_3     |     array    |
|la_3_d0              | out |   32|  ap_memory |     la_3     |     array    |
|la_3_q0              |  in |   32|  ap_memory |     la_3     |     array    |
|la_3_we0             | out |    1|  ap_memory |     la_3     |     array    |
|la_3_address1        | out |    8|  ap_memory |     la_3     |     array    |
|la_3_ce1             | out |    1|  ap_memory |     la_3     |     array    |
|la_3_d1              | out |   32|  ap_memory |     la_3     |     array    |
|la_3_q1              |  in |   32|  ap_memory |     la_3     |     array    |
|la_3_we1             | out |    1|  ap_memory |     la_3     |     array    |
|la_4_address0        | out |    8|  ap_memory |     la_4     |     array    |
|la_4_ce0             | out |    1|  ap_memory |     la_4     |     array    |
|la_4_d0              | out |   32|  ap_memory |     la_4     |     array    |
|la_4_q0              |  in |   32|  ap_memory |     la_4     |     array    |
|la_4_we0             | out |    1|  ap_memory |     la_4     |     array    |
|la_4_address1        | out |    8|  ap_memory |     la_4     |     array    |
|la_4_ce1             | out |    1|  ap_memory |     la_4     |     array    |
|la_4_d1              | out |   32|  ap_memory |     la_4     |     array    |
|la_4_q1              |  in |   32|  ap_memory |     la_4     |     array    |
|la_4_we1             | out |    1|  ap_memory |     la_4     |     array    |
|la_5_address0        | out |    8|  ap_memory |     la_5     |     array    |
|la_5_ce0             | out |    1|  ap_memory |     la_5     |     array    |
|la_5_d0              | out |   32|  ap_memory |     la_5     |     array    |
|la_5_q0              |  in |   32|  ap_memory |     la_5     |     array    |
|la_5_we0             | out |    1|  ap_memory |     la_5     |     array    |
|la_5_address1        | out |    8|  ap_memory |     la_5     |     array    |
|la_5_ce1             | out |    1|  ap_memory |     la_5     |     array    |
|la_5_d1              | out |   32|  ap_memory |     la_5     |     array    |
|la_5_q1              |  in |   32|  ap_memory |     la_5     |     array    |
|la_5_we1             | out |    1|  ap_memory |     la_5     |     array    |
|la_6_address0        | out |    8|  ap_memory |     la_6     |     array    |
|la_6_ce0             | out |    1|  ap_memory |     la_6     |     array    |
|la_6_d0              | out |   32|  ap_memory |     la_6     |     array    |
|la_6_q0              |  in |   32|  ap_memory |     la_6     |     array    |
|la_6_we0             | out |    1|  ap_memory |     la_6     |     array    |
|la_6_address1        | out |    8|  ap_memory |     la_6     |     array    |
|la_6_ce1             | out |    1|  ap_memory |     la_6     |     array    |
|la_6_d1              | out |   32|  ap_memory |     la_6     |     array    |
|la_6_q1              |  in |   32|  ap_memory |     la_6     |     array    |
|la_6_we1             | out |    1|  ap_memory |     la_6     |     array    |
|la_7_address0        | out |    8|  ap_memory |     la_7     |     array    |
|la_7_ce0             | out |    1|  ap_memory |     la_7     |     array    |
|la_7_d0              | out |   32|  ap_memory |     la_7     |     array    |
|la_7_q0              |  in |   32|  ap_memory |     la_7     |     array    |
|la_7_we0             | out |    1|  ap_memory |     la_7     |     array    |
|la_7_address1        | out |    8|  ap_memory |     la_7     |     array    |
|la_7_ce1             | out |    1|  ap_memory |     la_7     |     array    |
|la_7_d1              | out |   32|  ap_memory |     la_7     |     array    |
|la_7_q1              |  in |   32|  ap_memory |     la_7     |     array    |
|la_7_we1             | out |    1|  ap_memory |     la_7     |     array    |
|la_8_address0        | out |    8|  ap_memory |     la_8     |     array    |
|la_8_ce0             | out |    1|  ap_memory |     la_8     |     array    |
|la_8_d0              | out |   32|  ap_memory |     la_8     |     array    |
|la_8_q0              |  in |   32|  ap_memory |     la_8     |     array    |
|la_8_we0             | out |    1|  ap_memory |     la_8     |     array    |
|la_8_address1        | out |    8|  ap_memory |     la_8     |     array    |
|la_8_ce1             | out |    1|  ap_memory |     la_8     |     array    |
|la_8_d1              | out |   32|  ap_memory |     la_8     |     array    |
|la_8_q1              |  in |   32|  ap_memory |     la_8     |     array    |
|la_8_we1             | out |    1|  ap_memory |     la_8     |     array    |
|la_9_address0        | out |    8|  ap_memory |     la_9     |     array    |
|la_9_ce0             | out |    1|  ap_memory |     la_9     |     array    |
|la_9_d0              | out |   32|  ap_memory |     la_9     |     array    |
|la_9_q0              |  in |   32|  ap_memory |     la_9     |     array    |
|la_9_we0             | out |    1|  ap_memory |     la_9     |     array    |
|la_9_address1        | out |    8|  ap_memory |     la_9     |     array    |
|la_9_ce1             | out |    1|  ap_memory |     la_9     |     array    |
|la_9_d1              | out |   32|  ap_memory |     la_9     |     array    |
|la_9_q1              |  in |   32|  ap_memory |     la_9     |     array    |
|la_9_we1             | out |    1|  ap_memory |     la_9     |     array    |
|la_10_address0       | out |    8|  ap_memory |     la_10    |     array    |
|la_10_ce0            | out |    1|  ap_memory |     la_10    |     array    |
|la_10_d0             | out |   32|  ap_memory |     la_10    |     array    |
|la_10_q0             |  in |   32|  ap_memory |     la_10    |     array    |
|la_10_we0            | out |    1|  ap_memory |     la_10    |     array    |
|la_10_address1       | out |    8|  ap_memory |     la_10    |     array    |
|la_10_ce1            | out |    1|  ap_memory |     la_10    |     array    |
|la_10_d1             | out |   32|  ap_memory |     la_10    |     array    |
|la_10_q1             |  in |   32|  ap_memory |     la_10    |     array    |
|la_10_we1            | out |    1|  ap_memory |     la_10    |     array    |
|la_11_address0       | out |    8|  ap_memory |     la_11    |     array    |
|la_11_ce0            | out |    1|  ap_memory |     la_11    |     array    |
|la_11_d0             | out |   32|  ap_memory |     la_11    |     array    |
|la_11_q0             |  in |   32|  ap_memory |     la_11    |     array    |
|la_11_we0            | out |    1|  ap_memory |     la_11    |     array    |
|la_11_address1       | out |    8|  ap_memory |     la_11    |     array    |
|la_11_ce1            | out |    1|  ap_memory |     la_11    |     array    |
|la_11_d1             | out |   32|  ap_memory |     la_11    |     array    |
|la_11_q1             |  in |   32|  ap_memory |     la_11    |     array    |
|la_11_we1            | out |    1|  ap_memory |     la_11    |     array    |
|la_12_address0       | out |    8|  ap_memory |     la_12    |     array    |
|la_12_ce0            | out |    1|  ap_memory |     la_12    |     array    |
|la_12_d0             | out |   32|  ap_memory |     la_12    |     array    |
|la_12_q0             |  in |   32|  ap_memory |     la_12    |     array    |
|la_12_we0            | out |    1|  ap_memory |     la_12    |     array    |
|la_12_address1       | out |    8|  ap_memory |     la_12    |     array    |
|la_12_ce1            | out |    1|  ap_memory |     la_12    |     array    |
|la_12_d1             | out |   32|  ap_memory |     la_12    |     array    |
|la_12_q1             |  in |   32|  ap_memory |     la_12    |     array    |
|la_12_we1            | out |    1|  ap_memory |     la_12    |     array    |
|la_13_address0       | out |    8|  ap_memory |     la_13    |     array    |
|la_13_ce0            | out |    1|  ap_memory |     la_13    |     array    |
|la_13_d0             | out |   32|  ap_memory |     la_13    |     array    |
|la_13_q0             |  in |   32|  ap_memory |     la_13    |     array    |
|la_13_we0            | out |    1|  ap_memory |     la_13    |     array    |
|la_13_address1       | out |    8|  ap_memory |     la_13    |     array    |
|la_13_ce1            | out |    1|  ap_memory |     la_13    |     array    |
|la_13_d1             | out |   32|  ap_memory |     la_13    |     array    |
|la_13_q1             |  in |   32|  ap_memory |     la_13    |     array    |
|la_13_we1            | out |    1|  ap_memory |     la_13    |     array    |
|la_14_address0       | out |    8|  ap_memory |     la_14    |     array    |
|la_14_ce0            | out |    1|  ap_memory |     la_14    |     array    |
|la_14_d0             | out |   32|  ap_memory |     la_14    |     array    |
|la_14_q0             |  in |   32|  ap_memory |     la_14    |     array    |
|la_14_we0            | out |    1|  ap_memory |     la_14    |     array    |
|la_14_address1       | out |    8|  ap_memory |     la_14    |     array    |
|la_14_ce1            | out |    1|  ap_memory |     la_14    |     array    |
|la_14_d1             | out |   32|  ap_memory |     la_14    |     array    |
|la_14_q1             |  in |   32|  ap_memory |     la_14    |     array    |
|la_14_we1            | out |    1|  ap_memory |     la_14    |     array    |
|la_15_address0       | out |    8|  ap_memory |     la_15    |     array    |
|la_15_ce0            | out |    1|  ap_memory |     la_15    |     array    |
|la_15_d0             | out |   32|  ap_memory |     la_15    |     array    |
|la_15_q0             |  in |   32|  ap_memory |     la_15    |     array    |
|la_15_we0            | out |    1|  ap_memory |     la_15    |     array    |
|la_15_address1       | out |    8|  ap_memory |     la_15    |     array    |
|la_15_ce1            | out |    1|  ap_memory |     la_15    |     array    |
|la_15_d1             | out |   32|  ap_memory |     la_15    |     array    |
|la_15_q1             |  in |   32|  ap_memory |     la_15    |     array    |
|la_15_we1            | out |    1|  ap_memory |     la_15    |     array    |
|la_16_address0       | out |    8|  ap_memory |     la_16    |     array    |
|la_16_ce0            | out |    1|  ap_memory |     la_16    |     array    |
|la_16_d0             | out |   32|  ap_memory |     la_16    |     array    |
|la_16_q0             |  in |   32|  ap_memory |     la_16    |     array    |
|la_16_we0            | out |    1|  ap_memory |     la_16    |     array    |
|la_16_address1       | out |    8|  ap_memory |     la_16    |     array    |
|la_16_ce1            | out |    1|  ap_memory |     la_16    |     array    |
|la_16_d1             | out |   32|  ap_memory |     la_16    |     array    |
|la_16_q1             |  in |   32|  ap_memory |     la_16    |     array    |
|la_16_we1            | out |    1|  ap_memory |     la_16    |     array    |
|la_17_address0       | out |    8|  ap_memory |     la_17    |     array    |
|la_17_ce0            | out |    1|  ap_memory |     la_17    |     array    |
|la_17_d0             | out |   32|  ap_memory |     la_17    |     array    |
|la_17_q0             |  in |   32|  ap_memory |     la_17    |     array    |
|la_17_we0            | out |    1|  ap_memory |     la_17    |     array    |
|la_17_address1       | out |    8|  ap_memory |     la_17    |     array    |
|la_17_ce1            | out |    1|  ap_memory |     la_17    |     array    |
|la_17_d1             | out |   32|  ap_memory |     la_17    |     array    |
|la_17_q1             |  in |   32|  ap_memory |     la_17    |     array    |
|la_17_we1            | out |    1|  ap_memory |     la_17    |     array    |
|la_18_address0       | out |    8|  ap_memory |     la_18    |     array    |
|la_18_ce0            | out |    1|  ap_memory |     la_18    |     array    |
|la_18_d0             | out |   32|  ap_memory |     la_18    |     array    |
|la_18_q0             |  in |   32|  ap_memory |     la_18    |     array    |
|la_18_we0            | out |    1|  ap_memory |     la_18    |     array    |
|la_18_address1       | out |    8|  ap_memory |     la_18    |     array    |
|la_18_ce1            | out |    1|  ap_memory |     la_18    |     array    |
|la_18_d1             | out |   32|  ap_memory |     la_18    |     array    |
|la_18_q1             |  in |   32|  ap_memory |     la_18    |     array    |
|la_18_we1            | out |    1|  ap_memory |     la_18    |     array    |
|la_19_address0       | out |    8|  ap_memory |     la_19    |     array    |
|la_19_ce0            | out |    1|  ap_memory |     la_19    |     array    |
|la_19_d0             | out |   32|  ap_memory |     la_19    |     array    |
|la_19_q0             |  in |   32|  ap_memory |     la_19    |     array    |
|la_19_we0            | out |    1|  ap_memory |     la_19    |     array    |
|la_19_address1       | out |    8|  ap_memory |     la_19    |     array    |
|la_19_ce1            | out |    1|  ap_memory |     la_19    |     array    |
|la_19_d1             | out |   32|  ap_memory |     la_19    |     array    |
|la_19_q1             |  in |   32|  ap_memory |     la_19    |     array    |
|la_19_we1            | out |    1|  ap_memory |     la_19    |     array    |
|la_20_address0       | out |    8|  ap_memory |     la_20    |     array    |
|la_20_ce0            | out |    1|  ap_memory |     la_20    |     array    |
|la_20_d0             | out |   32|  ap_memory |     la_20    |     array    |
|la_20_q0             |  in |   32|  ap_memory |     la_20    |     array    |
|la_20_we0            | out |    1|  ap_memory |     la_20    |     array    |
|la_20_address1       | out |    8|  ap_memory |     la_20    |     array    |
|la_20_ce1            | out |    1|  ap_memory |     la_20    |     array    |
|la_20_d1             | out |   32|  ap_memory |     la_20    |     array    |
|la_20_q1             |  in |   32|  ap_memory |     la_20    |     array    |
|la_20_we1            | out |    1|  ap_memory |     la_20    |     array    |
|la_21_address0       | out |    8|  ap_memory |     la_21    |     array    |
|la_21_ce0            | out |    1|  ap_memory |     la_21    |     array    |
|la_21_d0             | out |   32|  ap_memory |     la_21    |     array    |
|la_21_q0             |  in |   32|  ap_memory |     la_21    |     array    |
|la_21_we0            | out |    1|  ap_memory |     la_21    |     array    |
|la_21_address1       | out |    8|  ap_memory |     la_21    |     array    |
|la_21_ce1            | out |    1|  ap_memory |     la_21    |     array    |
|la_21_d1             | out |   32|  ap_memory |     la_21    |     array    |
|la_21_q1             |  in |   32|  ap_memory |     la_21    |     array    |
|la_21_we1            | out |    1|  ap_memory |     la_21    |     array    |
|la_22_address0       | out |    8|  ap_memory |     la_22    |     array    |
|la_22_ce0            | out |    1|  ap_memory |     la_22    |     array    |
|la_22_d0             | out |   32|  ap_memory |     la_22    |     array    |
|la_22_q0             |  in |   32|  ap_memory |     la_22    |     array    |
|la_22_we0            | out |    1|  ap_memory |     la_22    |     array    |
|la_22_address1       | out |    8|  ap_memory |     la_22    |     array    |
|la_22_ce1            | out |    1|  ap_memory |     la_22    |     array    |
|la_22_d1             | out |   32|  ap_memory |     la_22    |     array    |
|la_22_q1             |  in |   32|  ap_memory |     la_22    |     array    |
|la_22_we1            | out |    1|  ap_memory |     la_22    |     array    |
|la_23_address0       | out |    8|  ap_memory |     la_23    |     array    |
|la_23_ce0            | out |    1|  ap_memory |     la_23    |     array    |
|la_23_d0             | out |   32|  ap_memory |     la_23    |     array    |
|la_23_q0             |  in |   32|  ap_memory |     la_23    |     array    |
|la_23_we0            | out |    1|  ap_memory |     la_23    |     array    |
|la_23_address1       | out |    8|  ap_memory |     la_23    |     array    |
|la_23_ce1            | out |    1|  ap_memory |     la_23    |     array    |
|la_23_d1             | out |   32|  ap_memory |     la_23    |     array    |
|la_23_q1             |  in |   32|  ap_memory |     la_23    |     array    |
|la_23_we1            | out |    1|  ap_memory |     la_23    |     array    |
|la_24_address0       | out |    8|  ap_memory |     la_24    |     array    |
|la_24_ce0            | out |    1|  ap_memory |     la_24    |     array    |
|la_24_d0             | out |   32|  ap_memory |     la_24    |     array    |
|la_24_q0             |  in |   32|  ap_memory |     la_24    |     array    |
|la_24_we0            | out |    1|  ap_memory |     la_24    |     array    |
|la_24_address1       | out |    8|  ap_memory |     la_24    |     array    |
|la_24_ce1            | out |    1|  ap_memory |     la_24    |     array    |
|la_24_d1             | out |   32|  ap_memory |     la_24    |     array    |
|la_24_q1             |  in |   32|  ap_memory |     la_24    |     array    |
|la_24_we1            | out |    1|  ap_memory |     la_24    |     array    |
|la_25_address0       | out |    8|  ap_memory |     la_25    |     array    |
|la_25_ce0            | out |    1|  ap_memory |     la_25    |     array    |
|la_25_d0             | out |   32|  ap_memory |     la_25    |     array    |
|la_25_q0             |  in |   32|  ap_memory |     la_25    |     array    |
|la_25_we0            | out |    1|  ap_memory |     la_25    |     array    |
|la_25_address1       | out |    8|  ap_memory |     la_25    |     array    |
|la_25_ce1            | out |    1|  ap_memory |     la_25    |     array    |
|la_25_d1             | out |   32|  ap_memory |     la_25    |     array    |
|la_25_q1             |  in |   32|  ap_memory |     la_25    |     array    |
|la_25_we1            | out |    1|  ap_memory |     la_25    |     array    |
|la_26_address0       | out |    8|  ap_memory |     la_26    |     array    |
|la_26_ce0            | out |    1|  ap_memory |     la_26    |     array    |
|la_26_d0             | out |   32|  ap_memory |     la_26    |     array    |
|la_26_q0             |  in |   32|  ap_memory |     la_26    |     array    |
|la_26_we0            | out |    1|  ap_memory |     la_26    |     array    |
|la_26_address1       | out |    8|  ap_memory |     la_26    |     array    |
|la_26_ce1            | out |    1|  ap_memory |     la_26    |     array    |
|la_26_d1             | out |   32|  ap_memory |     la_26    |     array    |
|la_26_q1             |  in |   32|  ap_memory |     la_26    |     array    |
|la_26_we1            | out |    1|  ap_memory |     la_26    |     array    |
|la_27_address0       | out |    8|  ap_memory |     la_27    |     array    |
|la_27_ce0            | out |    1|  ap_memory |     la_27    |     array    |
|la_27_d0             | out |   32|  ap_memory |     la_27    |     array    |
|la_27_q0             |  in |   32|  ap_memory |     la_27    |     array    |
|la_27_we0            | out |    1|  ap_memory |     la_27    |     array    |
|la_27_address1       | out |    8|  ap_memory |     la_27    |     array    |
|la_27_ce1            | out |    1|  ap_memory |     la_27    |     array    |
|la_27_d1             | out |   32|  ap_memory |     la_27    |     array    |
|la_27_q1             |  in |   32|  ap_memory |     la_27    |     array    |
|la_27_we1            | out |    1|  ap_memory |     la_27    |     array    |
|la_28_address0       | out |    8|  ap_memory |     la_28    |     array    |
|la_28_ce0            | out |    1|  ap_memory |     la_28    |     array    |
|la_28_d0             | out |   32|  ap_memory |     la_28    |     array    |
|la_28_q0             |  in |   32|  ap_memory |     la_28    |     array    |
|la_28_we0            | out |    1|  ap_memory |     la_28    |     array    |
|la_28_address1       | out |    8|  ap_memory |     la_28    |     array    |
|la_28_ce1            | out |    1|  ap_memory |     la_28    |     array    |
|la_28_d1             | out |   32|  ap_memory |     la_28    |     array    |
|la_28_q1             |  in |   32|  ap_memory |     la_28    |     array    |
|la_28_we1            | out |    1|  ap_memory |     la_28    |     array    |
|la_29_address0       | out |    8|  ap_memory |     la_29    |     array    |
|la_29_ce0            | out |    1|  ap_memory |     la_29    |     array    |
|la_29_d0             | out |   32|  ap_memory |     la_29    |     array    |
|la_29_q0             |  in |   32|  ap_memory |     la_29    |     array    |
|la_29_we0            | out |    1|  ap_memory |     la_29    |     array    |
|la_29_address1       | out |    8|  ap_memory |     la_29    |     array    |
|la_29_ce1            | out |    1|  ap_memory |     la_29    |     array    |
|la_29_d1             | out |   32|  ap_memory |     la_29    |     array    |
|la_29_q1             |  in |   32|  ap_memory |     la_29    |     array    |
|la_29_we1            | out |    1|  ap_memory |     la_29    |     array    |
|la_30_address0       | out |    8|  ap_memory |     la_30    |     array    |
|la_30_ce0            | out |    1|  ap_memory |     la_30    |     array    |
|la_30_d0             | out |   32|  ap_memory |     la_30    |     array    |
|la_30_q0             |  in |   32|  ap_memory |     la_30    |     array    |
|la_30_we0            | out |    1|  ap_memory |     la_30    |     array    |
|la_30_address1       | out |    8|  ap_memory |     la_30    |     array    |
|la_30_ce1            | out |    1|  ap_memory |     la_30    |     array    |
|la_30_d1             | out |   32|  ap_memory |     la_30    |     array    |
|la_30_q1             |  in |   32|  ap_memory |     la_30    |     array    |
|la_30_we1            | out |    1|  ap_memory |     la_30    |     array    |
|la_31_address0       | out |    8|  ap_memory |     la_31    |     array    |
|la_31_ce0            | out |    1|  ap_memory |     la_31    |     array    |
|la_31_d0             | out |   32|  ap_memory |     la_31    |     array    |
|la_31_q0             |  in |   32|  ap_memory |     la_31    |     array    |
|la_31_we0            | out |    1|  ap_memory |     la_31    |     array    |
|la_31_address1       | out |    8|  ap_memory |     la_31    |     array    |
|la_31_ce1            | out |    1|  ap_memory |     la_31    |     array    |
|la_31_d1             | out |   32|  ap_memory |     la_31    |     array    |
|la_31_q1             |  in |   32|  ap_memory |     la_31    |     array    |
|la_31_we1            | out |    1|  ap_memory |     la_31    |     array    |
|lout_0_address0      | out |    8|  ap_memory |    lout_0    |     array    |
|lout_0_ce0           | out |    1|  ap_memory |    lout_0    |     array    |
|lout_0_d0            | out |   32|  ap_memory |    lout_0    |     array    |
|lout_0_q0            |  in |   32|  ap_memory |    lout_0    |     array    |
|lout_0_we0           | out |    1|  ap_memory |    lout_0    |     array    |
|lout_0_address1      | out |    8|  ap_memory |    lout_0    |     array    |
|lout_0_ce1           | out |    1|  ap_memory |    lout_0    |     array    |
|lout_0_d1            | out |   32|  ap_memory |    lout_0    |     array    |
|lout_0_q1            |  in |   32|  ap_memory |    lout_0    |     array    |
|lout_0_we1           | out |    1|  ap_memory |    lout_0    |     array    |
|lout_1_address0      | out |    8|  ap_memory |    lout_1    |     array    |
|lout_1_ce0           | out |    1|  ap_memory |    lout_1    |     array    |
|lout_1_d0            | out |   32|  ap_memory |    lout_1    |     array    |
|lout_1_q0            |  in |   32|  ap_memory |    lout_1    |     array    |
|lout_1_we0           | out |    1|  ap_memory |    lout_1    |     array    |
|lout_1_address1      | out |    8|  ap_memory |    lout_1    |     array    |
|lout_1_ce1           | out |    1|  ap_memory |    lout_1    |     array    |
|lout_1_d1            | out |   32|  ap_memory |    lout_1    |     array    |
|lout_1_q1            |  in |   32|  ap_memory |    lout_1    |     array    |
|lout_1_we1           | out |    1|  ap_memory |    lout_1    |     array    |
|lout_2_address0      | out |    8|  ap_memory |    lout_2    |     array    |
|lout_2_ce0           | out |    1|  ap_memory |    lout_2    |     array    |
|lout_2_d0            | out |   32|  ap_memory |    lout_2    |     array    |
|lout_2_q0            |  in |   32|  ap_memory |    lout_2    |     array    |
|lout_2_we0           | out |    1|  ap_memory |    lout_2    |     array    |
|lout_2_address1      | out |    8|  ap_memory |    lout_2    |     array    |
|lout_2_ce1           | out |    1|  ap_memory |    lout_2    |     array    |
|lout_2_d1            | out |   32|  ap_memory |    lout_2    |     array    |
|lout_2_q1            |  in |   32|  ap_memory |    lout_2    |     array    |
|lout_2_we1           | out |    1|  ap_memory |    lout_2    |     array    |
|lout_3_address0      | out |    8|  ap_memory |    lout_3    |     array    |
|lout_3_ce0           | out |    1|  ap_memory |    lout_3    |     array    |
|lout_3_d0            | out |   32|  ap_memory |    lout_3    |     array    |
|lout_3_q0            |  in |   32|  ap_memory |    lout_3    |     array    |
|lout_3_we0           | out |    1|  ap_memory |    lout_3    |     array    |
|lout_3_address1      | out |    8|  ap_memory |    lout_3    |     array    |
|lout_3_ce1           | out |    1|  ap_memory |    lout_3    |     array    |
|lout_3_d1            | out |   32|  ap_memory |    lout_3    |     array    |
|lout_3_q1            |  in |   32|  ap_memory |    lout_3    |     array    |
|lout_3_we1           | out |    1|  ap_memory |    lout_3    |     array    |
|lout_4_address0      | out |    8|  ap_memory |    lout_4    |     array    |
|lout_4_ce0           | out |    1|  ap_memory |    lout_4    |     array    |
|lout_4_d0            | out |   32|  ap_memory |    lout_4    |     array    |
|lout_4_q0            |  in |   32|  ap_memory |    lout_4    |     array    |
|lout_4_we0           | out |    1|  ap_memory |    lout_4    |     array    |
|lout_4_address1      | out |    8|  ap_memory |    lout_4    |     array    |
|lout_4_ce1           | out |    1|  ap_memory |    lout_4    |     array    |
|lout_4_d1            | out |   32|  ap_memory |    lout_4    |     array    |
|lout_4_q1            |  in |   32|  ap_memory |    lout_4    |     array    |
|lout_4_we1           | out |    1|  ap_memory |    lout_4    |     array    |
|lout_5_address0      | out |    8|  ap_memory |    lout_5    |     array    |
|lout_5_ce0           | out |    1|  ap_memory |    lout_5    |     array    |
|lout_5_d0            | out |   32|  ap_memory |    lout_5    |     array    |
|lout_5_q0            |  in |   32|  ap_memory |    lout_5    |     array    |
|lout_5_we0           | out |    1|  ap_memory |    lout_5    |     array    |
|lout_5_address1      | out |    8|  ap_memory |    lout_5    |     array    |
|lout_5_ce1           | out |    1|  ap_memory |    lout_5    |     array    |
|lout_5_d1            | out |   32|  ap_memory |    lout_5    |     array    |
|lout_5_q1            |  in |   32|  ap_memory |    lout_5    |     array    |
|lout_5_we1           | out |    1|  ap_memory |    lout_5    |     array    |
|lout_6_address0      | out |    8|  ap_memory |    lout_6    |     array    |
|lout_6_ce0           | out |    1|  ap_memory |    lout_6    |     array    |
|lout_6_d0            | out |   32|  ap_memory |    lout_6    |     array    |
|lout_6_q0            |  in |   32|  ap_memory |    lout_6    |     array    |
|lout_6_we0           | out |    1|  ap_memory |    lout_6    |     array    |
|lout_6_address1      | out |    8|  ap_memory |    lout_6    |     array    |
|lout_6_ce1           | out |    1|  ap_memory |    lout_6    |     array    |
|lout_6_d1            | out |   32|  ap_memory |    lout_6    |     array    |
|lout_6_q1            |  in |   32|  ap_memory |    lout_6    |     array    |
|lout_6_we1           | out |    1|  ap_memory |    lout_6    |     array    |
|lout_7_address0      | out |    8|  ap_memory |    lout_7    |     array    |
|lout_7_ce0           | out |    1|  ap_memory |    lout_7    |     array    |
|lout_7_d0            | out |   32|  ap_memory |    lout_7    |     array    |
|lout_7_q0            |  in |   32|  ap_memory |    lout_7    |     array    |
|lout_7_we0           | out |    1|  ap_memory |    lout_7    |     array    |
|lout_7_address1      | out |    8|  ap_memory |    lout_7    |     array    |
|lout_7_ce1           | out |    1|  ap_memory |    lout_7    |     array    |
|lout_7_d1            | out |   32|  ap_memory |    lout_7    |     array    |
|lout_7_q1            |  in |   32|  ap_memory |    lout_7    |     array    |
|lout_7_we1           | out |    1|  ap_memory |    lout_7    |     array    |
|lout_8_address0      | out |    8|  ap_memory |    lout_8    |     array    |
|lout_8_ce0           | out |    1|  ap_memory |    lout_8    |     array    |
|lout_8_d0            | out |   32|  ap_memory |    lout_8    |     array    |
|lout_8_q0            |  in |   32|  ap_memory |    lout_8    |     array    |
|lout_8_we0           | out |    1|  ap_memory |    lout_8    |     array    |
|lout_8_address1      | out |    8|  ap_memory |    lout_8    |     array    |
|lout_8_ce1           | out |    1|  ap_memory |    lout_8    |     array    |
|lout_8_d1            | out |   32|  ap_memory |    lout_8    |     array    |
|lout_8_q1            |  in |   32|  ap_memory |    lout_8    |     array    |
|lout_8_we1           | out |    1|  ap_memory |    lout_8    |     array    |
|lout_9_address0      | out |    8|  ap_memory |    lout_9    |     array    |
|lout_9_ce0           | out |    1|  ap_memory |    lout_9    |     array    |
|lout_9_d0            | out |   32|  ap_memory |    lout_9    |     array    |
|lout_9_q0            |  in |   32|  ap_memory |    lout_9    |     array    |
|lout_9_we0           | out |    1|  ap_memory |    lout_9    |     array    |
|lout_9_address1      | out |    8|  ap_memory |    lout_9    |     array    |
|lout_9_ce1           | out |    1|  ap_memory |    lout_9    |     array    |
|lout_9_d1            | out |   32|  ap_memory |    lout_9    |     array    |
|lout_9_q1            |  in |   32|  ap_memory |    lout_9    |     array    |
|lout_9_we1           | out |    1|  ap_memory |    lout_9    |     array    |
|lout_10_address0     | out |    8|  ap_memory |    lout_10   |     array    |
|lout_10_ce0          | out |    1|  ap_memory |    lout_10   |     array    |
|lout_10_d0           | out |   32|  ap_memory |    lout_10   |     array    |
|lout_10_q0           |  in |   32|  ap_memory |    lout_10   |     array    |
|lout_10_we0          | out |    1|  ap_memory |    lout_10   |     array    |
|lout_10_address1     | out |    8|  ap_memory |    lout_10   |     array    |
|lout_10_ce1          | out |    1|  ap_memory |    lout_10   |     array    |
|lout_10_d1           | out |   32|  ap_memory |    lout_10   |     array    |
|lout_10_q1           |  in |   32|  ap_memory |    lout_10   |     array    |
|lout_10_we1          | out |    1|  ap_memory |    lout_10   |     array    |
|lout_11_address0     | out |    8|  ap_memory |    lout_11   |     array    |
|lout_11_ce0          | out |    1|  ap_memory |    lout_11   |     array    |
|lout_11_d0           | out |   32|  ap_memory |    lout_11   |     array    |
|lout_11_q0           |  in |   32|  ap_memory |    lout_11   |     array    |
|lout_11_we0          | out |    1|  ap_memory |    lout_11   |     array    |
|lout_11_address1     | out |    8|  ap_memory |    lout_11   |     array    |
|lout_11_ce1          | out |    1|  ap_memory |    lout_11   |     array    |
|lout_11_d1           | out |   32|  ap_memory |    lout_11   |     array    |
|lout_11_q1           |  in |   32|  ap_memory |    lout_11   |     array    |
|lout_11_we1          | out |    1|  ap_memory |    lout_11   |     array    |
|lout_12_address0     | out |    8|  ap_memory |    lout_12   |     array    |
|lout_12_ce0          | out |    1|  ap_memory |    lout_12   |     array    |
|lout_12_d0           | out |   32|  ap_memory |    lout_12   |     array    |
|lout_12_q0           |  in |   32|  ap_memory |    lout_12   |     array    |
|lout_12_we0          | out |    1|  ap_memory |    lout_12   |     array    |
|lout_12_address1     | out |    8|  ap_memory |    lout_12   |     array    |
|lout_12_ce1          | out |    1|  ap_memory |    lout_12   |     array    |
|lout_12_d1           | out |   32|  ap_memory |    lout_12   |     array    |
|lout_12_q1           |  in |   32|  ap_memory |    lout_12   |     array    |
|lout_12_we1          | out |    1|  ap_memory |    lout_12   |     array    |
|lout_13_address0     | out |    8|  ap_memory |    lout_13   |     array    |
|lout_13_ce0          | out |    1|  ap_memory |    lout_13   |     array    |
|lout_13_d0           | out |   32|  ap_memory |    lout_13   |     array    |
|lout_13_q0           |  in |   32|  ap_memory |    lout_13   |     array    |
|lout_13_we0          | out |    1|  ap_memory |    lout_13   |     array    |
|lout_13_address1     | out |    8|  ap_memory |    lout_13   |     array    |
|lout_13_ce1          | out |    1|  ap_memory |    lout_13   |     array    |
|lout_13_d1           | out |   32|  ap_memory |    lout_13   |     array    |
|lout_13_q1           |  in |   32|  ap_memory |    lout_13   |     array    |
|lout_13_we1          | out |    1|  ap_memory |    lout_13   |     array    |
|lout_14_address0     | out |    8|  ap_memory |    lout_14   |     array    |
|lout_14_ce0          | out |    1|  ap_memory |    lout_14   |     array    |
|lout_14_d0           | out |   32|  ap_memory |    lout_14   |     array    |
|lout_14_q0           |  in |   32|  ap_memory |    lout_14   |     array    |
|lout_14_we0          | out |    1|  ap_memory |    lout_14   |     array    |
|lout_14_address1     | out |    8|  ap_memory |    lout_14   |     array    |
|lout_14_ce1          | out |    1|  ap_memory |    lout_14   |     array    |
|lout_14_d1           | out |   32|  ap_memory |    lout_14   |     array    |
|lout_14_q1           |  in |   32|  ap_memory |    lout_14   |     array    |
|lout_14_we1          | out |    1|  ap_memory |    lout_14   |     array    |
|lout_15_address0     | out |    8|  ap_memory |    lout_15   |     array    |
|lout_15_ce0          | out |    1|  ap_memory |    lout_15   |     array    |
|lout_15_d0           | out |   32|  ap_memory |    lout_15   |     array    |
|lout_15_q0           |  in |   32|  ap_memory |    lout_15   |     array    |
|lout_15_we0          | out |    1|  ap_memory |    lout_15   |     array    |
|lout_15_address1     | out |    8|  ap_memory |    lout_15   |     array    |
|lout_15_ce1          | out |    1|  ap_memory |    lout_15   |     array    |
|lout_15_d1           | out |   32|  ap_memory |    lout_15   |     array    |
|lout_15_q1           |  in |   32|  ap_memory |    lout_15   |     array    |
|lout_15_we1          | out |    1|  ap_memory |    lout_15   |     array    |
|lout_16_address0     | out |    8|  ap_memory |    lout_16   |     array    |
|lout_16_ce0          | out |    1|  ap_memory |    lout_16   |     array    |
|lout_16_d0           | out |   32|  ap_memory |    lout_16   |     array    |
|lout_16_q0           |  in |   32|  ap_memory |    lout_16   |     array    |
|lout_16_we0          | out |    1|  ap_memory |    lout_16   |     array    |
|lout_16_address1     | out |    8|  ap_memory |    lout_16   |     array    |
|lout_16_ce1          | out |    1|  ap_memory |    lout_16   |     array    |
|lout_16_d1           | out |   32|  ap_memory |    lout_16   |     array    |
|lout_16_q1           |  in |   32|  ap_memory |    lout_16   |     array    |
|lout_16_we1          | out |    1|  ap_memory |    lout_16   |     array    |
|lout_17_address0     | out |    8|  ap_memory |    lout_17   |     array    |
|lout_17_ce0          | out |    1|  ap_memory |    lout_17   |     array    |
|lout_17_d0           | out |   32|  ap_memory |    lout_17   |     array    |
|lout_17_q0           |  in |   32|  ap_memory |    lout_17   |     array    |
|lout_17_we0          | out |    1|  ap_memory |    lout_17   |     array    |
|lout_17_address1     | out |    8|  ap_memory |    lout_17   |     array    |
|lout_17_ce1          | out |    1|  ap_memory |    lout_17   |     array    |
|lout_17_d1           | out |   32|  ap_memory |    lout_17   |     array    |
|lout_17_q1           |  in |   32|  ap_memory |    lout_17   |     array    |
|lout_17_we1          | out |    1|  ap_memory |    lout_17   |     array    |
|lout_18_address0     | out |    8|  ap_memory |    lout_18   |     array    |
|lout_18_ce0          | out |    1|  ap_memory |    lout_18   |     array    |
|lout_18_d0           | out |   32|  ap_memory |    lout_18   |     array    |
|lout_18_q0           |  in |   32|  ap_memory |    lout_18   |     array    |
|lout_18_we0          | out |    1|  ap_memory |    lout_18   |     array    |
|lout_18_address1     | out |    8|  ap_memory |    lout_18   |     array    |
|lout_18_ce1          | out |    1|  ap_memory |    lout_18   |     array    |
|lout_18_d1           | out |   32|  ap_memory |    lout_18   |     array    |
|lout_18_q1           |  in |   32|  ap_memory |    lout_18   |     array    |
|lout_18_we1          | out |    1|  ap_memory |    lout_18   |     array    |
|lout_19_address0     | out |    8|  ap_memory |    lout_19   |     array    |
|lout_19_ce0          | out |    1|  ap_memory |    lout_19   |     array    |
|lout_19_d0           | out |   32|  ap_memory |    lout_19   |     array    |
|lout_19_q0           |  in |   32|  ap_memory |    lout_19   |     array    |
|lout_19_we0          | out |    1|  ap_memory |    lout_19   |     array    |
|lout_19_address1     | out |    8|  ap_memory |    lout_19   |     array    |
|lout_19_ce1          | out |    1|  ap_memory |    lout_19   |     array    |
|lout_19_d1           | out |   32|  ap_memory |    lout_19   |     array    |
|lout_19_q1           |  in |   32|  ap_memory |    lout_19   |     array    |
|lout_19_we1          | out |    1|  ap_memory |    lout_19   |     array    |
|lout_20_address0     | out |    8|  ap_memory |    lout_20   |     array    |
|lout_20_ce0          | out |    1|  ap_memory |    lout_20   |     array    |
|lout_20_d0           | out |   32|  ap_memory |    lout_20   |     array    |
|lout_20_q0           |  in |   32|  ap_memory |    lout_20   |     array    |
|lout_20_we0          | out |    1|  ap_memory |    lout_20   |     array    |
|lout_20_address1     | out |    8|  ap_memory |    lout_20   |     array    |
|lout_20_ce1          | out |    1|  ap_memory |    lout_20   |     array    |
|lout_20_d1           | out |   32|  ap_memory |    lout_20   |     array    |
|lout_20_q1           |  in |   32|  ap_memory |    lout_20   |     array    |
|lout_20_we1          | out |    1|  ap_memory |    lout_20   |     array    |
|lout_21_address0     | out |    8|  ap_memory |    lout_21   |     array    |
|lout_21_ce0          | out |    1|  ap_memory |    lout_21   |     array    |
|lout_21_d0           | out |   32|  ap_memory |    lout_21   |     array    |
|lout_21_q0           |  in |   32|  ap_memory |    lout_21   |     array    |
|lout_21_we0          | out |    1|  ap_memory |    lout_21   |     array    |
|lout_21_address1     | out |    8|  ap_memory |    lout_21   |     array    |
|lout_21_ce1          | out |    1|  ap_memory |    lout_21   |     array    |
|lout_21_d1           | out |   32|  ap_memory |    lout_21   |     array    |
|lout_21_q1           |  in |   32|  ap_memory |    lout_21   |     array    |
|lout_21_we1          | out |    1|  ap_memory |    lout_21   |     array    |
|lout_22_address0     | out |    8|  ap_memory |    lout_22   |     array    |
|lout_22_ce0          | out |    1|  ap_memory |    lout_22   |     array    |
|lout_22_d0           | out |   32|  ap_memory |    lout_22   |     array    |
|lout_22_q0           |  in |   32|  ap_memory |    lout_22   |     array    |
|lout_22_we0          | out |    1|  ap_memory |    lout_22   |     array    |
|lout_22_address1     | out |    8|  ap_memory |    lout_22   |     array    |
|lout_22_ce1          | out |    1|  ap_memory |    lout_22   |     array    |
|lout_22_d1           | out |   32|  ap_memory |    lout_22   |     array    |
|lout_22_q1           |  in |   32|  ap_memory |    lout_22   |     array    |
|lout_22_we1          | out |    1|  ap_memory |    lout_22   |     array    |
|lout_23_address0     | out |    8|  ap_memory |    lout_23   |     array    |
|lout_23_ce0          | out |    1|  ap_memory |    lout_23   |     array    |
|lout_23_d0           | out |   32|  ap_memory |    lout_23   |     array    |
|lout_23_q0           |  in |   32|  ap_memory |    lout_23   |     array    |
|lout_23_we0          | out |    1|  ap_memory |    lout_23   |     array    |
|lout_23_address1     | out |    8|  ap_memory |    lout_23   |     array    |
|lout_23_ce1          | out |    1|  ap_memory |    lout_23   |     array    |
|lout_23_d1           | out |   32|  ap_memory |    lout_23   |     array    |
|lout_23_q1           |  in |   32|  ap_memory |    lout_23   |     array    |
|lout_23_we1          | out |    1|  ap_memory |    lout_23   |     array    |
|lout_24_address0     | out |    8|  ap_memory |    lout_24   |     array    |
|lout_24_ce0          | out |    1|  ap_memory |    lout_24   |     array    |
|lout_24_d0           | out |   32|  ap_memory |    lout_24   |     array    |
|lout_24_q0           |  in |   32|  ap_memory |    lout_24   |     array    |
|lout_24_we0          | out |    1|  ap_memory |    lout_24   |     array    |
|lout_24_address1     | out |    8|  ap_memory |    lout_24   |     array    |
|lout_24_ce1          | out |    1|  ap_memory |    lout_24   |     array    |
|lout_24_d1           | out |   32|  ap_memory |    lout_24   |     array    |
|lout_24_q1           |  in |   32|  ap_memory |    lout_24   |     array    |
|lout_24_we1          | out |    1|  ap_memory |    lout_24   |     array    |
|lout_25_address0     | out |    8|  ap_memory |    lout_25   |     array    |
|lout_25_ce0          | out |    1|  ap_memory |    lout_25   |     array    |
|lout_25_d0           | out |   32|  ap_memory |    lout_25   |     array    |
|lout_25_q0           |  in |   32|  ap_memory |    lout_25   |     array    |
|lout_25_we0          | out |    1|  ap_memory |    lout_25   |     array    |
|lout_25_address1     | out |    8|  ap_memory |    lout_25   |     array    |
|lout_25_ce1          | out |    1|  ap_memory |    lout_25   |     array    |
|lout_25_d1           | out |   32|  ap_memory |    lout_25   |     array    |
|lout_25_q1           |  in |   32|  ap_memory |    lout_25   |     array    |
|lout_25_we1          | out |    1|  ap_memory |    lout_25   |     array    |
|lout_26_address0     | out |    8|  ap_memory |    lout_26   |     array    |
|lout_26_ce0          | out |    1|  ap_memory |    lout_26   |     array    |
|lout_26_d0           | out |   32|  ap_memory |    lout_26   |     array    |
|lout_26_q0           |  in |   32|  ap_memory |    lout_26   |     array    |
|lout_26_we0          | out |    1|  ap_memory |    lout_26   |     array    |
|lout_26_address1     | out |    8|  ap_memory |    lout_26   |     array    |
|lout_26_ce1          | out |    1|  ap_memory |    lout_26   |     array    |
|lout_26_d1           | out |   32|  ap_memory |    lout_26   |     array    |
|lout_26_q1           |  in |   32|  ap_memory |    lout_26   |     array    |
|lout_26_we1          | out |    1|  ap_memory |    lout_26   |     array    |
|lout_27_address0     | out |    8|  ap_memory |    lout_27   |     array    |
|lout_27_ce0          | out |    1|  ap_memory |    lout_27   |     array    |
|lout_27_d0           | out |   32|  ap_memory |    lout_27   |     array    |
|lout_27_q0           |  in |   32|  ap_memory |    lout_27   |     array    |
|lout_27_we0          | out |    1|  ap_memory |    lout_27   |     array    |
|lout_27_address1     | out |    8|  ap_memory |    lout_27   |     array    |
|lout_27_ce1          | out |    1|  ap_memory |    lout_27   |     array    |
|lout_27_d1           | out |   32|  ap_memory |    lout_27   |     array    |
|lout_27_q1           |  in |   32|  ap_memory |    lout_27   |     array    |
|lout_27_we1          | out |    1|  ap_memory |    lout_27   |     array    |
|lout_28_address0     | out |    8|  ap_memory |    lout_28   |     array    |
|lout_28_ce0          | out |    1|  ap_memory |    lout_28   |     array    |
|lout_28_d0           | out |   32|  ap_memory |    lout_28   |     array    |
|lout_28_q0           |  in |   32|  ap_memory |    lout_28   |     array    |
|lout_28_we0          | out |    1|  ap_memory |    lout_28   |     array    |
|lout_28_address1     | out |    8|  ap_memory |    lout_28   |     array    |
|lout_28_ce1          | out |    1|  ap_memory |    lout_28   |     array    |
|lout_28_d1           | out |   32|  ap_memory |    lout_28   |     array    |
|lout_28_q1           |  in |   32|  ap_memory |    lout_28   |     array    |
|lout_28_we1          | out |    1|  ap_memory |    lout_28   |     array    |
|lout_29_address0     | out |    8|  ap_memory |    lout_29   |     array    |
|lout_29_ce0          | out |    1|  ap_memory |    lout_29   |     array    |
|lout_29_d0           | out |   32|  ap_memory |    lout_29   |     array    |
|lout_29_q0           |  in |   32|  ap_memory |    lout_29   |     array    |
|lout_29_we0          | out |    1|  ap_memory |    lout_29   |     array    |
|lout_29_address1     | out |    8|  ap_memory |    lout_29   |     array    |
|lout_29_ce1          | out |    1|  ap_memory |    lout_29   |     array    |
|lout_29_d1           | out |   32|  ap_memory |    lout_29   |     array    |
|lout_29_q1           |  in |   32|  ap_memory |    lout_29   |     array    |
|lout_29_we1          | out |    1|  ap_memory |    lout_29   |     array    |
|lout_30_address0     | out |    8|  ap_memory |    lout_30   |     array    |
|lout_30_ce0          | out |    1|  ap_memory |    lout_30   |     array    |
|lout_30_d0           | out |   32|  ap_memory |    lout_30   |     array    |
|lout_30_q0           |  in |   32|  ap_memory |    lout_30   |     array    |
|lout_30_we0          | out |    1|  ap_memory |    lout_30   |     array    |
|lout_30_address1     | out |    8|  ap_memory |    lout_30   |     array    |
|lout_30_ce1          | out |    1|  ap_memory |    lout_30   |     array    |
|lout_30_d1           | out |   32|  ap_memory |    lout_30   |     array    |
|lout_30_q1           |  in |   32|  ap_memory |    lout_30   |     array    |
|lout_30_we1          | out |    1|  ap_memory |    lout_30   |     array    |
|lout_31_address0     | out |    8|  ap_memory |    lout_31   |     array    |
|lout_31_ce0          | out |    1|  ap_memory |    lout_31   |     array    |
|lout_31_d0           | out |   32|  ap_memory |    lout_31   |     array    |
|lout_31_q0           |  in |   32|  ap_memory |    lout_31   |     array    |
|lout_31_we0          | out |    1|  ap_memory |    lout_31   |     array    |
|lout_31_address1     | out |    8|  ap_memory |    lout_31   |     array    |
|lout_31_ce1          | out |    1|  ap_memory |    lout_31   |     array    |
|lout_31_d1           | out |   32|  ap_memory |    lout_31   |     array    |
|lout_31_q1           |  in |   32|  ap_memory |    lout_31   |     array    |
|lout_31_we1          | out |    1|  ap_memory |    lout_31   |     array    |
|ap_clk               |  in |    1| ap_ctrl_hs |  calulation  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  calulation  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  calulation  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  calulation  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  calulation  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  calulation  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  calulation  | return value |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @calulation_Loop_1_pr([169 x float]* %lout_0, [169 x float]* %lout_1, [169 x float]* %lout_2, [169 x float]* %lout_3, [169 x float]* %lout_4, [169 x float]* %lout_5, [169 x float]* %lout_6, [169 x float]* %lout_7, [169 x float]* %lout_8, [169 x float]* %lout_9, [169 x float]* %lout_10, [169 x float]* %lout_11, [169 x float]* %lout_12, [169 x float]* %lout_13, [169 x float]* %lout_14, [169 x float]* %lout_15, [169 x float]* %lout_16, [169 x float]* %lout_17, [169 x float]* %lout_18, [169 x float]* %lout_19, [169 x float]* %lout_20, [169 x float]* %lout_21, [169 x float]* %lout_22, [169 x float]* %lout_23, [169 x float]* %lout_24, [169 x float]* %lout_25, [169 x float]* %lout_26, [169 x float]* %lout_27, [169 x float]* %lout_28, [169 x float]* %lout_29, [169 x float]* %lout_30, [169 x float]* %lout_31, float* %inStream1_V, [144 x float]* %la_0, [144 x float]* %la_1, [144 x float]* %la_2, [144 x float]* %la_3, [144 x float]* %la_4, [144 x float]* %la_5, [144 x float]* %la_6, [144 x float]* %la_7, [144 x float]* %la_8, [144 x float]* %la_9, [144 x float]* %la_10, [144 x float]* %la_11, [144 x float]* %la_12, [144 x float]* %la_13, [144 x float]* %la_14, [144 x float]* %la_15, [144 x float]* %la_16, [144 x float]* %la_17, [144 x float]* %la_18, [144 x float]* %la_19, [144 x float]* %la_20, [144 x float]* %la_21, [144 x float]* %la_22, [144 x float]* %la_23, [144 x float]* %la_24, [144 x float]* %la_25, [144 x float]* %la_26, [144 x float]* %la_27, [144 x float]* %la_28, [144 x float]* %la_29, [144 x float]* %la_30, [144 x float]* %la_31)"   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %inStream1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:52]   --->   Operation 5 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "call fastcc void @calulation_Loop_1_pr([169 x float]* %lout_0, [169 x float]* %lout_1, [169 x float]* %lout_2, [169 x float]* %lout_3, [169 x float]* %lout_4, [169 x float]* %lout_5, [169 x float]* %lout_6, [169 x float]* %lout_7, [169 x float]* %lout_8, [169 x float]* %lout_9, [169 x float]* %lout_10, [169 x float]* %lout_11, [169 x float]* %lout_12, [169 x float]* %lout_13, [169 x float]* %lout_14, [169 x float]* %lout_15, [169 x float]* %lout_16, [169 x float]* %lout_17, [169 x float]* %lout_18, [169 x float]* %lout_19, [169 x float]* %lout_20, [169 x float]* %lout_21, [169 x float]* %lout_22, [169 x float]* %lout_23, [169 x float]* %lout_24, [169 x float]* %lout_25, [169 x float]* %lout_26, [169 x float]* %lout_27, [169 x float]* %lout_28, [169 x float]* %lout_29, [169 x float]* %lout_30, [169 x float]* %lout_31, float* %inStream1_V, [144 x float]* %la_0, [144 x float]* %la_1, [144 x float]* %la_2, [144 x float]* %la_3, [144 x float]* %la_4, [144 x float]* %la_5, [144 x float]* %la_6, [144 x float]* %la_7, [144 x float]* %la_8, [144 x float]* %la_9, [144 x float]* %la_10, [144 x float]* %la_11, [144 x float]* %la_12, [144 x float]* %la_13, [144 x float]* %la_14, [144 x float]* %la_15, [144 x float]* %la_16, [144 x float]* %la_17, [144 x float]* %la_18, [144 x float]* %la_19, [144 x float]* %la_20, [144 x float]* %la_21, [144 x float]* %la_22, [144 x float]* %la_23, [144 x float]* %la_24, [144 x float]* %la_25, [144 x float]* %la_26, [144 x float]* %la_27, [144 x float]* %la_28, [144 x float]* %la_29, [144 x float]* %la_30, [144 x float]* %la_31)"   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "ret void" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:64]   --->   Operation 7 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ la_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ la_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lout_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ lout_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4 (specinterface       ) [ 000]
StgValue_5 (specdataflowpipeline) [ 000]
StgValue_6 (call                ) [ 000]
StgValue_7 (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="la_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="la_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="la_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="la_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="la_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="la_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="la_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="la_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="la_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="la_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="la_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="la_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="la_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="la_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="la_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="la_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="la_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="la_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="la_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="la_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="la_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="la_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="la_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="la_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="la_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="la_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="la_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="la_27">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="la_28">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="la_29">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="la_30">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="la_31">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="la_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="lout_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="lout_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="lout_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="lout_3">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="lout_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="lout_5">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="lout_6">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="lout_7">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="lout_8">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="lout_9">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="lout_10">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="lout_11">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="lout_12">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="lout_13">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="lout_14">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="lout_15">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="lout_16">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="lout_17">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="lout_18">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="lout_19">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="lout_20">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="lout_21">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="lout_22">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="lout_23">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="lout_24">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="lout_25">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_25"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="lout_26">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_26"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="lout_27">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_27"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="lout_28">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_28"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="lout_29">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_29"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="lout_30">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_30"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="lout_31">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lout_31"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calulation_Loop_1_pr"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="grp_calulation_Loop_1_pr_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="32" slack="0"/>
<pin id="165" dir="0" index="4" bw="32" slack="0"/>
<pin id="166" dir="0" index="5" bw="32" slack="0"/>
<pin id="167" dir="0" index="6" bw="32" slack="0"/>
<pin id="168" dir="0" index="7" bw="32" slack="0"/>
<pin id="169" dir="0" index="8" bw="32" slack="0"/>
<pin id="170" dir="0" index="9" bw="32" slack="0"/>
<pin id="171" dir="0" index="10" bw="32" slack="0"/>
<pin id="172" dir="0" index="11" bw="32" slack="0"/>
<pin id="173" dir="0" index="12" bw="32" slack="0"/>
<pin id="174" dir="0" index="13" bw="32" slack="0"/>
<pin id="175" dir="0" index="14" bw="32" slack="0"/>
<pin id="176" dir="0" index="15" bw="32" slack="0"/>
<pin id="177" dir="0" index="16" bw="32" slack="0"/>
<pin id="178" dir="0" index="17" bw="32" slack="0"/>
<pin id="179" dir="0" index="18" bw="32" slack="0"/>
<pin id="180" dir="0" index="19" bw="32" slack="0"/>
<pin id="181" dir="0" index="20" bw="32" slack="0"/>
<pin id="182" dir="0" index="21" bw="32" slack="0"/>
<pin id="183" dir="0" index="22" bw="32" slack="0"/>
<pin id="184" dir="0" index="23" bw="32" slack="0"/>
<pin id="185" dir="0" index="24" bw="32" slack="0"/>
<pin id="186" dir="0" index="25" bw="32" slack="0"/>
<pin id="187" dir="0" index="26" bw="32" slack="0"/>
<pin id="188" dir="0" index="27" bw="32" slack="0"/>
<pin id="189" dir="0" index="28" bw="32" slack="0"/>
<pin id="190" dir="0" index="29" bw="32" slack="0"/>
<pin id="191" dir="0" index="30" bw="32" slack="0"/>
<pin id="192" dir="0" index="31" bw="32" slack="0"/>
<pin id="193" dir="0" index="32" bw="32" slack="0"/>
<pin id="194" dir="0" index="33" bw="32" slack="0"/>
<pin id="195" dir="0" index="34" bw="32" slack="0"/>
<pin id="196" dir="0" index="35" bw="32" slack="0"/>
<pin id="197" dir="0" index="36" bw="32" slack="0"/>
<pin id="198" dir="0" index="37" bw="32" slack="0"/>
<pin id="199" dir="0" index="38" bw="32" slack="0"/>
<pin id="200" dir="0" index="39" bw="32" slack="0"/>
<pin id="201" dir="0" index="40" bw="32" slack="0"/>
<pin id="202" dir="0" index="41" bw="32" slack="0"/>
<pin id="203" dir="0" index="42" bw="32" slack="0"/>
<pin id="204" dir="0" index="43" bw="32" slack="0"/>
<pin id="205" dir="0" index="44" bw="32" slack="0"/>
<pin id="206" dir="0" index="45" bw="32" slack="0"/>
<pin id="207" dir="0" index="46" bw="32" slack="0"/>
<pin id="208" dir="0" index="47" bw="32" slack="0"/>
<pin id="209" dir="0" index="48" bw="32" slack="0"/>
<pin id="210" dir="0" index="49" bw="32" slack="0"/>
<pin id="211" dir="0" index="50" bw="32" slack="0"/>
<pin id="212" dir="0" index="51" bw="32" slack="0"/>
<pin id="213" dir="0" index="52" bw="32" slack="0"/>
<pin id="214" dir="0" index="53" bw="32" slack="0"/>
<pin id="215" dir="0" index="54" bw="32" slack="0"/>
<pin id="216" dir="0" index="55" bw="32" slack="0"/>
<pin id="217" dir="0" index="56" bw="32" slack="0"/>
<pin id="218" dir="0" index="57" bw="32" slack="0"/>
<pin id="219" dir="0" index="58" bw="32" slack="0"/>
<pin id="220" dir="0" index="59" bw="32" slack="0"/>
<pin id="221" dir="0" index="60" bw="32" slack="0"/>
<pin id="222" dir="0" index="61" bw="32" slack="0"/>
<pin id="223" dir="0" index="62" bw="32" slack="0"/>
<pin id="224" dir="0" index="63" bw="32" slack="0"/>
<pin id="225" dir="0" index="64" bw="32" slack="0"/>
<pin id="226" dir="0" index="65" bw="32" slack="0"/>
<pin id="227" dir="1" index="66" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="228"><net_src comp="130" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="231"><net_src comp="70" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="232"><net_src comp="72" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="233"><net_src comp="74" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="234"><net_src comp="76" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="235"><net_src comp="78" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="160" pin=8"/></net>

<net id="237"><net_src comp="82" pin="0"/><net_sink comp="160" pin=9"/></net>

<net id="238"><net_src comp="84" pin="0"/><net_sink comp="160" pin=10"/></net>

<net id="239"><net_src comp="86" pin="0"/><net_sink comp="160" pin=11"/></net>

<net id="240"><net_src comp="88" pin="0"/><net_sink comp="160" pin=12"/></net>

<net id="241"><net_src comp="90" pin="0"/><net_sink comp="160" pin=13"/></net>

<net id="242"><net_src comp="92" pin="0"/><net_sink comp="160" pin=14"/></net>

<net id="243"><net_src comp="94" pin="0"/><net_sink comp="160" pin=15"/></net>

<net id="244"><net_src comp="96" pin="0"/><net_sink comp="160" pin=16"/></net>

<net id="245"><net_src comp="98" pin="0"/><net_sink comp="160" pin=17"/></net>

<net id="246"><net_src comp="100" pin="0"/><net_sink comp="160" pin=18"/></net>

<net id="247"><net_src comp="102" pin="0"/><net_sink comp="160" pin=19"/></net>

<net id="248"><net_src comp="104" pin="0"/><net_sink comp="160" pin=20"/></net>

<net id="249"><net_src comp="106" pin="0"/><net_sink comp="160" pin=21"/></net>

<net id="250"><net_src comp="108" pin="0"/><net_sink comp="160" pin=22"/></net>

<net id="251"><net_src comp="110" pin="0"/><net_sink comp="160" pin=23"/></net>

<net id="252"><net_src comp="112" pin="0"/><net_sink comp="160" pin=24"/></net>

<net id="253"><net_src comp="114" pin="0"/><net_sink comp="160" pin=25"/></net>

<net id="254"><net_src comp="116" pin="0"/><net_sink comp="160" pin=26"/></net>

<net id="255"><net_src comp="118" pin="0"/><net_sink comp="160" pin=27"/></net>

<net id="256"><net_src comp="120" pin="0"/><net_sink comp="160" pin=28"/></net>

<net id="257"><net_src comp="122" pin="0"/><net_sink comp="160" pin=29"/></net>

<net id="258"><net_src comp="124" pin="0"/><net_sink comp="160" pin=30"/></net>

<net id="259"><net_src comp="126" pin="0"/><net_sink comp="160" pin=31"/></net>

<net id="260"><net_src comp="128" pin="0"/><net_sink comp="160" pin=32"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="160" pin=33"/></net>

<net id="262"><net_src comp="2" pin="0"/><net_sink comp="160" pin=34"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="160" pin=35"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="160" pin=36"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="160" pin=37"/></net>

<net id="266"><net_src comp="10" pin="0"/><net_sink comp="160" pin=38"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="160" pin=39"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="160" pin=40"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="160" pin=41"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="160" pin=42"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="160" pin=43"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="160" pin=44"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="160" pin=45"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="160" pin=46"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="160" pin=47"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="160" pin=48"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="160" pin=49"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="160" pin=50"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="160" pin=51"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="160" pin=52"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="160" pin=53"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="160" pin=54"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="160" pin=55"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="160" pin=56"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="160" pin=57"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="160" pin=58"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="160" pin=59"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="160" pin=60"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="160" pin=61"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="160" pin=62"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="160" pin=63"/></net>

<net id="292"><net_src comp="62" pin="0"/><net_sink comp="160" pin=64"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="160" pin=65"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: la_0 | {}
	Port: la_1 | {}
	Port: la_2 | {}
	Port: la_3 | {}
	Port: la_4 | {}
	Port: la_5 | {}
	Port: la_6 | {}
	Port: la_7 | {}
	Port: la_8 | {}
	Port: la_9 | {}
	Port: la_10 | {}
	Port: la_11 | {}
	Port: la_12 | {}
	Port: la_13 | {}
	Port: la_14 | {}
	Port: la_15 | {}
	Port: la_16 | {}
	Port: la_17 | {}
	Port: la_18 | {}
	Port: la_19 | {}
	Port: la_20 | {}
	Port: la_21 | {}
	Port: la_22 | {}
	Port: la_23 | {}
	Port: la_24 | {}
	Port: la_25 | {}
	Port: la_26 | {}
	Port: la_27 | {}
	Port: la_28 | {}
	Port: la_29 | {}
	Port: la_30 | {}
	Port: la_31 | {}
	Port: lout_0 | {1 2 }
	Port: lout_1 | {1 2 }
	Port: lout_2 | {1 2 }
	Port: lout_3 | {1 2 }
	Port: lout_4 | {1 2 }
	Port: lout_5 | {1 2 }
	Port: lout_6 | {1 2 }
	Port: lout_7 | {1 2 }
	Port: lout_8 | {1 2 }
	Port: lout_9 | {1 2 }
	Port: lout_10 | {1 2 }
	Port: lout_11 | {1 2 }
	Port: lout_12 | {1 2 }
	Port: lout_13 | {1 2 }
	Port: lout_14 | {1 2 }
	Port: lout_15 | {1 2 }
	Port: lout_16 | {1 2 }
	Port: lout_17 | {1 2 }
	Port: lout_18 | {1 2 }
	Port: lout_19 | {1 2 }
	Port: lout_20 | {1 2 }
	Port: lout_21 | {1 2 }
	Port: lout_22 | {1 2 }
	Port: lout_23 | {1 2 }
	Port: lout_24 | {1 2 }
	Port: lout_25 | {1 2 }
	Port: lout_26 | {1 2 }
	Port: lout_27 | {1 2 }
	Port: lout_28 | {1 2 }
	Port: lout_29 | {1 2 }
	Port: lout_30 | {1 2 }
	Port: lout_31 | {1 2 }
 - Input state : 
	Port: calulation : inStream1_V | {1 2 }
	Port: calulation : la_0 | {1 2 }
	Port: calulation : la_1 | {1 2 }
	Port: calulation : la_2 | {1 2 }
	Port: calulation : la_3 | {1 2 }
	Port: calulation : la_4 | {1 2 }
	Port: calulation : la_5 | {1 2 }
	Port: calulation : la_6 | {1 2 }
	Port: calulation : la_7 | {1 2 }
	Port: calulation : la_8 | {1 2 }
	Port: calulation : la_9 | {1 2 }
	Port: calulation : la_10 | {1 2 }
	Port: calulation : la_11 | {1 2 }
	Port: calulation : la_12 | {1 2 }
	Port: calulation : la_13 | {1 2 }
	Port: calulation : la_14 | {1 2 }
	Port: calulation : la_15 | {1 2 }
	Port: calulation : la_16 | {1 2 }
	Port: calulation : la_17 | {1 2 }
	Port: calulation : la_18 | {1 2 }
	Port: calulation : la_19 | {1 2 }
	Port: calulation : la_20 | {1 2 }
	Port: calulation : la_21 | {1 2 }
	Port: calulation : la_22 | {1 2 }
	Port: calulation : la_23 | {1 2 }
	Port: calulation : la_24 | {1 2 }
	Port: calulation : la_25 | {1 2 }
	Port: calulation : la_26 | {1 2 }
	Port: calulation : la_27 | {1 2 }
	Port: calulation : la_28 | {1 2 }
	Port: calulation : la_29 | {1 2 }
	Port: calulation : la_30 | {1 2 }
	Port: calulation : la_31 | {1 2 }
	Port: calulation : lout_0 | {1 2 }
	Port: calulation : lout_1 | {1 2 }
	Port: calulation : lout_2 | {1 2 }
	Port: calulation : lout_3 | {1 2 }
	Port: calulation : lout_4 | {1 2 }
	Port: calulation : lout_5 | {1 2 }
	Port: calulation : lout_6 | {1 2 }
	Port: calulation : lout_7 | {1 2 }
	Port: calulation : lout_8 | {1 2 }
	Port: calulation : lout_9 | {1 2 }
	Port: calulation : lout_10 | {1 2 }
	Port: calulation : lout_11 | {1 2 }
	Port: calulation : lout_12 | {1 2 }
	Port: calulation : lout_13 | {1 2 }
	Port: calulation : lout_14 | {1 2 }
	Port: calulation : lout_15 | {1 2 }
	Port: calulation : lout_16 | {1 2 }
	Port: calulation : lout_17 | {1 2 }
	Port: calulation : lout_18 | {1 2 }
	Port: calulation : lout_19 | {1 2 }
	Port: calulation : lout_20 | {1 2 }
	Port: calulation : lout_21 | {1 2 }
	Port: calulation : lout_22 | {1 2 }
	Port: calulation : lout_23 | {1 2 }
	Port: calulation : lout_24 | {1 2 }
	Port: calulation : lout_25 | {1 2 }
	Port: calulation : lout_26 | {1 2 }
	Port: calulation : lout_27 | {1 2 }
	Port: calulation : lout_28 | {1 2 }
	Port: calulation : lout_29 | {1 2 }
	Port: calulation : lout_30 | {1 2 }
	Port: calulation : lout_31 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_calulation_Loop_1_pr_fu_160 |   160   | 113.216 |  15847  |  23419  |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |   160   | 113.216 |  15847  |  23419  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   160  |   113  |  15847 |  23419 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   160  |   113  |  15847 |  23419 |
+-----------+--------+--------+--------+--------+
