#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12cbca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12cbe30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x12d6f10 .functor NOT 1, L_0x1301790, C4<0>, C4<0>, C4<0>;
L_0x13014f0 .functor XOR 1, L_0x1301390, L_0x1301450, C4<0>, C4<0>;
L_0x1301680 .functor XOR 1, L_0x13014f0, L_0x13015b0, C4<0>, C4<0>;
v0x12fd880_0 .net *"_ivl_10", 0 0, L_0x13015b0;  1 drivers
v0x12fd980_0 .net *"_ivl_12", 0 0, L_0x1301680;  1 drivers
v0x12fda60_0 .net *"_ivl_2", 0 0, L_0x12ff7b0;  1 drivers
v0x12fdb20_0 .net *"_ivl_4", 0 0, L_0x1301390;  1 drivers
v0x12fdc00_0 .net *"_ivl_6", 0 0, L_0x1301450;  1 drivers
v0x12fdd30_0 .net *"_ivl_8", 0 0, L_0x13014f0;  1 drivers
v0x12fde10_0 .net "a", 0 0, v0x12fa740_0;  1 drivers
v0x12fdeb0_0 .net "b", 0 0, v0x12fa7e0_0;  1 drivers
v0x12fdf50_0 .net "c", 0 0, v0x12fa880_0;  1 drivers
v0x12fdff0_0 .var "clk", 0 0;
v0x12fe090_0 .net "d", 0 0, v0x12fa9c0_0;  1 drivers
v0x12fe130_0 .net "q_dut", 0 0, L_0x1301230;  1 drivers
v0x12fe1d0_0 .net "q_ref", 0 0, L_0x12d6f80;  1 drivers
v0x12fe270_0 .var/2u "stats1", 159 0;
v0x12fe310_0 .var/2u "strobe", 0 0;
v0x12fe3b0_0 .net "tb_match", 0 0, L_0x1301790;  1 drivers
v0x12fe470_0 .net "tb_mismatch", 0 0, L_0x12d6f10;  1 drivers
v0x12fe530_0 .net "wavedrom_enable", 0 0, v0x12faab0_0;  1 drivers
v0x12fe5d0_0 .net "wavedrom_title", 511 0, v0x12fab50_0;  1 drivers
L_0x12ff7b0 .concat [ 1 0 0 0], L_0x12d6f80;
L_0x1301390 .concat [ 1 0 0 0], L_0x12d6f80;
L_0x1301450 .concat [ 1 0 0 0], L_0x1301230;
L_0x13015b0 .concat [ 1 0 0 0], L_0x12d6f80;
L_0x1301790 .cmp/eeq 1, L_0x12ff7b0, L_0x1301680;
S_0x12cbfc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x12cbe30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x12b7ea0 .functor OR 1, v0x12fa740_0, v0x12fa7e0_0, C4<0>, C4<0>;
L_0x12cc720 .functor OR 1, v0x12fa880_0, v0x12fa9c0_0, C4<0>, C4<0>;
L_0x12d6f80 .functor AND 1, L_0x12b7ea0, L_0x12cc720, C4<1>, C4<1>;
v0x12d7180_0 .net *"_ivl_0", 0 0, L_0x12b7ea0;  1 drivers
v0x12d7220_0 .net *"_ivl_2", 0 0, L_0x12cc720;  1 drivers
v0x12b7ff0_0 .net "a", 0 0, v0x12fa740_0;  alias, 1 drivers
v0x12b8090_0 .net "b", 0 0, v0x12fa7e0_0;  alias, 1 drivers
v0x12f9bc0_0 .net "c", 0 0, v0x12fa880_0;  alias, 1 drivers
v0x12f9cd0_0 .net "d", 0 0, v0x12fa9c0_0;  alias, 1 drivers
v0x12f9d90_0 .net "q", 0 0, L_0x12d6f80;  alias, 1 drivers
S_0x12f9ef0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x12cbe30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12fa740_0 .var "a", 0 0;
v0x12fa7e0_0 .var "b", 0 0;
v0x12fa880_0 .var "c", 0 0;
v0x12fa920_0 .net "clk", 0 0, v0x12fdff0_0;  1 drivers
v0x12fa9c0_0 .var "d", 0 0;
v0x12faab0_0 .var "wavedrom_enable", 0 0;
v0x12fab50_0 .var "wavedrom_title", 511 0;
E_0x12c6c40/0 .event negedge, v0x12fa920_0;
E_0x12c6c40/1 .event posedge, v0x12fa920_0;
E_0x12c6c40 .event/or E_0x12c6c40/0, E_0x12c6c40/1;
E_0x12c6e90 .event posedge, v0x12fa920_0;
E_0x12b09f0 .event negedge, v0x12fa920_0;
S_0x12fa240 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12f9ef0;
 .timescale -12 -12;
v0x12fa440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12fa540 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12f9ef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12facb0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x12cbe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x12fe900 .functor NOT 1, v0x12fa7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12fe990 .functor AND 1, v0x12fa740_0, L_0x12fe900, C4<1>, C4<1>;
L_0x12fea20 .functor NOT 1, v0x12fa880_0, C4<0>, C4<0>, C4<0>;
L_0x12fea90 .functor AND 1, L_0x12fe990, L_0x12fea20, C4<1>, C4<1>;
L_0x12feb80 .functor AND 1, L_0x12fea90, v0x12fa9c0_0, C4<1>, C4<1>;
L_0x12fec40 .functor NOT 1, v0x12fa740_0, C4<0>, C4<0>, C4<0>;
L_0x12fecf0 .functor AND 1, L_0x12fec40, v0x12fa7e0_0, C4<1>, C4<1>;
L_0x12fedb0 .functor NOT 1, v0x12fa880_0, C4<0>, C4<0>, C4<0>;
L_0x12fee70 .functor AND 1, L_0x12fecf0, L_0x12fedb0, C4<1>, C4<1>;
L_0x12fef80 .functor NOT 1, v0x12fa9c0_0, C4<0>, C4<0>, C4<0>;
L_0x12ff050 .functor AND 1, L_0x12fee70, L_0x12fef80, C4<1>, C4<1>;
L_0x12ff110 .functor OR 1, L_0x12feb80, L_0x12ff050, C4<0>, C4<0>;
L_0x12ff290 .functor NOT 1, v0x12fa740_0, C4<0>, C4<0>, C4<0>;
L_0x12ff300 .functor AND 1, L_0x12ff290, v0x12fa7e0_0, C4<1>, C4<1>;
L_0x12ff220 .functor AND 1, L_0x12ff300, v0x12fa880_0, C4<1>, C4<1>;
L_0x12ff490 .functor NOT 1, v0x12fa9c0_0, C4<0>, C4<0>, C4<0>;
L_0x12ff590 .functor AND 1, L_0x12ff220, L_0x12ff490, C4<1>, C4<1>;
L_0x12ff6a0 .functor OR 1, L_0x12ff110, L_0x12ff590, C4<0>, C4<0>;
L_0x12ff850 .functor NOT 1, v0x12fa7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12ff9d0 .functor AND 1, v0x12fa740_0, L_0x12ff850, C4<1>, C4<1>;
L_0x12ffc50 .functor AND 1, L_0x12ff9d0, v0x12fa880_0, C4<1>, C4<1>;
L_0x12ffe20 .functor AND 1, L_0x12ffc50, v0x12fa9c0_0, C4<1>, C4<1>;
L_0x13000b0 .functor OR 1, L_0x12ff6a0, L_0x12ffe20, C4<0>, C4<0>;
L_0x13001c0 .functor AND 1, v0x12fa740_0, v0x12fa7e0_0, C4<1>, C4<1>;
L_0x1300300 .functor NOT 1, v0x12fa880_0, C4<0>, C4<0>, C4<0>;
L_0x1300370 .functor AND 1, L_0x13001c0, L_0x1300300, C4<1>, C4<1>;
L_0x1300560 .functor AND 1, L_0x1300370, v0x12fa9c0_0, C4<1>, C4<1>;
L_0x1300620 .functor OR 1, L_0x13000b0, L_0x1300560, C4<0>, C4<0>;
L_0x1300820 .functor AND 1, v0x12fa740_0, v0x12fa7e0_0, C4<1>, C4<1>;
L_0x1300890 .functor AND 1, L_0x1300820, v0x12fa880_0, C4<1>, C4<1>;
L_0x1300a50 .functor NOT 1, v0x12fa9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1300ac0 .functor AND 1, L_0x1300890, L_0x1300a50, C4<1>, C4<1>;
L_0x1300ce0 .functor OR 1, L_0x1300620, L_0x1300ac0, C4<0>, C4<0>;
L_0x1300df0 .functor AND 1, v0x12fa740_0, v0x12fa7e0_0, C4<1>, C4<1>;
L_0x1300f80 .functor AND 1, L_0x1300df0, v0x12fa880_0, C4<1>, C4<1>;
L_0x1301040 .functor AND 1, L_0x1300f80, v0x12fa9c0_0, C4<1>, C4<1>;
L_0x1301230 .functor OR 1, L_0x1300ce0, L_0x1301040, C4<0>, C4<0>;
v0x12fafa0_0 .net *"_ivl_0", 0 0, L_0x12fe900;  1 drivers
v0x12fb080_0 .net *"_ivl_10", 0 0, L_0x12fec40;  1 drivers
v0x12fb160_0 .net *"_ivl_12", 0 0, L_0x12fecf0;  1 drivers
v0x12fb250_0 .net *"_ivl_14", 0 0, L_0x12fedb0;  1 drivers
v0x12fb330_0 .net *"_ivl_16", 0 0, L_0x12fee70;  1 drivers
v0x12fb460_0 .net *"_ivl_18", 0 0, L_0x12fef80;  1 drivers
v0x12fb540_0 .net *"_ivl_2", 0 0, L_0x12fe990;  1 drivers
v0x12fb620_0 .net *"_ivl_20", 0 0, L_0x12ff050;  1 drivers
v0x12fb700_0 .net *"_ivl_22", 0 0, L_0x12ff110;  1 drivers
v0x12fb7e0_0 .net *"_ivl_24", 0 0, L_0x12ff290;  1 drivers
v0x12fb8c0_0 .net *"_ivl_26", 0 0, L_0x12ff300;  1 drivers
v0x12fb9a0_0 .net *"_ivl_28", 0 0, L_0x12ff220;  1 drivers
v0x12fba80_0 .net *"_ivl_30", 0 0, L_0x12ff490;  1 drivers
v0x12fbb60_0 .net *"_ivl_32", 0 0, L_0x12ff590;  1 drivers
v0x12fbc40_0 .net *"_ivl_34", 0 0, L_0x12ff6a0;  1 drivers
v0x12fbd20_0 .net *"_ivl_36", 0 0, L_0x12ff850;  1 drivers
v0x12fbe00_0 .net *"_ivl_38", 0 0, L_0x12ff9d0;  1 drivers
v0x12fbee0_0 .net *"_ivl_4", 0 0, L_0x12fea20;  1 drivers
v0x12fbfc0_0 .net *"_ivl_40", 0 0, L_0x12ffc50;  1 drivers
v0x12fc0a0_0 .net *"_ivl_42", 0 0, L_0x12ffe20;  1 drivers
v0x12fc180_0 .net *"_ivl_44", 0 0, L_0x13000b0;  1 drivers
v0x12fc260_0 .net *"_ivl_46", 0 0, L_0x13001c0;  1 drivers
v0x12fc340_0 .net *"_ivl_48", 0 0, L_0x1300300;  1 drivers
v0x12fc420_0 .net *"_ivl_50", 0 0, L_0x1300370;  1 drivers
v0x12fc500_0 .net *"_ivl_52", 0 0, L_0x1300560;  1 drivers
v0x12fc5e0_0 .net *"_ivl_54", 0 0, L_0x1300620;  1 drivers
v0x12fc6c0_0 .net *"_ivl_56", 0 0, L_0x1300820;  1 drivers
v0x12fc7a0_0 .net *"_ivl_58", 0 0, L_0x1300890;  1 drivers
v0x12fc880_0 .net *"_ivl_6", 0 0, L_0x12fea90;  1 drivers
v0x12fc960_0 .net *"_ivl_60", 0 0, L_0x1300a50;  1 drivers
v0x12fca40_0 .net *"_ivl_62", 0 0, L_0x1300ac0;  1 drivers
v0x12fcb20_0 .net *"_ivl_64", 0 0, L_0x1300ce0;  1 drivers
v0x12fcc00_0 .net *"_ivl_66", 0 0, L_0x1300df0;  1 drivers
v0x12fcef0_0 .net *"_ivl_68", 0 0, L_0x1300f80;  1 drivers
v0x12fcfd0_0 .net *"_ivl_70", 0 0, L_0x1301040;  1 drivers
v0x12fd0b0_0 .net *"_ivl_8", 0 0, L_0x12feb80;  1 drivers
v0x12fd190_0 .net "a", 0 0, v0x12fa740_0;  alias, 1 drivers
v0x12fd230_0 .net "b", 0 0, v0x12fa7e0_0;  alias, 1 drivers
v0x12fd320_0 .net "c", 0 0, v0x12fa880_0;  alias, 1 drivers
v0x12fd410_0 .net "d", 0 0, v0x12fa9c0_0;  alias, 1 drivers
v0x12fd500_0 .net "q", 0 0, L_0x1301230;  alias, 1 drivers
S_0x12fd660 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x12cbe30;
 .timescale -12 -12;
E_0x12c69e0 .event anyedge, v0x12fe310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12fe310_0;
    %nor/r;
    %assign/vec4 v0x12fe310_0, 0;
    %wait E_0x12c69e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12f9ef0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fa9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fa880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fa7e0_0, 0;
    %assign/vec4 v0x12fa740_0, 0;
    %wait E_0x12b09f0;
    %wait E_0x12c6e90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fa9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fa880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fa7e0_0, 0;
    %assign/vec4 v0x12fa740_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12c6c40;
    %load/vec4 v0x12fa740_0;
    %load/vec4 v0x12fa7e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12fa880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12fa9c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fa9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fa880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fa7e0_0, 0;
    %assign/vec4 v0x12fa740_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12fa540;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12c6c40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12fa9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fa880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fa7e0_0, 0;
    %assign/vec4 v0x12fa740_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12cbe30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fdff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe310_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12cbe30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12fdff0_0;
    %inv;
    %store/vec4 v0x12fdff0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12cbe30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12fa920_0, v0x12fe470_0, v0x12fde10_0, v0x12fdeb0_0, v0x12fdf50_0, v0x12fe090_0, v0x12fe1d0_0, v0x12fe130_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12cbe30;
T_7 ;
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12cbe30;
T_8 ;
    %wait E_0x12c6c40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12fe270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe270_0, 4, 32;
    %load/vec4 v0x12fe3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe270_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12fe270_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe270_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12fe1d0_0;
    %load/vec4 v0x12fe1d0_0;
    %load/vec4 v0x12fe130_0;
    %xor;
    %load/vec4 v0x12fe1d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe270_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12fe270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe270_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit3/iter0/response16/top_module.sv";
