
---------- Begin Simulation Statistics ----------
final_tick                               213608497000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117026                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858652                       # Number of bytes of host memory used
host_op_rate                                   121961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   854.51                       # Real time elapsed on the host
host_tick_rate                              249976696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     104217524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.213608                       # Number of seconds simulated
sim_ticks                                213608497000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.697475                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25875718                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25954236                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             258135                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8128295                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          31134511                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             106855                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107654                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              799                       # Number of indirect misses.
system.cpu.branchPred.lookups                33596940                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  629292                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        63578                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     104217524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.272170                       # CPI: cycles per instruction
system.cpu.discardedOps                      17680083                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           85858879                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11887876                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23476172                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              13072                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        96682203                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234073                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        427216994                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 934      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                77777462     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                 316058      0.30%     74.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   31070      0.03%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    15      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   41      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1896      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   3756      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   3728      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2850      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               12406465     11.90%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13673234     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                104217524                       # Class of committed instruction
system.cpu.tickCycles                       330534791                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8276592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16585952                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9447391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          662                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18896062                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            662                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275448                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1144                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38740                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18922                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533319040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533319040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309360                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309360    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309360                       # Request fanout histogram
system.membus.reqLayer0.occupancy         53169259500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308398500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1132464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16617864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1089486                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64501                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1089742                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42722                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3268970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25075763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28344733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    139470592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540776896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              680247488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277252                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529628672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17725923                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006116                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17725260    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    663      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17725923                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18879933000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4286690993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1634613499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1087955                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                51348                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1139303                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1087955                       # number of overall hits
system.l2.overall_hits::.cpu.data               51348                       # number of overall hits
system.l2.overall_hits::total                 1139303                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              55875                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57662                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1787                       # number of overall misses
system.l2.overall_misses::.cpu.data             55875                       # number of overall misses
system.l2.overall_misses::total                 57662                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150857500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4673894000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4824751500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150857500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4673894000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4824751500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1089742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           107223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1196965                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1089742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          107223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1196965                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.521110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.048174                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.521110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.048174                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84419.418019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83649.109620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83672.982207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84419.418019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83649.109620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83672.982207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275448                       # number of writebacks
system.l2.writebacks::total                   8275448                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         55875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57662                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        55875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57662                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132987500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4115144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4248131500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    132987500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4115144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4248131500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.521110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.521110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048174                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74419.418019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73649.109620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73672.982207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74419.418019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73649.109620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73672.982207                       # average overall mshr miss latency
system.l2.replacements                        8277252                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8342416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8342416                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8342416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8342416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1089486                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1089486                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1089486                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1089486                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25761                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25761                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3140603000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3140603000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.600611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81068.740320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81068.740320                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2753203000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2753203000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.600611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.600611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71068.740320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71068.740320                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1087955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1087955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150857500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150857500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1089742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1089742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84419.418019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84419.418019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132987500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132987500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74419.418019                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74419.418019                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1533291000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1533291000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.401081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.401081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89482.988036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89482.988036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1361941000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1361941000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.401081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.401081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79482.988036                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79482.988036                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 157110110000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 157110110000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19039.730974                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19039.730974                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32628.650133                       # Cycle average of tags in use
system.l2.tags.total_refs                    10644361                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310028                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.280906                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   21059.885070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       262.782296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11305.982767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.642697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.345031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995747                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30582                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 159478516                       # Number of tag accesses
system.l2.tags.data_accesses                159478516                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3576000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3690368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529628672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529628672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           55875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275448                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275448                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            535409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16740907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17276316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       535409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           535409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2479436349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2479436349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2479436349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           535409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16740907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2496712666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     55875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002499378500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       285464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       285464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5141471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8161139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57662                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275448                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517181                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    794383250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1875545750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13776.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32526.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7724216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57662                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 282994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 346088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 488937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 563521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 458241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 692499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 536017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 569931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 395884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 613926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 385260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 438642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 406996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 516128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 387547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 358817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 319729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  23041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       572841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.003751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   814.796687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.806132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35795      6.25%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6836      1.19%      7.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5654      0.99%      8.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5848      1.02%      9.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5531      0.97%     10.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5219      0.91%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3020      0.53%     11.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6198      1.08%     12.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       498740     87.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       572841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       285464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.201941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.438609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        285463    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        285464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       285464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      28.989358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.193569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.652864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2458      0.86%      0.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1021      0.36%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            44      0.02%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         83419     29.22%     30.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          3707      1.30%     31.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27         45931     16.09%     47.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          9382      3.29%     51.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31          1129      0.40%     51.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        122422     42.89%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           449      0.16%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37           193      0.07%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39          2252      0.79%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41          1330      0.47%     95.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43           875      0.31%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45           808      0.28%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47           946      0.33%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49           683      0.24%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51           342      0.12%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53           158      0.06%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55           352      0.12%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57          2084      0.73%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59           580      0.20%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61          1749      0.61%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63           233      0.08%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           185      0.06%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67           918      0.32%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71           734      0.26%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73           881      0.31%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77           189      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        285464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3690368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529626752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3690368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529628672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        17.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2479.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     17.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2479.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   19.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  213585944000                       # Total gap between requests
system.mem_ctrls.avgGap                      25631.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       114368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3576000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529626752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 535409.413044088753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 16740907.081051180139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2479427360.981805801392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        55875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59648250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1815897500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5425901074000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33378.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32499.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    655662.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2043589380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1086193515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207124260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599274240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16862033760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      50792420130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39253098720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       131843734005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.221393                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 100658824750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7132840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 105816832250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2046495360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1087738080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204582420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598407720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16862033760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50903924100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39159200640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       131862382080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.308693                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 100408217750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7132840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 106067439250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     87901208                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         87901208                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     87901208                       # number of overall hits
system.cpu.icache.overall_hits::total        87901208                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1089743                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1089743                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1089743                       # number of overall misses
system.cpu.icache.overall_misses::total       1089743                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14299235500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14299235500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14299235500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14299235500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     88990951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     88990951                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     88990951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     88990951                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012246                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012246                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012246                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012246                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13121.658501                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13121.658501                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13121.658501                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13121.658501                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1089486                       # number of writebacks
system.cpu.icache.writebacks::total           1089486                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1089743                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1089743                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1089743                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1089743                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13209493500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13209493500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13209493500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13209493500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012246                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012246                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012246                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012246                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12121.659419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12121.659419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12121.659419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12121.659419                       # average overall mshr miss latency
system.cpu.icache.replacements                1089486                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     87901208                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        87901208                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1089743                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1089743                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14299235500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14299235500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     88990951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     88990951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13121.658501                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13121.658501                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1089743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1089743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13209493500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13209493500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12121.659419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12121.659419                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.548217                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            88990950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1089742                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.662403                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.548217                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         179071644                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        179071644                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18011665                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18011665                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18011682                       # number of overall hits
system.cpu.dcache.overall_hits::total        18011682                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8414417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8414417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8414420                       # number of overall misses
system.cpu.dcache.overall_misses::total       8414420                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 271063264000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 271063264000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 271063264000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 271063264000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26426082                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26426082                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26426102                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26426102                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.318413                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.318413                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.318413                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.318413                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32214.146744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32214.146744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32214.135258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32214.135258                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8342416                       # number of writebacks
system.cpu.dcache.writebacks::total           8342416                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55492                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55492                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8358925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8358925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8358928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8358928                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 259596500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 259596500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 259597022000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 259597022000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.316313                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.316313                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.316313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.316313                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31056.206390                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31056.206390                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31056.257692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31056.257692                       # average overall mshr miss latency
system.cpu.dcache.replacements                8357905                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12743155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12743155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        42799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         42799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1911419000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1911419000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12785954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12785954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44660.365896                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44660.365896                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           81                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42718                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42718                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1866310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1866310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43689.077204                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43689.077204                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5268503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5268503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       119912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       119912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6678130500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6678130500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55691.928247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55691.928247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3508181500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3508181500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54389.567604                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54389.567604                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       522000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       522000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       174000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       174000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 262473714500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 262473714500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31808.418102                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31808.418102                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 254222008500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 254222008500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30808.418102                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30808.418102                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.499260                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26371206                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8358929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.154855                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.499260                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61212325                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61212325                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 213608497000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
