Classic Timing Analyzer report for DE2_Clock
Fri May 24 16:33:29 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50Mhz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                  ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.637 ns                         ; reset               ; CLK_COUNT_400HZ[10] ; --         ; clk_50Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.205 ns                        ; LCD_RS~reg0         ; LCD_RS              ; clk_50Mhz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.477 ns                        ; reset               ; CLK_400HZ           ; --         ; clk_50Mhz ; 0            ;
; Clock Setup: 'clk_50Mhz'     ; N/A   ; None          ; 278.94 MHz ( period = 3.585 ns ) ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                     ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50Mhz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50Mhz'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; CLK_COUNT_400HZ[19] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.33 MHz ( period = 3.212 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                     ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+-------+---------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                  ; To Clock  ;
+-------+--------------+------------+-------+---------------------+-----------+
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[14] ; clk_50Mhz ;
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[15] ; clk_50Mhz ;
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[17] ; clk_50Mhz ;
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[19] ; clk_50Mhz ;
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[18] ; clk_50Mhz ;
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[16] ; clk_50Mhz ;
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[11] ; clk_50Mhz ;
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[12] ; clk_50Mhz ;
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[13] ; clk_50Mhz ;
; N/A   ; None         ; 5.637 ns   ; reset ; CLK_COUNT_400HZ[10] ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[9]  ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[4]  ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[2]  ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[5]  ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[3]  ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[6]  ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[7]  ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[8]  ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[1]  ; clk_50Mhz ;
; N/A   ; None         ; 5.399 ns   ; reset ; CLK_COUNT_400HZ[0]  ; clk_50Mhz ;
; N/A   ; None         ; 3.707 ns   ; reset ; CLK_400HZ           ; clk_50Mhz ;
+-------+--------------+------------+-------+---------------------+-----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+-------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To          ; From Clock ;
+-------+--------------+------------+-------------------+-------------+------------+
; N/A   ; None         ; 14.205 ns  ; LCD_RS~reg0       ; LCD_RS      ; clk_50Mhz  ;
; N/A   ; None         ; 13.494 ns  ; DATA_BUS_VALUE[0] ; DATA_BUS[0] ; clk_50Mhz  ;
; N/A   ; None         ; 13.489 ns  ; DATA_BUS_VALUE[7] ; DATA_BUS[7] ; clk_50Mhz  ;
; N/A   ; None         ; 13.445 ns  ; DATA_BUS_VALUE[5] ; DATA_BUS[5] ; clk_50Mhz  ;
; N/A   ; None         ; 13.315 ns  ; DATA_BUS_VALUE[1] ; DATA_BUS[1] ; clk_50Mhz  ;
; N/A   ; None         ; 12.836 ns  ; DATA_BUS_VALUE[6] ; DATA_BUS[6] ; clk_50Mhz  ;
; N/A   ; None         ; 12.509 ns  ; DATA_BUS_VALUE[3] ; DATA_BUS[3] ; clk_50Mhz  ;
; N/A   ; None         ; 12.475 ns  ; DATA_BUS_VALUE[2] ; DATA_BUS[2] ; clk_50Mhz  ;
; N/A   ; None         ; 11.984 ns  ; DATA_BUS_VALUE[4] ; DATA_BUS[4] ; clk_50Mhz  ;
+-------+--------------+------------+-------------------+-------------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+-------+---------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                  ; To Clock  ;
+---------------+-------------+-----------+-------+---------------------+-----------+
; N/A           ; None        ; -3.477 ns ; reset ; CLK_400HZ           ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[9]  ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[4]  ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[2]  ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[5]  ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[3]  ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[6]  ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[7]  ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[8]  ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[1]  ; clk_50Mhz ;
; N/A           ; None        ; -5.169 ns ; reset ; CLK_COUNT_400HZ[0]  ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[14] ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[15] ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[17] ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[19] ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[18] ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[16] ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[11] ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[12] ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[13] ; clk_50Mhz ;
; N/A           ; None        ; -5.407 ns ; reset ; CLK_COUNT_400HZ[10] ; clk_50Mhz ;
+---------------+-------------+-----------+-------+---------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri May 24 16:33:23 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50Mhz" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLK_400HZ" as buffer
Info: Clock "clk_50Mhz" has Internal fmax of 278.94 MHz between source register "CLK_COUNT_400HZ[12]" and destination register "CLK_COUNT_400HZ[14]" (period= 3.585 ns)
    Info: + Longest register to register delay is 3.371 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y29_N5; Fanout = 3; REG Node = 'CLK_COUNT_400HZ[12]'
        Info: 2: + IC(0.999 ns) + CELL(0.420 ns) = 1.419 ns; Loc. = LCCOMB_X41_Y30_N22; Fanout = 1; COMB Node = 'LessThan0~1'
        Info: 3: + IC(0.241 ns) + CELL(0.149 ns) = 1.809 ns; Loc. = LCCOMB_X41_Y30_N0; Fanout = 2; COMB Node = 'LessThan0~4'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 2.213 ns; Loc. = LCCOMB_X41_Y30_N16; Fanout = 20; COMB Node = 'CLK_COUNT_400HZ[19]~95'
        Info: 5: + IC(0.648 ns) + CELL(0.510 ns) = 3.371 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 4; REG Node = 'CLK_COUNT_400HZ[14]'
        Info: Total cell delay = 1.229 ns ( 36.46 % )
        Info: Total interconnect delay = 2.142 ns ( 63.54 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_50Mhz" to destination register is 2.659 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'
            Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 4; REG Node = 'CLK_COUNT_400HZ[14]'
            Info: Total cell delay = 1.536 ns ( 57.77 % )
            Info: Total interconnect delay = 1.123 ns ( 42.23 % )
        Info: - Longest clock path from clock "clk_50Mhz" to source register is 2.659 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'
            Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X40_Y29_N5; Fanout = 3; REG Node = 'CLK_COUNT_400HZ[12]'
            Info: Total cell delay = 1.536 ns ( 57.77 % )
            Info: Total interconnect delay = 1.123 ns ( 42.23 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "CLK_COUNT_400HZ[14]" (data pin = "reset", clock pin = "clk_50Mhz") is 5.637 ns
    Info: + Longest pin to register delay is 8.332 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; PIN Node = 'reset'
        Info: 2: + IC(6.057 ns) + CELL(0.275 ns) = 7.174 ns; Loc. = LCCOMB_X41_Y30_N16; Fanout = 20; COMB Node = 'CLK_COUNT_400HZ[19]~95'
        Info: 3: + IC(0.648 ns) + CELL(0.510 ns) = 8.332 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 4; REG Node = 'CLK_COUNT_400HZ[14]'
        Info: Total cell delay = 1.627 ns ( 19.53 % )
        Info: Total interconnect delay = 6.705 ns ( 80.47 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_50Mhz" to destination register is 2.659 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 4; REG Node = 'CLK_COUNT_400HZ[14]'
        Info: Total cell delay = 1.536 ns ( 57.77 % )
        Info: Total interconnect delay = 1.123 ns ( 42.23 % )
Info: tco from clock "clk_50Mhz" to destination pin "LCD_RS" through register "LCD_RS~reg0" is 14.205 ns
    Info: + Longest clock path from clock "clk_50Mhz" to source register is 7.258 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(2.154 ns) + CELL(0.787 ns) = 3.940 ns; Loc. = LCFF_X41_Y30_N13; Fanout = 2; REG Node = 'CLK_400HZ'
        Info: 3: + IC(1.801 ns) + CELL(0.000 ns) = 5.741 ns; Loc. = CLKCTRL_G10; Fanout = 80; COMB Node = 'CLK_400HZ~clkctrl'
        Info: 4: + IC(0.980 ns) + CELL(0.537 ns) = 7.258 ns; Loc. = LCFF_X42_Y27_N17; Fanout = 2; REG Node = 'LCD_RS~reg0'
        Info: Total cell delay = 2.323 ns ( 32.01 % )
        Info: Total interconnect delay = 4.935 ns ( 67.99 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y27_N17; Fanout = 2; REG Node = 'LCD_RS~reg0'
        Info: 2: + IC(4.055 ns) + CELL(2.642 ns) = 6.697 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'LCD_RS'
        Info: Total cell delay = 2.642 ns ( 39.45 % )
        Info: Total interconnect delay = 4.055 ns ( 60.55 % )
Info: th for register "CLK_400HZ" (data pin = "reset", clock pin = "clk_50Mhz") is -3.477 ns
    Info: + Longest clock path from clock "clk_50Mhz" to destination register is 3.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(2.154 ns) + CELL(0.537 ns) = 3.690 ns; Loc. = LCFF_X41_Y30_N13; Fanout = 2; REG Node = 'CLK_400HZ'
        Info: Total cell delay = 1.536 ns ( 41.63 % )
        Info: Total interconnect delay = 2.154 ns ( 58.37 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.433 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; PIN Node = 'reset'
        Info: 2: + IC(6.069 ns) + CELL(0.438 ns) = 7.349 ns; Loc. = LCCOMB_X41_Y30_N12; Fanout = 1; COMB Node = 'CLK_400HZ~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.433 ns; Loc. = LCFF_X41_Y30_N13; Fanout = 2; REG Node = 'CLK_400HZ'
        Info: Total cell delay = 1.364 ns ( 18.35 % )
        Info: Total interconnect delay = 6.069 ns ( 81.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 139 megabytes
    Info: Processing ended: Fri May 24 16:33:29 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:01


