$date
	Wed Jul 23 18:26:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module accumulator_tb $end
$scope module uut $end
$var wire 8 ! acc_in [7:0] $end
$var wire 8 " acc_out [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var wire 8 & acc_next [7:0] $end
$var reg 8 ' acc_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
0$
1#
b0 "
bx !
$end
#10000
0%
0#
#20000
1#
#30000
b11001100 &
b11001100 !
1$
0#
#40000
b11001100 "
b11001100 '
1#
#50000
b11001000 !
0$
0#
#60000
1#
#70000
0#
