
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.689121                       # Number of seconds simulated
sim_ticks                                1689121096500                       # Number of ticks simulated
final_tick                               1689121096500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32030                       # Simulator instruction rate (inst/s)
host_op_rate                                    56137                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108206037                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826272                       # Number of bytes of host memory used
host_seconds                                 15610.23                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       426902528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          426945984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     73942592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73942592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6670352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6671031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1155353                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1155353                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          252736485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             252762212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43775779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43775779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43775779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         252736485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            296537991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6671031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1155353                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6671031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1155353                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              425195136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1750848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73896448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               426945984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73942592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  27357                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   697                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5498632                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            426883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            408994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            409819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            441594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            406702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            405522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            416661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            402941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            406502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            406129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           407792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           423206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           426366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           419402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           423409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             86535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72750                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1689117484500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6671031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1155353                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6643674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  67740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  67717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5919943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.306823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.093321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.020710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5381585     90.91%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       395152      6.67%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33033      0.56%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14815      0.25%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10636      0.18%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10181      0.17%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12809      0.22%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9008      0.15%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52724      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5919943                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.140971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.888044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.776210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         59939     88.54%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7109     10.50%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          346      0.51%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          165      0.24%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           75      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           25      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67695                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.056385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.027083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31646     46.75%     46.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              819      1.21%     47.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34997     51.70%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              233      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67695                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 151839137250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            276408024750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33218370000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22854.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41604.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       251.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    252.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1342253                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  536110                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     215823.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22406343120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12225683250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25889104800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3821878080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         110324972160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         887351908095                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         235092039000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1297111928505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.922545                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 385726146500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56403360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1246988683500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22348425960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12194081625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25931552400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3660137280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         110324972160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         879142811130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         242293001250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1295894981805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.202082                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 397413950000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56403360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1235300880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3378242193                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3378242193                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          14820988                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.949886                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278962233                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14821500                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.821458                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         617604500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.949886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         602388966                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        602388966                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    207257666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207257666                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71704567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71704567                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278962233                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278962233                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278962233                       # number of overall hits
system.cpu.dcache.overall_hits::total       278962233                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14041459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14041459                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       780041                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       780041                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14821500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14821500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14821500                       # number of overall misses
system.cpu.dcache.overall_misses::total      14821500                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 707544789500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 707544789500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  25252506500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25252506500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 732797296000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 732797296000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 732797296000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 732797296000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063450                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010761                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010761                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050450                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050450                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050450                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050450                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50389.691662                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50389.691662                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 32373.306660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32373.306660                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49441.507000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49441.507000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49441.507000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49441.507000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4287839                       # number of writebacks
system.cpu.dcache.writebacks::total           4287839                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14041459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14041459                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       780041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       780041                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14821500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14821500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14821500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14821500                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 693503330500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 693503330500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  24472465500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24472465500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 717975796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 717975796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 717975796000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 717975796000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010761                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010761                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050450                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49389.691662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49389.691662                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31373.306660                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31373.306660                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48441.507000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48441.507000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48441.507000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48441.507000                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           621.570982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          996054.785294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   621.570982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.303501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.303501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          657                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636548                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317254                       # number of overall hits
system.cpu.icache.overall_hits::total       677317254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54475000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54475000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54475000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54475000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54475000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54475000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80110.294118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80110.294118                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80110.294118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80110.294118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80110.294118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80110.294118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53795000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53795000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53795000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53795000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79110.294118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79110.294118                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79110.294118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79110.294118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79110.294118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79110.294118                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6722243                       # number of replacements
system.l2.tags.tagsinuse                 16239.238850                       # Cycle average of tags in use
system.l2.tags.total_refs                    21844311                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6738583                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.241677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330799932500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3109.971802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.603290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13127.663758                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.189818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.801249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991164                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997314                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37161814                       # Number of tag accesses
system.l2.tags.data_accesses                 37161814                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4287839                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4287839                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             561581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                561581                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7589567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7589567                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8151148                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8151149                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              8151148                       # number of overall hits
system.l2.overall_hits::total                 8151149                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           218460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218460                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6451892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6451892                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6670352                       # number of demand (read+write) misses
system.l2.demand_misses::total                6671031                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            6670352                       # number of overall misses
system.l2.overall_misses::total               6671031                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17405802500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17405802500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52761000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 592750688500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 592750688500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  610156491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     610209252000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52761000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 610156491000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    610209252000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4287839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4287839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         780041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            780041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14041459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14041459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14821500                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14822180                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14821500                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14822180                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.280062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.280062                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.459489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.459489                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.450046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.450071                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.450046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.450071                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79675.009155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79675.009155                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77703.976436                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77703.976436                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91872.382318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91872.382318                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77703.976436                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91472.907427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91471.505979                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77703.976436                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91472.907427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91471.505979                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1155353                       # number of writebacks
system.l2.writebacks::total                   1155353                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       279370                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        279370                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       218460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218460                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6451892                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6451892                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6670352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6671031                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6670352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6671031                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15221202500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15221202500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 528231768500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 528231768500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 543452971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 543498942000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 543452971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 543498942000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.280062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.280062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.459489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.459489                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.450046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.450071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.450046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.450071                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69675.009155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69675.009155                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67703.976436                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67703.976436                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81872.382318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81872.382318                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67703.976436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81472.907427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81471.505979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67703.976436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81472.907427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81471.505979                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6452571                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1155353                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5498632                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218460                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218460                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6452571                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19996047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19996047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19996047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    500888576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    500888576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               500888576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13325016                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13325016    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13325016                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17955098500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37205001250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     29643191                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14821011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         347628                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       347628                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          14042139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5443192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16100038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           780041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          780041                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14041459                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44463987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44465370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1222997696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1223042688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6722243                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21544423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016135                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125996                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21196794     98.39%     98.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 347629      1.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21544423                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19109457500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22232250000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
