{"vcs1":{"timestamp_begin":1682277802.445820383, "rt":0.90, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1682277803.415451361, "rt":1.33, "ut":0.23, "st":0.24}}
{"link":{"timestamp_begin":1682277804.796417993, "rt":1.60, "ut":0.07, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682277802.155688599}
{"VCS_COMP_START_TIME": 1682277802.155688599}
{"VCS_COMP_END_TIME": 1682277807.047551835}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341172}}
{"stitch_vcselab": {"peak_mem": 239048}}
