** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=17e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=11e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=308e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=308e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=8e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=1e-6 W=80e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=365e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=1e-6 W=80e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=365e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=24e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=600e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=1e-6 W=87e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=57e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=57e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=80e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=363e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=363e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 4.69701 mW
** Area: 7550 (mu_m)^2
** Transit frequency: 43.4471 MHz
** Transit frequency with error factor: 43.4468 MHz
** Slew rate: 42.0876 V/mu_s
** Phase margin: 63.0254Â°
** CMRR: 106 dB
** negPSRR: 95 dB
** posPSRR: 53 dB
** VoutMax: 4.82001 V
** VoutMin: 0.390001 V
** VcmMax: 4.66001 V
** VcmMin: 1.35001 V


** Expected Currents: 
** NormalTransistorNmos: 14.0101 muA
** NormalTransistorPmos: -137.364 muA
** DiodeTransistorPmos: -176.714 muA
** DiodeTransistorPmos: -176.714 muA
** NormalTransistorNmos: 353.428 muA
** NormalTransistorNmos: 353.427 muA
** NormalTransistorNmos: 176.715 muA
** NormalTransistorNmos: 176.715 muA
** NormalTransistorNmos: 212.295 muA
** NormalTransistorNmos: 212.294 muA
** NormalTransistorPmos: -212.294 muA
** NormalTransistorNmos: 212.295 muA
** NormalTransistorNmos: 212.294 muA
** NormalTransistorPmos: -212.294 muA
** DiodeTransistorNmos: 137.365 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -14.0109 muA


** Expected Voltages: 
** ibias: 0.571001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.791001  V
** inSourceStageBiasComplementarySecondStage: 0.614001  V
** inTransconductanceComplementarySecondStage: 4.25601  V
** out: 2.5  V
** outFirstStage: 4.25601  V
** outVoltageBiasXXpXX0: 3.81301  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.166001  V
** sourceTransconductance: 1.94301  V
** innerStageBias: 0.209001  V
** inner: 0.209001  V


.END