"X";"prompt_gt";"completion_gt";"missing_edges";"total_edges";"total_nodes";"prompt_edges";"prompt_nodes";"nb_completion_candidates";"completion_best_rank";"completion_best_eval";"completion_best_rank_score";"completion_best_eval_score";"completion_best_rank_correct_edges";"completion_best_eval_correct_edges";"completion_best_rank_lines_missing";"completion_best_eval_lines_missing";"completion_best_rank_additional_lines";"completion_best_eval_additional_lines";"completion_best_rank_result";"completion_best_eval_result";"best_rank"
"0";"e 0 3 Add_requ Add_Component Add_Requ\ne";" 1 3 Add_requ Pres_Package Add_Requ\ne 1 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$";"3";"4";"4";"1";"2";"4";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$";"49998";"150000";"1";"3";"2";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"1";"e 2 0 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\ne 3 1 Add_im Add_Component Add_Im\ne 1 3 Add_component Add_Im Add_Component\ne";" 2 1 Add_im Pres_Package Add_Im\n$$";"1";"6";"4";"5";"4";"1";"e 2 0 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\ne 3 1 Add_im Add_Component Add_Im\ne 1 3 Add_component Add_Im Add_Component\ne 2 1 Add_im Pres_Package Add_Im\n$$";"e 2 0 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\ne 3 1 Add_im Add_Component Add_Im\ne 1 3 Add_component Add_Im Add_Component\ne 2 1 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"2";"e 0 4 Add_requ Add_Component Add_Requ\ne 2 4 Add_requ Pres_Package Add_Requ\ne 2 6 Add_package Pres_Package Add_Package\ne 6 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 5 Add_package Pres_Package Add_Package\ne";" 5 0 Add_component Add_Package Add_Component\n$$";"1";"8";"7";"7";"7";"1";"e 0 4 Add_requ Add_Component Add_Requ\ne 2 4 Add_requ Pres_Package Add_Requ\ne 2 6 Add_package Pres_Package Add_Package\ne 6 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 5 Add_package Pres_Package Add_Package\ne 5 0 Add_component Add_Package Add_Component\n$$";"e 0 4 Add_requ Add_Component Add_Requ\ne 2 4 Add_requ Pres_Package Add_Requ\ne 2 6 Add_package Pres_Package Add_Package\ne 6 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 5 Add_package Pres_Package Add_Package\ne 5 0 Add_component Add_Package Add_Component\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"3";"e 0 1 Add_requ Add_Component Add_Requ\ne";" 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 2 3 Add_im Pres_Package Add_Im\n$$";"5";"6";"4";"1";"2";"4";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 2 3 Add_im Pres_Package Add_Im\n$$";"49996";"150000";"1";"5";"4";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"4";"e 0 3 Add_component Add_Package Add_Component\ne";" 3 2 Add_requ Add_Component Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 0 Add_package Pres_Package Add_Package\n$$";"3";"4";"4";"1";"2";"1";"e 0 3 Add_component Add_Package Add_Component\ne 3 2 Add_requ Add_Component Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 0 Add_package Pres_Package Add_Package\n$$";"e 0 3 Add_component Add_Package Add_Component\ne 3 2 Add_requ Add_Component Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 0 Add_package Pres_Package Add_Package\n$$";"150000";"150000";"3";"3";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"5";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 2 Add_package Pres_Package Add_Package\ne";" 2 0 Add_component Add_Package Add_Component\n$$";"1";"4";"4";"3";"4";"1";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"6";"e 0 1 Add_requ Add_Component Add_Requ\ne 3 1 Add_requ Pres_Package Add_Requ\ne 3 2 Add_package Pres_Package Add_Package\ne";" 2 0 Add_component Add_Package Add_Component\n$$";"1";"4";"4";"3";"4";"1";"e 0 1 Add_requ Add_Component Add_Requ\ne 3 1 Add_requ Pres_Package Add_Requ\ne 3 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$";"e 0 1 Add_requ Add_Component Add_Requ\ne 3 1 Add_requ Pres_Package Add_Requ\ne 3 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"7";"e 0 3 Add_component Add_Im Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_im Add_Component Add_Im\ne";" 2 0 Add_im Pres_Package Add_Im\n$$";"1";"6";"4";"5";"4";"1";"e 0 3 Add_component Add_Im Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"e 0 3 Add_component Add_Im Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"8";"e 0 2 Add_requ Add_Component Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne";" 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 1 3 Add_im Pres_Package Add_Im\n$$";"3";"6";"4";"3";"3";"1";"e 0 2 Add_requ Add_Component Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 1 3 Add_im Pres_Package Add_Im\n$$";"e 0 2 Add_requ Add_Component Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 1 3 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"3";"3";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"9";"e 0 13 Add_port Pres_Component Add_Port\ne";" 1 13 Add_t Add_Connector Add_Port\ne 1 9 Add_requ Add_Connector Add_Requ\ne 7 9 Add_requ Pres_Package Add_Requ\ne 7 4 Add_component Pres_Package Add_Component\ne 4 15 Add_requ Add_Component Add_Requ\ne 7 15 Add_requ Pres_Package Add_Requ\ne 7 1 Add_con Pres_Package Add_Connector\ne 1 17 Add_src Add_Connector Add_Port\ne 2 17 Add_port Add_Component Add_Port\ne 2 18 Add_requ Add_Component Add_Requ\ne 5 18 Add_requ Pres_Package Add_Requ\ne 5 2 Add_component Pres_Package Add_Component\ne 2 6 Add_im Add_Component Add_Im\ne 6 2 Add_component Add_Im Add_Component\ne 5 6 Add_im Pres_Package Add_Im\ne 5 14 Add_con Pres_Package Add_Connector\ne 14 3 Add_requ Add_Connector Add_Requ\ne 5 3 Add_requ Pres_Package Add_Requ\ne 14 10 Add_src Add_Connector Add_Port\ne 16 10 Add_port Pres_Component Add_Port\ne 14 12 Add_t Add_Connector Add_Port\ne 11 12 Add_port Pres_Component Add_Port\ne 7 8 Add_im Pres_Package Add_Im\ne 8 4 Add_component Add_Im Add_Component\ne 4 8 Add_im Add_Component Add_Im\n$$";"25";"26";"19";"1";"2";"3";"e 0 13 Add_port Pres_Component Add_Port\ne 4 13 Add_t Add_Connector Add_Port\ne 4 1 Add_requ Add_Connector Add_Requ\ne 5 1 Add_requ Pres_Package Add_Requ\ne 5 4 Add_con Pres_Package Add_Connector\ne";"e 0 13 Add_port Pres_Component Add_Port\ne 4 13 Add_t Add_Connector Add_Port\ne 4 1 Add_requ Add_Connector Add_Requ\ne 5 1 Add_requ Pres_Package Add_Requ\ne 5 4 Add_con Pres_Package Add_Connector\ne 4 2 Add_src Add_Connector Add_Port\ne 3 2 Add_port Pres_Component Add_Port\n$$";"49979";"49981";"4";"6";"21";"19";"0";"0";"TOO_SMALL";"TOO_SMALL";"0"
"10";"e 0 2 Add_requ Add_Component Add_Requ\ne 3 2 Add_requ Pres_Package Add_Requ\ne 3 0 Add_component Pres_Package Add_Component\ne 0 1 Add_im Add_Component Add_Im\ne 1 0 Add_component Add_Im Add_Component\ne";" 3 1 Add_im Pres_Package Add_Im\n$$";"1";"6";"4";"5";"4";"1";"e 0 2 Add_requ Add_Component Add_Requ\ne 3 2 Add_requ Pres_Package Add_Requ\ne 3 0 Add_component Pres_Package Add_Component\ne 0 1 Add_im Add_Component Add_Im\ne 1 0 Add_component Add_Im Add_Component\ne 3 1 Add_im Pres_Package Add_Im\n$$";"e 0 2 Add_requ Add_Component Add_Requ\ne 3 2 Add_requ Pres_Package Add_Requ\ne 3 0 Add_component Pres_Package Add_Component\ne 0 1 Add_im Add_Component Add_Im\ne 1 0 Add_component Add_Im Add_Component\ne 3 1 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"11";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne";" 2 3 Add_package Pres_Package Add_Package\ne 3 0 Add_component Add_Package Add_Component\n$$";"2";"4";"4";"2";"3";"2";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 2 3 Add_im Pres_Package Add_Im\n$$";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_package Pres_Package Add_Package\ne 3 0 Add_component Add_Package Add_Component\n$$";"0";"150000";"0";"2";"2";"0";"4";"0";"INCORRECT";"ISOMORPHIC";"100"
"12";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne 0 2 Add_im Add_Component Add_Im\ne 2 0 Add_component Add_Im Add_Component\ne";" 1 2 Add_im Pres_Package Add_Im\n$$";"1";"6";"4";"5";"4";"1";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne 0 2 Add_im Add_Component Add_Im\ne 2 0 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne 0 2 Add_im Add_Component Add_Im\ne 2 0 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"13";"e 0 1 Add_component Add_Im Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne";" 2 3 Add_requ Pres_Package Add_Requ\ne 2 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"4";"6";"4";"2";"3";"1";"e 0 1 Add_component Add_Im Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"e 0 1 Add_component Add_Im Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"4";"4";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"14";"e 3 0 Add_port Pres_Component Add_Port\ne 4 0 Add_t Add_Connector Add_Port\ne 4 2 Add_requ Add_Connector Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 4 Add_con Pres_Package Add_Connector\ne 4 6 Add_src Add_Connector Add_Port\ne";" 5 6 Add_port Pres_Component Add_Port\n$$";"1";"7";"7";"6";"6";"1";"e 3 0 Add_port Pres_Component Add_Port\ne 4 0 Add_t Add_Connector Add_Port\ne 4 2 Add_requ Add_Connector Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 4 Add_con Pres_Package Add_Connector\ne 4 6 Add_src Add_Connector Add_Port\ne 5 6 Add_port Pres_Component Add_Port\n$$";"e 3 0 Add_port Pres_Component Add_Port\ne 4 0 Add_t Add_Connector Add_Port\ne 4 2 Add_requ Add_Connector Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 4 Add_con Pres_Package Add_Connector\ne 4 6 Add_src Add_Connector Add_Port\ne 5 6 Add_port Pres_Component Add_Port\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"15";"e 0 2 Add_component Pres_Package Add_Component\ne";" 2 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 1 Add_im Pres_Package Add_Im\ne 1 2 Add_component Add_Im Add_Component\ne 2 1 Add_im Add_Component Add_Im\n$$";"5";"6";"4";"1";"2";"1";"e 0 2 Add_component Pres_Package Add_Component\ne 2 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 1 Add_im Pres_Package Add_Im\ne 1 2 Add_component Add_Im Add_Component\ne 2 1 Add_im Add_Component Add_Im\n$$";"e 0 2 Add_component Pres_Package Add_Component\ne 2 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 1 Add_im Pres_Package Add_Im\ne 1 2 Add_component Add_Im Add_Component\ne 2 1 Add_im Add_Component Add_Im\n$$";"150000";"150000";"5";"5";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"16";"e 1 0 Add_requ Add_Component Add_Requ\ne";" 1 3 Add_im Add_Component Add_Im\ne 3 1 Add_component Add_Im Add_Component\ne 2 1 Add_component Pres_Package Add_Component\ne 2 0 Add_requ Pres_Package Add_Requ\ne 2 3 Add_im Pres_Package Add_Im\n$$";"5";"6";"4";"1";"2";"3";"e 1 0 Add_requ Add_Component Add_Requ\ne 1 3 Add_im Add_Component Add_Im\ne 3 1 Add_component Add_Im Add_Component\ne 2 1 Add_component Pres_Package Add_Component\ne 2 0 Add_requ Pres_Package Add_Requ\ne 2 3 Add_im Pres_Package Add_Im\n$$";"e 1 0 Add_requ Add_Component Add_Requ\ne 1 3 Add_im Add_Component Add_Im\ne 3 1 Add_component Add_Im Add_Component\ne 2 1 Add_component Pres_Package Add_Component\ne 2 0 Add_requ Pres_Package Add_Requ\ne 2 3 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"5";"5";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"17";"e 0 2 Add_requ Add_Component Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 3 Add_package Pres_Package Add_Package\ne";" 3 0 Add_component Add_Package Add_Component\n$$";"1";"4";"4";"3";"4";"1";"e 0 2 Add_requ Add_Component Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 3 Add_package Pres_Package Add_Package\ne 3 0 Add_component Add_Package Add_Component\n$$";"e 0 2 Add_requ Add_Component Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 3 Add_package Pres_Package Add_Package\ne 3 0 Add_component Add_Package Add_Component\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"18";"e 1 0 Add_requ Add_Component Add_Requ\ne 1 3 Add_im Add_Component Add_Im\ne 3 1 Add_component Add_Im Add_Component\ne 2 1 Add_component Pres_Package Add_Component\ne 2 0 Add_requ Pres_Package Add_Requ\ne";" 2 3 Add_im Pres_Package Add_Im\n$$";"1";"6";"4";"5";"4";"1";"e 1 0 Add_requ Add_Component Add_Requ\ne 1 3 Add_im Add_Component Add_Im\ne 3 1 Add_component Add_Im Add_Component\ne 2 1 Add_component Pres_Package Add_Component\ne 2 0 Add_requ Pres_Package Add_Requ\ne 2 3 Add_im Pres_Package Add_Im\n$$";"e 1 0 Add_requ Add_Component Add_Requ\ne 1 3 Add_im Add_Component Add_Im\ne 3 1 Add_component Add_Im Add_Component\ne 2 1 Add_component Pres_Package Add_Component\ne 2 0 Add_requ Pres_Package Add_Requ\ne 2 3 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"19";"e 3 0 Add_t Add_Connector Add_Port\ne";" 3 1 Add_requ Add_Connector Add_Requ\ne 4 1 Add_requ Pres_Package Add_Requ\ne 4 3 Add_con Pres_Package Add_Connector\ne 3 5 Add_src Add_Connector Add_Port\ne 2 5 Add_port Pres_Component Add_Port\ne 6 0 Add_port Pres_Component Add_Port\n$$";"6";"7";"7";"1";"2";"2";"e 3 0 Add_t Add_Connector Add_Port\ne 3 5 Add_requ Add_Connector Add_Requ\ne 2 5 Add_requ Pres_Package Add_Requ\ne 2 3 Add_con Pres_Package Add_Connector\ne";"e 3 0 Add_t Add_Connector Add_Port\ne 3 5 Add_requ Add_Connector Add_Requ\ne 2 5 Add_requ Pres_Package Add_Requ\ne 2 3 Add_con Pres_Package Add_Connector\ne 3 6 Add_src Add_Connector Add_Port\ne 1 6 Add_port Pres_Component Add_Port\ne 4 0 Add_port Pres_Component Add_Port\n$$";"49997";"150000";"3";"6";"3";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"20";"e 2 0 Add_requ Add_Component Add_Requ\ne 1 2 Add_component Add_Package Add_Component\ne";" 3 1 Add_package Pres_Package Add_Package\ne 3 0 Add_requ Pres_Package Add_Requ\n$$";"2";"4";"4";"2";"3";"1";"e 2 0 Add_requ Add_Component Add_Requ\ne 1 2 Add_component Add_Package Add_Component\ne 3 1 Add_package Pres_Package Add_Package\ne 3 0 Add_requ Pres_Package Add_Requ\n$$";"e 2 0 Add_requ Add_Component Add_Requ\ne 1 2 Add_component Add_Package Add_Component\ne 3 1 Add_package Pres_Package Add_Package\ne 3 0 Add_requ Pres_Package Add_Requ\n$$";"150000";"150000";"2";"2";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"21";"e 0 1 Add_component Add_Im Add_Component\ne 1 2 Add_requ Add_Component Add_Requ\ne 3 2 Add_requ Pres_Package Add_Requ\ne 3 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne";" 3 0 Add_im Pres_Package Add_Im\n$$";"1";"6";"4";"5";"4";"1";"e 0 1 Add_component Add_Im Add_Component\ne 1 2 Add_requ Add_Component Add_Requ\ne 3 2 Add_requ Pres_Package Add_Requ\ne 3 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 3 0 Add_im Pres_Package Add_Im\n$$";"e 0 1 Add_component Add_Im Add_Component\ne 1 2 Add_requ Add_Component Add_Requ\ne 3 2 Add_requ Pres_Package Add_Requ\ne 3 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 3 0 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"22";"e 0 6 Add_port Pres_Component Add_Port\ne 4 6 Add_t Add_Connector Add_Port\ne";" 4 1 Add_requ Add_Connector Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 4 Add_con Pres_Package Add_Connector\ne 4 3 Add_src Add_Connector Add_Port\ne 5 3 Add_port Pres_Component Add_Port\n$$";"5";"7";"7";"2";"3";"2";"e 0 6 Add_port Pres_Component Add_Port\ne 4 6 Add_t Add_Connector Add_Port\ne 4 2 Add_requ Add_Connector Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 4 Add_con Pres_Package Add_Connector\ne";"e 0 6 Add_port Pres_Component Add_Port\ne 4 6 Add_t Add_Connector Add_Port\ne 4 2 Add_requ Add_Connector Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 4 Add_con Pres_Package Add_Connector\ne 4 3 Add_src Add_Connector Add_Port\ne 5 3 Add_port Pres_Component Add_Port\n$$";"49998";"150000";"3";"5";"2";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"23";"e 2 0 Add_requ Add_Component Add_Requ\ne";" 1 2 Add_component Add_Package Add_Component\ne 3 1 Add_package Pres_Package Add_Package\ne 3 0 Add_requ Pres_Package Add_Requ\n$$";"3";"4";"4";"1";"2";"3";"e 2 0 Add_requ Add_Component Add_Requ\ne 2 1 Add_im Add_Component Add_Im\ne 1 2 Add_component Add_Im Add_Component\ne";"e 2 0 Add_requ Add_Component Add_Requ\ne 1 2 Add_component Add_Package Add_Component\ne 3 1 Add_package Pres_Package Add_Package\ne 3 0 Add_requ Pres_Package Add_Requ\n$$";"0";"150000";"0";"3";"3";"0";"2";"0";"INCORRECT";"ISOMORPHIC";"100"
"24";"e 0 3 Add_component Add_Im Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_im Add_Component Add_Im\ne";" 2 0 Add_im Pres_Package Add_Im\n$$";"1";"6";"4";"5";"4";"1";"e 0 3 Add_component Add_Im Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"e 0 3 Add_component Add_Im Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"25";"e 0 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne";" 2 0 Add_package Pres_Package Add_Package\n$$";"1";"4";"4";"3";"4";"1";"e 0 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 0 Add_package Pres_Package Add_Package\n$$";"e 0 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 0 Add_package Pres_Package Add_Package\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"26";"e 0 2 Add_port Pres_Component Add_Port\ne 14 2 Add_t Add_Connector Add_Port\ne";" 14 12 Add_requ Add_Connector Add_Requ\ne 7 12 Add_requ Pres_Package Add_Requ\ne 7 15 Add_con Pres_Package Add_Connector\ne 15 1 Add_requ Add_Connector Add_Requ\ne 7 1 Add_requ Pres_Package Add_Requ\ne 7 14 Add_con Pres_Package Add_Connector\ne 14 11 Add_src Add_Connector Add_Port\ne 16 11 Add_port Pres_Component Add_Port\ne 15 3 Add_src Add_Connector Add_Port\ne 9 3 Add_port Pres_Component Add_Port\ne 15 5 Add_t Add_Connector Add_Port\ne 13 5 Add_port Pres_Component Add_Port\ne 0 10 Add_port Pres_Component Add_Port\ne 8 10 Add_t Add_Connector Add_Port\ne 8 6 Add_requ Add_Connector Add_Requ\ne 18 6 Add_requ Pres_Package Add_Requ\ne 18 8 Add_con Pres_Package Add_Connector\ne 8 17 Add_src Add_Connector Add_Port\ne 4 17 Add_port Pres_Component Add_Port\n$$";"19";"21";"19";"2";"3";"2";"e 0 2 Add_port Pres_Component Add_Port\ne 14 2 Add_t Add_Connector Add_Port\ne 14 3 Add_requ Add_Connector Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 14 Add_con Pres_Package Add_Connector\ne";"e 0 2 Add_port Pres_Component Add_Port\ne 14 2 Add_t Add_Connector Add_Port\ne 14 3 Add_requ Add_Connector Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 14 Add_con Pres_Package Add_Connector\ne 14 6 Add_src Add_Connector Add_Port\ne 4 6 Add_port Pres_Component Add_Port\n$$";"49984";"49986";"3";"5";"16";"14";"0";"0";"TOO_SMALL";"TOO_SMALL";"0"
"27";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne";" 2 3 Add_im Pres_Package Add_Im\n$$";"1";"6";"4";"5";"4";"1";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 2 3 Add_im Pres_Package Add_Im\n$$";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 2 3 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"28";"e 0 1 Add_requ Add_Connector Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_con Pres_Package Add_Connector\ne 0 4 Add_src Add_Connector Add_Port\ne";" 5 4 Add_port Pres_Component Add_Port\ne 0 3 Add_t Add_Connector Add_Port\ne 6 3 Add_port Pres_Component Add_Port\n$$";"3";"7";"7";"4";"4";"2";"e 0 1 Add_requ Add_Connector Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_con Pres_Package Add_Connector\ne 0 4 Add_src Add_Connector Add_Port\ne 5 4 Add_port Pres_Component Add_Port\ne";"e 0 1 Add_requ Add_Connector Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_con Pres_Package Add_Connector\ne 0 4 Add_src Add_Connector Add_Port\ne 5 4 Add_port Pres_Component Add_Port\ne 0 3 Add_t Add_Connector Add_Port\ne 6 3 Add_port Pres_Component Add_Port\n$$";"49998";"150000";"1";"3";"2";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"29";"e 0 3 Add_requ Add_Component Add_Requ\ne";" 2 3 Add_requ Pres_Package Add_Requ\ne 2 0 Add_component Pres_Package Add_Component\ne 0 1 Add_im Add_Component Add_Im\ne 1 0 Add_component Add_Im Add_Component\ne 2 1 Add_im Pres_Package Add_Im\n$$";"5";"6";"4";"1";"2";"4";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne 0 2 Add_im Add_Component Add_Im\ne 2 0 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"49996";"150000";"1";"5";"4";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"30";"e 1 0 Add_requ Pres_Package Add_Requ\ne";" 1 3 Add_package Pres_Package Add_Package\ne 3 2 Add_component Add_Package Add_Component\ne 2 0 Add_requ Add_Component Add_Requ\n$$";"3";"4";"4";"1";"2";"2";"e 1 0 Add_requ Pres_Package Add_Requ\ne 1 3 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\ne 3 2 Add_im Add_Component Add_Im\ne 2 3 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"e 1 0 Add_requ Pres_Package Add_Requ\ne 1 3 Add_package Pres_Package Add_Package\ne 3 2 Add_component Add_Package Add_Component\ne 2 0 Add_requ Add_Component Add_Requ\n$$";"0";"150000";"0";"3";"3";"0";"5";"0";"INCORRECT";"ISOMORPHIC";"100"
"31";"e 0 18 Add_port Add_Component Add_Port\ne 27 18 Add_src Add_Connector Add_Port\ne 27 2 Add_requ Add_Connector Add_Requ\ne 23 2 Add_requ Pres_Package Add_Requ\ne 23 3 Add_con Pres_Package Add_Connector\ne 3 28 Add_requ Add_Connector Add_Requ\ne 23 28 Add_requ Pres_Package Add_Requ\ne 23 27 Add_con Pres_Package Add_Connector\ne 27 24 Add_t Add_Connector Add_Port\ne 20 24 Add_port Pres_Component Add_Port\ne 20 22 Add_port Pres_Component Add_Port\ne 13 22 Add_src Add_Connector Add_Port\ne 13 29 Add_requ Add_Connector Add_Requ\ne 31 29 Add_requ Pres_Package Add_Requ\ne 31 32 Add_component Pres_Package Add_Component\ne 32 10 Add_requ Add_Component Add_Requ\ne 31 10 Add_requ Pres_Package Add_Requ\ne 31 13 Add_con Pres_Package Add_Connector\ne 13 19 Add_t Add_Connector Add_Port\ne 8 19 Add_port Pres_Component Add_Port\ne 31 1 Add_im Pres_Package Add_Im\ne 1 32 Add_component Add_Im Add_Component\ne 32 1 Add_im Add_Component Add_Im\ne 3 7 Add_src Add_Connector Add_Port\ne 25 7 Add_port Pres_Component Add_Port\ne 3 12 Add_t Add_Connector Add_Port\ne 15 12 Add_port Pres_Component Add_Port\ne 0 33 Add_requ Add_Component Add_Requ\ne 16 33 Add_requ Pres_Package Add_Requ\ne 16 0 Add_component Pres_Package Add_Component\ne 0 6 Add_im Add_Component Add_Im\ne 6 0 Add_component Add_Im Add_Component\ne 16 6 Add_im Pres_Package Add_Im\ne 16 26 Add_package Pres_Package Add_Package\ne 26 11 Add_component Add_Package Add_Component\ne 11 17 Add_requ Add_Component Add_Requ\ne 16 17 Add_requ Pres_Package Add_Requ\ne 16 21 Add_con Pres_Package Add_Connector\ne 21 9 Add_requ Add_Connector Add_Requ\ne 16 9 Add_requ Pres_Package Add_Requ\ne 21 4 Add_src Add_Connector Add_Port\ne";" 30 4 Add_port Pres_Component Add_Port\ne 21 5 Add_t Add_Connector Add_Port\ne 14 5 Add_port Pres_Component Add_Port\n$$";"3";"44";"34";"41";"31";"2";"e 0 18 Add_port Add_Component Add_Port\ne 27 18 Add_src Add_Connector Add_Port\ne 27 2 Add_requ Add_Connector Add_Requ\ne 23 2 Add_requ Pres_Package Add_Requ\ne 23 3 Add_con Pres_Package Add_Connector\ne 3 28 Add_requ Add_Connector Add_Requ\ne 23 28 Add_requ Pres_Package Add_Requ\ne 23 27 Add_con Pres_Package Add_Connector\ne 27 24 Add_t Add_Connector Add_Port\ne 20 24 Add_port Pres_Component Add_Port\ne 20 22 Add_port Pres_Component Add_Port\ne 13 22 Add_src Add_Connector Add_Port\ne 13 29 Add_requ Add_Connector Add_Requ\ne 31 29 Add_requ Pres_Package Add_Requ\ne 31 32 Add_component Pres_Package Add_Component\ne 32 10 Add_requ Add_Component Add_Requ\ne 31 10 Add_requ Pres_Package Add_Requ\ne 31 13 Add_con Pres_Package Add_Connector\ne 13 19 Add_t Add_Connector Add_Port\ne 8 19 Add_port Pres_Component Add_Port\ne 31 1 Add_im Pres_Package Add_Im\ne 1 32 Add_component Add_Im Add_Component\ne 32 1 Add_im Add_Component Add_Im\ne 3 7 Add_src Add_Connector Add_Port\ne 25 7 Add_port Pres_Component Add_Port\ne 3 12 Add_t Add_Connector Add_Port\ne 15 12 Add_port Pres_Component Add_Port\ne 0 33 Add_requ Add_Component Add_Requ\ne 16 33 Add_requ Pres_Package Add_Requ\ne 16 0 Add_component Pres_Package Add_Component\ne 0 6 Add_im Add_Component Add_Im\ne 6 0 Add_component Add_Im Add_Component\ne 16 6 Add_im Pres_Package Add_Im\ne 16 26 Add_package Pres_Package Add_Package\ne 26 11 Add_component Add_Package Add_Component\ne 11 17 Add_requ Add_Component Add_Requ\ne 16 17 Add_requ Pres_Package Add_Requ\ne 16 21 Add_con Pres_Package Add_Connector\ne 21 9 Add_requ Add_Connector Add_Requ\ne 16 9 Add_requ Pres_Package Add_Requ\ne 21 4 Add_src Add_Connector Add_Port\ne 15 4 Add_port Pres_Component Add_Port\ne";"e 0 18 Add_port Add_Component Add_Port\ne 27 18 Add_src Add_Connector Add_Port\ne 27 2 Add_requ Add_Connector Add_Requ\ne 23 2 Add_requ Pres_Package Add_Requ\ne 23 3 Add_con Pres_Package Add_Connector\ne 3 28 Add_requ Add_Connector Add_Requ\ne 23 28 Add_requ Pres_Package Add_Requ\ne 23 27 Add_con Pres_Package Add_Connector\ne 27 24 Add_t Add_Connector Add_Port\ne 20 24 Add_port Pres_Component Add_Port\ne 20 22 Add_port Pres_Component Add_Port\ne 13 22 Add_src Add_Connector Add_Port\ne 13 29 Add_requ Add_Connector Add_Requ\ne 31 29 Add_requ Pres_Package Add_Requ\ne 31 32 Add_component Pres_Package Add_Component\ne 32 10 Add_requ Add_Component Add_Requ\ne 31 10 Add_requ Pres_Package Add_Requ\ne 31 13 Add_con Pres_Package Add_Connector\ne 13 19 Add_t Add_Connector Add_Port\ne 8 19 Add_port Pres_Component Add_Port\ne 31 1 Add_im Pres_Package Add_Im\ne 1 32 Add_component Add_Im Add_Component\ne 32 1 Add_im Add_Component Add_Im\ne 3 7 Add_src Add_Connector Add_Port\ne 25 7 Add_port Pres_Component Add_Port\ne 3 12 Add_t Add_Connector Add_Port\ne 15 12 Add_port Pres_Component Add_Port\ne 0 33 Add_requ Add_Component Add_Requ\ne 16 33 Add_requ Pres_Package Add_Requ\ne 16 0 Add_component Pres_Package Add_Component\ne 0 6 Add_im Add_Component Add_Im\ne 6 0 Add_component Add_Im Add_Component\ne 16 6 Add_im Pres_Package Add_Im\ne 16 26 Add_package Pres_Package Add_Package\ne 26 11 Add_component Add_Package Add_Component\ne 11 17 Add_requ Add_Component Add_Requ\ne 16 17 Add_requ Pres_Package Add_Requ\ne 16 21 Add_con Pres_Package Add_Connector\ne 21 9 Add_requ Add_Connector Add_Requ\ne 16 9 Add_requ Pres_Package Add_Requ\ne 21 4 Add_src Add_Connector Add_Port\ne 15 4 Add_port Pres_Component Add_Port\ne";"0";"0";"0";"0";"3";"3";"1";"1";"INCORRECT";"INCORRECT";"0"
"32";"e 0 5 Add_component Pres_Package Add_Component\ne 5 6 Add_requ Add_Component Add_Requ\ne";" 0 6 Add_requ Pres_Package Add_Requ\ne 0 2 Add_con Pres_Package Add_Connector\ne 2 4 Add_requ Add_Connector Add_Requ\ne 0 4 Add_requ Pres_Package Add_Requ\ne 0 7 Add_im Pres_Package Add_Im\ne 7 5 Add_component Add_Im Add_Component\ne 5 7 Add_im Add_Component Add_Im\ne 2 3 Add_src Add_Connector Add_Port\ne 8 3 Add_port Pres_Component Add_Port\ne 2 1 Add_t Add_Connector Add_Port\ne 9 1 Add_port Pres_Component Add_Port\n$$";"11";"13";"10";"2";"3";"4";"e 0 5 Add_component Pres_Package Add_Component\ne 5 6 Add_requ Add_Component Add_Requ\ne 0 6 Add_requ Pres_Package Add_Requ\ne 0 2 Add_im Pres_Package Add_Im\ne 2 5 Add_component Add_Im Add_Component\ne 5 2 Add_im Add_Component Add_Im\ne";"e 0 5 Add_component Pres_Package Add_Component\ne 5 6 Add_requ Add_Component Add_Requ\ne 0 6 Add_requ Pres_Package Add_Requ\ne 0 2 Add_im Pres_Package Add_Im\ne 2 5 Add_component Add_Im Add_Component\ne 5 2 Add_im Add_Component Add_Im\ne";"49993";"49993";"4";"4";"7";"7";"0";"0";"TOO_SMALL";"TOO_SMALL";"0"
"33";"e 0 2 Add_port Pres_Component Add_Port\ne 3 2 Add_t Add_Connector Add_Port\ne 3 5 Add_requ Add_Connector Add_Requ\ne";" 1 5 Add_requ Pres_Package Add_Requ\ne 1 3 Add_con Pres_Package Add_Connector\ne 3 6 Add_src Add_Connector Add_Port\ne 4 6 Add_port Pres_Component Add_Port\n$$";"4";"7";"7";"3";"4";"2";"e 0 2 Add_port Pres_Component Add_Port\ne 3 2 Add_t Add_Connector Add_Port\ne 3 5 Add_requ Add_Connector Add_Requ\ne 1 5 Add_requ Pres_Package Add_Requ\ne 1 3 Add_con Pres_Package Add_Connector\ne";"e 0 2 Add_port Pres_Component Add_Port\ne 3 2 Add_t Add_Connector Add_Port\ne 3 5 Add_requ Add_Connector Add_Requ\ne 1 5 Add_requ Pres_Package Add_Requ\ne 1 3 Add_con Pres_Package Add_Connector\ne 3 6 Add_src Add_Connector Add_Port\ne 4 6 Add_port Pres_Component Add_Port\n$$";"49998";"150000";"2";"4";"2";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"34";"e 5 0 Add_requ Add_Connector Add_Requ\ne 5 2 Add_src Add_Connector Add_Port\ne 4 2 Add_port Pres_Component Add_Port\ne 5 3 Add_t Add_Connector Add_Port\ne 1 3 Add_port Pres_Component Add_Port\ne 6 5 Add_con Pres_Package Add_Connector\ne";" 6 0 Add_requ Pres_Package Add_Requ\n$$";"1";"7";"7";"6";"7";"1";"e 5 0 Add_requ Add_Connector Add_Requ\ne 5 2 Add_src Add_Connector Add_Port\ne 4 2 Add_port Pres_Component Add_Port\ne 5 3 Add_t Add_Connector Add_Port\ne 1 3 Add_port Pres_Component Add_Port\ne 6 5 Add_con Pres_Package Add_Connector\ne 6 0 Add_requ Pres_Package Add_Requ\n$$";"e 5 0 Add_requ Add_Connector Add_Requ\ne 5 2 Add_src Add_Connector Add_Port\ne 4 2 Add_port Pres_Component Add_Port\ne 5 3 Add_t Add_Connector Add_Port\ne 1 3 Add_port Pres_Component Add_Port\ne 6 5 Add_con Pres_Package Add_Connector\ne 6 0 Add_requ Pres_Package Add_Requ\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"35";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_package Pres_Package Add_Package\ne";" 3 0 Add_component Add_Package Add_Component\n$$";"1";"4";"4";"3";"4";"1";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_package Pres_Package Add_Package\ne 3 0 Add_component Add_Package Add_Component\n$$";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_package Pres_Package Add_Package\ne 3 0 Add_component Add_Package Add_Component\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"36";"e 3 0 Add_requ Pres_Package Add_Requ\ne 3 6 Add_package Pres_Package Add_Package\ne 6 7 Add_component Add_Package Add_Component\ne 7 0 Add_requ Add_Component Add_Requ\ne 3 5 Add_con Pres_Package Add_Connector\ne 5 9 Add_requ Add_Connector Add_Requ\ne 3 9 Add_requ Pres_Package Add_Requ\ne 5 1 Add_src Add_Connector Add_Port\ne 4 1 Add_port Pres_Component Add_Port\ne";" 5 8 Add_t Add_Connector Add_Port\ne 2 8 Add_port Pres_Component Add_Port\n$$";"2";"11";"10";"9";"8";"1";"e 3 0 Add_requ Pres_Package Add_Requ\ne 3 6 Add_package Pres_Package Add_Package\ne 6 7 Add_component Add_Package Add_Component\ne 7 0 Add_requ Add_Component Add_Requ\ne 3 5 Add_con Pres_Package Add_Connector\ne 5 9 Add_requ Add_Connector Add_Requ\ne 3 9 Add_requ Pres_Package Add_Requ\ne 5 1 Add_src Add_Connector Add_Port\ne 4 1 Add_port Pres_Component Add_Port\ne 5 8 Add_t Add_Connector Add_Port\ne 2 8 Add_port Pres_Component Add_Port\n$$";"e 3 0 Add_requ Pres_Package Add_Requ\ne 3 6 Add_package Pres_Package Add_Package\ne 6 7 Add_component Add_Package Add_Component\ne 7 0 Add_requ Add_Component Add_Requ\ne 3 5 Add_con Pres_Package Add_Connector\ne 5 9 Add_requ Add_Connector Add_Requ\ne 3 9 Add_requ Pres_Package Add_Requ\ne 5 1 Add_src Add_Connector Add_Port\ne 4 1 Add_port Pres_Component Add_Port\ne 5 8 Add_t Add_Connector Add_Port\ne 2 8 Add_port Pres_Component Add_Port\n$$";"150000";"150000";"2";"2";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"37";"e 1 0 Add_requ Pres_Package Add_Requ\ne";" 1 2 Add_package Pres_Package Add_Package\ne 2 3 Add_component Add_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\n$$";"3";"4";"4";"1";"2";"2";"e 1 0 Add_requ Pres_Package Add_Requ\ne 1 3 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\ne 3 2 Add_im Add_Component Add_Im\ne 2 3 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"e 1 0 Add_requ Pres_Package Add_Requ\ne 1 3 Add_package Pres_Package Add_Package\ne 3 2 Add_component Add_Package Add_Component\ne 2 0 Add_requ Add_Component Add_Requ\n$$";"0";"150000";"0";"3";"3";"0";"5";"0";"INCORRECT";"ISOMORPHIC";"100"
"38";"e 0 5 Add_requ Add_Connector Add_Requ\ne";" 4 5 Add_requ Pres_Package Add_Requ\ne 4 0 Add_con Pres_Package Add_Connector\ne 0 6 Add_src Add_Connector Add_Port\ne 1 6 Add_port Pres_Component Add_Port\ne 0 2 Add_t Add_Connector Add_Port\ne 3 2 Add_port Pres_Component Add_Port\n$$";"6";"7";"7";"1";"2";"6";"e 0 5 Add_requ Add_Connector Add_Requ\ne 4 5 Add_requ Add_Package Add_Requ\ne 4 2 Add_component Add_Package Add_Component\ne 2 1 Add_requ Add_Component Add_Requ\ne 6 1 Add_requ Pres_Package Add_Requ\ne 6 4 Add_package Pres_Package Add_Package\ne";"e 0 5 Add_requ Add_Connector Add_Requ\ne 1 5 Add_requ Pres_Package Add_Requ\ne 1 0 Add_con Pres_Package Add_Connector\ne 0 2 Add_src Add_Connector Add_Port\ne 4 2 Add_port Pres_Component Add_Port\ne 0 3 Add_t Add_Connector Add_Port\ne 6 3 Add_port Pres_Component Add_Port\n$$";"0";"150000";"0";"6";"6";"0";"5";"0";"INCORRECT";"ISOMORPHIC";"100"
"39";"e 0 2 Add_package Pres_Package Add_Package\ne";" 2 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\n$$";"3";"4";"4";"1";"2";"1";"e 0 2 Add_package Pres_Package Add_Package\ne 2 3 Add_component Add_Package Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne 0 1 Add_requ Pres_Package Add_Requ\n$$";"e 0 2 Add_package Pres_Package Add_Package\ne 2 3 Add_component Add_Package Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne 0 1 Add_requ Pres_Package Add_Requ\n$$";"150000";"150000";"3";"3";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"40";"e 0 6 Add_con Pres_Package Add_Connector\ne";" 6 5 Add_requ Add_Connector Add_Requ\ne 0 5 Add_requ Pres_Package Add_Requ\ne 6 2 Add_src Add_Connector Add_Port\ne 1 2 Add_port Pres_Component Add_Port\ne 6 4 Add_t Add_Connector Add_Port\ne 3 4 Add_port Pres_Component Add_Port\n$$";"6";"7";"7";"1";"2";"3";"e 0 6 Add_con Pres_Package Add_Connector\ne 6 5 Add_requ Add_Connector Add_Requ\ne 0 5 Add_requ Pres_Package Add_Requ\ne 6 2 Add_src Add_Connector Add_Port\ne";"e 0 6 Add_con Pres_Package Add_Connector\ne 6 5 Add_requ Add_Connector Add_Requ\ne 0 5 Add_requ Pres_Package Add_Requ\ne 6 2 Add_src Add_Connector Add_Port\ne 1 2 Add_port Pres_Component Add_Port\ne 6 3 Add_t Add_Connector Add_Port\ne 4 3 Add_port Pres_Component Add_Port\n$$";"49997";"150000";"3";"6";"3";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"41";"e 1 0 Add_requ Pres_Package Add_Requ\ne";" 1 3 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\ne 3 2 Add_im Add_Component Add_Im\ne 2 3 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"5";"6";"4";"1";"2";"2";"e 1 0 Add_requ Pres_Package Add_Requ\ne 1 3 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\ne 3 2 Add_im Add_Component Add_Im\ne 2 3 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"e 1 0 Add_requ Pres_Package Add_Requ\ne 1 3 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\ne 3 2 Add_im Add_Component Add_Im\ne 2 3 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"5";"5";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"42";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne";" 1 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$";"2";"4";"4";"2";"3";"2";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne 0 2 Add_im Add_Component Add_Im\ne 2 0 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$";"0";"150000";"0";"2";"2";"0";"4";"0";"INCORRECT";"ISOMORPHIC";"100"
"43";"e 0 2 Add_component Pres_Package Add_Component\ne 2 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 1 Add_im Pres_Package Add_Im\ne 1 2 Add_component Add_Im Add_Component\ne";" 2 1 Add_im Add_Component Add_Im\n$$";"1";"6";"4";"5";"4";"1";"e 0 2 Add_component Pres_Package Add_Component\ne 2 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 1 Add_im Pres_Package Add_Im\ne 1 2 Add_component Add_Im Add_Component\ne 2 1 Add_im Add_Component Add_Im\n$$";"e 0 2 Add_component Pres_Package Add_Component\ne 2 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 1 Add_im Pres_Package Add_Im\ne 1 2 Add_component Add_Im Add_Component\ne 2 1 Add_im Add_Component Add_Im\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"44";"e 0 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne";" 2 0 Add_package Pres_Package Add_Package\n$$";"1";"4";"4";"3";"4";"1";"e 0 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 0 Add_package Pres_Package Add_Package\n$$";"e 0 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 0 Add_package Pres_Package Add_Package\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"45";"e 0 1 Add_component Add_Im Add_Component\ne";" 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"5";"6";"4";"1";"2";"1";"e 0 1 Add_component Add_Im Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"e 0 1 Add_component Add_Im Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"5";"5";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"46";"e 0 6 Add_port Pres_Component Add_Port\ne 2 6 Add_src Add_Connector Add_Port\ne 2 5 Add_requ Add_Connector Add_Requ\ne 1 5 Add_requ Pres_Package Add_Requ\ne 1 2 Add_con Pres_Package Add_Connector\ne 2 4 Add_t Add_Connector Add_Port\ne";" 3 4 Add_port Pres_Component Add_Port\n$$";"1";"7";"7";"6";"6";"1";"e 0 6 Add_port Pres_Component Add_Port\ne 2 6 Add_src Add_Connector Add_Port\ne 2 5 Add_requ Add_Connector Add_Requ\ne 1 5 Add_requ Pres_Package Add_Requ\ne 1 2 Add_con Pres_Package Add_Connector\ne 2 4 Add_t Add_Connector Add_Port\ne 3 4 Add_port Pres_Component Add_Port\n$$";"e 0 6 Add_port Pres_Component Add_Port\ne 2 6 Add_src Add_Connector Add_Port\ne 2 5 Add_requ Add_Connector Add_Requ\ne 1 5 Add_requ Pres_Package Add_Requ\ne 1 2 Add_con Pres_Package Add_Connector\ne 2 4 Add_t Add_Connector Add_Port\ne 3 4 Add_port Pres_Component Add_Port\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"47";"e 0 1 Add_component Add_Im Add_Component\ne";" 1 2 Add_requ Add_Component Add_Requ\ne 3 2 Add_requ Pres_Package Add_Requ\ne 3 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 3 0 Add_im Pres_Package Add_Im\n$$";"5";"6";"4";"1";"2";"1";"e 0 1 Add_component Add_Im Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"e 0 1 Add_component Add_Im Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne 2 1 Add_component Pres_Package Add_Component\ne 1 0 Add_im Add_Component Add_Im\ne 2 0 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"5";"5";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"48";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne";" 0 2 Add_im Add_Component Add_Im\ne 2 0 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"3";"6";"4";"3";"3";"1";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne 0 2 Add_im Add_Component Add_Im\ne 2 0 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 0 Add_component Pres_Package Add_Component\ne 0 2 Add_im Add_Component Add_Im\ne 2 0 Add_component Add_Im Add_Component\ne 1 2 Add_im Pres_Package Add_Im\n$$";"150000";"150000";"3";"3";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"49";"e 0 3 Add_component Pres_Package Add_Component\ne";" 3 2 Add_requ Add_Component Add_Requ\ne 0 2 Add_requ Pres_Package Add_Requ\ne 0 1 Add_im Pres_Package Add_Im\ne 1 3 Add_component Add_Im Add_Component\ne 3 1 Add_im Add_Component Add_Im\n$$";"5";"6";"4";"1";"2";"3";"e 0 3 Add_component Pres_Package Add_Component\ne 3 2 Add_requ Add_Component Add_Requ\ne 0 2 Add_requ Pres_Package Add_Requ\ne";"e 0 3 Add_component Pres_Package Add_Component\ne 3 2 Add_requ Add_Component Add_Requ\ne 0 2 Add_requ Pres_Package Add_Requ\ne 0 1 Add_im Pres_Package Add_Im\ne 1 3 Add_component Add_Im Add_Component\ne 3 1 Add_im Add_Component Add_Im\n$$";"49997";"150000";"2";"5";"3";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"50";"e 2 0 Add_t Add_Connector Add_Port\ne 2 4 Add_requ Add_Connector Add_Requ\ne 5 4 Add_requ Pres_Package Add_Requ\ne 5 2 Add_con Pres_Package Add_Connector\ne 2 1 Add_src Add_Connector Add_Port\ne 3 1 Add_port Pres_Component Add_Port\ne";" 6 0 Add_port Pres_Component Add_Port\n$$";"1";"7";"7";"6";"6";"1";"e 2 0 Add_t Add_Connector Add_Port\ne 2 4 Add_requ Add_Connector Add_Requ\ne 5 4 Add_requ Pres_Package Add_Requ\ne 5 2 Add_con Pres_Package Add_Connector\ne 2 1 Add_src Add_Connector Add_Port\ne 3 1 Add_port Pres_Component Add_Port\ne 6 0 Add_port Pres_Component Add_Port\n$$";"e 2 0 Add_t Add_Connector Add_Port\ne 2 4 Add_requ Add_Connector Add_Requ\ne 5 4 Add_requ Pres_Package Add_Requ\ne 5 2 Add_con Pres_Package Add_Connector\ne 2 1 Add_src Add_Connector Add_Port\ne 3 1 Add_port Pres_Component Add_Port\ne 6 0 Add_port Pres_Component Add_Port\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"51";"e 2 0 Add_requ Add_Component Add_Requ\ne";" 2 3 Add_im Add_Component Add_Im\ne 3 2 Add_component Add_Im Add_Component\ne 6 2 Add_component Pres_Package Add_Component\ne 6 1 Add_package Pres_Package Add_Package\ne 1 4 Add_component Add_Package Add_Component\ne 4 5 Add_requ Add_Component Add_Requ\ne 6 5 Add_requ Pres_Package Add_Requ\ne 6 0 Add_requ Pres_Package Add_Requ\ne 6 3 Add_im Pres_Package Add_Im\n$$";"9";"10";"7";"1";"2";"3";"e 2 0 Add_requ Add_Component Add_Requ\ne 2 1 Add_im Add_Component Add_Im\ne 1 2 Add_component Add_Im Add_Component\ne";"e 2 0 Add_requ Add_Component Add_Requ\ne 2 1 Add_im Add_Component Add_Im\ne 1 2 Add_component Add_Im Add_Component\ne 3 2 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Pres_Package Add_Requ\ne 3 1 Add_im Pres_Package Add_Im\n$$";"49993";"49996";"2";"5";"7";"4";"0";"0";"TOO_SMALL";"TOO_SMALL";"0"
"52";"e 3 0 Add_port Pres_Component Add_Port\ne";" 4 0 Add_t Add_Connector Add_Port\ne 4 2 Add_requ Add_Connector Add_Requ\ne 1 2 Add_requ Pres_Package Add_Requ\ne 1 4 Add_con Pres_Package Add_Connector\ne 4 6 Add_src Add_Connector Add_Port\ne 5 6 Add_port Pres_Component Add_Port\n$$";"6";"7";"7";"1";"2";"3";"e 3 0 Add_port Pres_Component Add_Port\ne 4 0 Add_src Add_Connector Add_Port\ne 4 5 Add_requ Add_Connector Add_Requ\ne 1 5 Add_requ Pres_Package Add_Requ\ne 1 4 Add_con Pres_Package Add_Connector\ne";"e 3 0 Add_port Pres_Component Add_Port\ne 4 0 Add_src Add_Connector Add_Port\ne 4 5 Add_requ Add_Connector Add_Requ\ne 1 5 Add_requ Pres_Package Add_Requ\ne 1 4 Add_con Pres_Package Add_Connector\ne 4 6 Add_t Add_Connector Add_Port\ne 2 6 Add_port Pres_Component Add_Port\n$$";"49998";"150000";"4";"6";"2";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"53";"e 0 3 Add_con Pres_Package Add_Connector\ne";" 3 2 Add_requ Add_Connector Add_Requ\ne 0 2 Add_requ Pres_Package Add_Requ\ne 3 6 Add_src Add_Connector Add_Port\ne 1 6 Add_port Pres_Component Add_Port\ne 3 4 Add_t Add_Connector Add_Port\ne 5 4 Add_port Pres_Component Add_Port\n$$";"6";"7";"7";"1";"2";"2";"e 0 3 Add_con Pres_Package Add_Connector\ne 3 1 Add_requ Add_Connector Add_Requ\ne 0 1 Add_requ Pres_Package Add_Requ\ne";"e 0 3 Add_con Pres_Package Add_Connector\ne 3 1 Add_requ Add_Connector Add_Requ\ne 0 1 Add_requ Pres_Package Add_Requ\ne 3 2 Add_src Add_Connector Add_Port\ne 6 2 Add_port Pres_Component Add_Port\ne 3 5 Add_t Add_Connector Add_Port\ne 4 5 Add_port Pres_Component Add_Port\n$$";"49996";"150000";"2";"6";"4";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"54";"e 0 4 Add_requ Add_Connector Add_Requ\ne";" 2 4 Add_requ Pres_Package Add_Requ\ne 2 0 Add_con Pres_Package Add_Connector\ne 0 3 Add_src Add_Connector Add_Port\ne 6 3 Add_port Pres_Component Add_Port\ne 0 5 Add_t Add_Connector Add_Port\ne 1 5 Add_port Pres_Component Add_Port\n$$";"6";"7";"7";"1";"2";"2";"e 0 4 Add_requ Add_Connector Add_Requ\ne 1 4 Add_requ Pres_Package Add_Requ\ne 1 0 Add_con Pres_Package Add_Connector\ne";"e 0 4 Add_requ Add_Connector Add_Requ\ne 1 4 Add_requ Pres_Package Add_Requ\ne 1 0 Add_con Pres_Package Add_Connector\ne 0 5 Add_src Add_Connector Add_Port\ne 2 5 Add_port Pres_Component Add_Port\ne 0 3 Add_t Add_Connector Add_Port\ne 6 3 Add_port Pres_Component Add_Port\n$$";"49996";"150000";"2";"6";"4";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"55";"e 0 1 Add_requ Add_Component Add_Requ\ne";" 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 2 3 Add_im Pres_Package Add_Im\n$$";"5";"6";"4";"1";"2";"4";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne";"e 0 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 0 Add_component Pres_Package Add_Component\ne 0 3 Add_im Add_Component Add_Im\ne 3 0 Add_component Add_Im Add_Component\ne 2 3 Add_im Pres_Package Add_Im\n$$";"49996";"150000";"1";"5";"4";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"56";"e 0 5 Add_con Pres_Package Add_Connector\ne 5 1 Add_requ Add_Connector Add_Requ\ne 0 1 Add_requ Pres_Package Add_Requ\ne 5 2 Add_src Add_Connector Add_Port\ne 3 2 Add_port Pres_Component Add_Port\ne 5 6 Add_t Add_Connector Add_Port\ne";" 4 6 Add_port Pres_Component Add_Port\n$$";"1";"7";"7";"6";"6";"1";"e 0 5 Add_con Pres_Package Add_Connector\ne 5 1 Add_requ Add_Connector Add_Requ\ne 0 1 Add_requ Pres_Package Add_Requ\ne 5 2 Add_src Add_Connector Add_Port\ne 3 2 Add_port Pres_Component Add_Port\ne 5 6 Add_t Add_Connector Add_Port\ne 4 6 Add_port Pres_Component Add_Port\n$$";"e 0 5 Add_con Pres_Package Add_Connector\ne 5 1 Add_requ Add_Connector Add_Requ\ne 0 1 Add_requ Pres_Package Add_Requ\ne 5 2 Add_src Add_Connector Add_Port\ne 3 2 Add_port Pres_Component Add_Port\ne 5 6 Add_t Add_Connector Add_Port\ne 4 6 Add_port Pres_Component Add_Port\n$$";"150000";"150000";"1";"1";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"57";"e 0 1 Add_component Pres_Package Add_Component\ne";" 1 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 2 Add_im Pres_Package Add_Im\ne 2 1 Add_component Add_Im Add_Component\ne 1 2 Add_im Add_Component Add_Im\n$$";"5";"6";"4";"1";"2";"2";"e 0 1 Add_component Pres_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 2 Add_im Pres_Package Add_Im\ne 2 1 Add_component Add_Im Add_Component\ne 1 2 Add_im Add_Component Add_Im\n$$";"e 0 1 Add_component Pres_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 2 Add_im Pres_Package Add_Im\ne 2 1 Add_component Add_Im Add_Component\ne 1 2 Add_im Add_Component Add_Im\n$$";"150000";"150000";"5";"5";"0";"0";"0";"0";"ISOMORPHIC";"ISOMORPHIC";"0"
"58";"e 8 0 Add_port Pres_Component Add_Port\ne 11 0 Add_src Add_Connector Add_Port\ne 11 10 Add_requ Add_Connector Add_Requ\ne 2 10 Add_requ Pres_Package Add_Requ\ne 2 11 Add_con Pres_Package Add_Connector\ne 11 6 Add_t Add_Connector Add_Port\ne 12 6 Add_port Pres_Component Add_Port\ne 12 4 Add_port Pres_Component Add_Port\ne 3 4 Add_src Add_Connector Add_Port\ne 3 5 Add_requ Add_Connector Add_Requ\ne 7 5 Add_requ Pres_Package Add_Requ\ne";" 7 3 Add_con Pres_Package Add_Connector\ne 3 1 Add_t Add_Connector Add_Port\ne 9 1 Add_port Pres_Component Add_Port\n$$";"3";"14";"13";"11";"11";"2";"e 8 0 Add_port Pres_Component Add_Port\ne 11 0 Add_src Add_Connector Add_Port\ne 11 10 Add_requ Add_Connector Add_Requ\ne 2 10 Add_requ Pres_Package Add_Requ\ne 2 11 Add_con Pres_Package Add_Connector\ne 11 6 Add_t Add_Connector Add_Port\ne 12 6 Add_port Pres_Component Add_Port\ne 12 4 Add_port Pres_Component Add_Port\ne 3 4 Add_src Add_Connector Add_Port\ne 3 5 Add_requ Add_Connector Add_Requ\ne 7 5 Add_requ Pres_Package Add_Requ\ne 7 3 Add_con Pres_Package Add_Connector\ne";"e 8 0 Add_port Pres_Component Add_Port\ne 11 0 Add_src Add_Connector Add_Port\ne 11 10 Add_requ Add_Connector Add_Requ\ne 2 10 Add_requ Pres_Package Add_Requ\ne 2 11 Add_con Pres_Package Add_Connector\ne 11 6 Add_t Add_Connector Add_Port\ne 12 6 Add_port Pres_Component Add_Port\ne 12 4 Add_port Pres_Component Add_Port\ne 3 4 Add_src Add_Connector Add_Port\ne 3 5 Add_requ Add_Connector Add_Requ\ne 7 5 Add_requ Pres_Package Add_Requ\ne 7 3 Add_con Pres_Package Add_Connector\ne 3 1 Add_t Add_Connector Add_Port\ne 9 1 Add_port Pres_Component Add_Port\n$$";"49998";"150000";"1";"3";"2";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
"59";"e 0 3 Add_requ Add_Component Add_Requ\ne";" 2 3 Add_requ Pres_Package Add_Requ\ne 2 1 Add_package Pres_Package Add_Package\ne 1 0 Add_component Add_Package Add_Component\n$$";"3";"4";"4";"1";"2";"4";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne";"e 0 3 Add_requ Add_Component Add_Requ\ne 1 3 Add_requ Pres_Package Add_Requ\ne 1 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$";"49998";"150000";"1";"3";"2";"0";"0";"0";"TOO_SMALL";"ISOMORPHIC";"100"
