// Seed: 4047274660
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3
    , id_6,
    input wire id_4
);
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6
);
  wire id_8;
  wire id_9;
  always @(posedge 1) begin : LABEL_0
    id_1 = id_0;
  end
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_0,
      id_5
  );
  tri id_10;
  assign id_10 = 1;
  assign id_1  = id_6;
endmodule
