m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/simulation/modelsim
vhard_block
Z1 !s110 1756306059
!i10b 1
!s100 XcjD8N^lD<35gPizonLga2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IS:HWYj0QH3E;3ST6FSo;32
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1756306046
Z5 8uart_rx.vo
Z6 Fuart_rx.vo
!i122 0
L0 1828 34
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1756306059.000000
Z9 !s107 uart_rx.vo|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|uart_rx.vo|
!i113 1
Z11 o-vlog01compat -work work
Z12 !s92 -vlog01compat -work work +incdir+.
Z13 tCvgOpt 0
vtb
R1
!i10b 1
!s100 dh42?3O1BOVXoKG8:XTnJ2
R2
I;4oGcV6_OGHD?<IY@a4kF0
R3
R0
w1756293077
8/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test/tb.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test/tb.v
!i122 1
L0 3 131
R7
r1
!s85 0
31
R8
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test|/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test/tb.v|
!i113 1
R11
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test
R13
vuart_rx
R1
!i10b 1
!s100 n?nB4C>lG;0Uf41WDC4_12
R2
Io1a<0nc6n66VcJ9Nj2RlX3
R3
R0
R4
R5
R6
!i122 0
L0 32 1795
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
