xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../../../tools/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../../../tools/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../../tools/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
gram.v,verilog,xil_defaultlib,../../../../../../sp_gram_test_1/sp_gram_test_1.gen/sources_1/ip/gram/sim/gram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
