# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
# Date created = 14:29:35  March 12, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		StructuralModeling_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:29:35  MARCH 12, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/framereader/ltm_cntrl.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/framereader/framereader.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/sram/sram_controller_wb.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/wb_arbiter/wb_arbiter.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/rasterizer/rasterizer.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/rasterizer/fb_writer.vhd
set_global_assignment -name VHDL_FILE ../../seven_segment_display/src/seven_segment_display_pkg.vhd
set_global_assignment -name VHDL_FILE ../../seven_segment_display/src/seven_segment_display.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/sram/sram_pkg.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/rasterizer/rasterizer_pkg.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/framereader/framereader_pkg.vhd
set_global_assignment -name VHDL_FILE ../../touch_controller/src/touch_controller.vhd
set_global_assignment -name VHDL_FILE ../../serial_port/src/serial_port_tx_fsm.vhd
set_global_assignment -name VHDL_FILE ../../rom/src/rom_sync_1r.vhd
set_global_assignment -name VHDL_FILE ../../rom/src/rom_pkg.vhd
set_global_assignment -name VHDL_FILE ../../ram/src/wb_ram.vhd
set_global_assignment -name VHDL_FILE ../../ram/src/ram_pkg.vhd
set_global_assignment -name VHDL_FILE ../../ram/src/fifo_1c1r1w.vhd
set_global_assignment -name VHDL_FILE ../../ram/src/dp_ram_1c1r1w.vhd
set_global_assignment -name VHDL_FILE ../../ps2_ascii/src/ps2_ascii_pkg.vhd
set_global_assignment -name VHDL_FILE ../../ps2_ascii/src/ps2_ascii.vhd
set_global_assignment -name VHDL_FILE ../../ps2/src/ps2_transceiver_pkg.vhd
set_global_assignment -name VHDL_FILE ../../ps2/src/ps2_transceiver.vhd
set_global_assignment -name VHDL_FILE ../../ps2/src/ps2_keyboard_controller_pkg.vhd
set_global_assignment -name VHDL_FILE ../../ps2/src/ps2_keyboard_controller.vhd
set_global_assignment -name VHDL_FILE ../../merge_fifo/merge_fifo_pkg.vhd
set_global_assignment -name VHDL_FILE ../../merge_fifo/merge_fifo.vhd
set_global_assignment -name VHDL_FILE ../../merge_fifo/alt_fwft_fifo.vhd
set_global_assignment -name VHDL_FILE ../../math/src/math_pkg.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/graphics_controller_pkg.vhd
set_global_assignment -name VHDL_FILE ../../graphics_controller/src/graphics_controller.vhd
set_global_assignment -name VHDL_FILE ../../ascii_gcinstr/src/ascii_gcinstr_pkg.vhd
set_global_assignment -name VHDL_FILE ../../ascii_gcinstr/src/ascii_gcinstr.vhd
set_global_assignment -name VHDL_FILE ../../synchronizer/src/sync_pkg.vhd
set_global_assignment -name VHDL_FILE ../../synchronizer/src/sync.vhd
set_global_assignment -name VHDL_FILE ../src/top.vhd
set_global_assignment -name QIP_FILE pll.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top