// Seed: 3546140416
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    output wand id_2
);
  assign id_2 = id_1;
  wire id_4;
  assign id_4 = id_4;
  wire id_5;
  wire id_6;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  tri0  id_6,
    input  tri   id_7,
    input  uwire id_8,
    input  uwire id_9,
    output wire  id_10,
    input  uwire id_11,
    input  uwire id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_5
  );
endmodule
