<title>Synthesis Messages</title><table width=100%>
<tr><td align=LEFT cellspacing=0 cellpadding=0><b>Synthesis Messages</b></td><td><b>Do 18. Okt 08:06:03 2012</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td> </td><td>Synthesis Messages - Errors, Warnings, and Infos</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:819 - "C:/Users/jt/Dropbox/D-Thesis/Cpld/SpinLink2/Output3.vhd" line 158: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
&lt;NIBBLE&lt;0&gt;&gt;</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:819 - "C:/Users/jt/Dropbox/D-Thesis/Cpld/SpinLink2/Output3.vhd" line 163: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
&lt;NIBBLE&lt;1&gt;&gt;</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:819 - "C:/Users/jt/Dropbox/D-Thesis/Cpld/SpinLink2/Output3.vhd" line 168: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
&lt;NIBBLE&lt;2&gt;&gt;</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:819 - "C:/Users/jt/Dropbox/D-Thesis/Cpld/SpinLink2/Output3.vhd" line 173: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
&lt;NIBBLE&lt;3&gt;&gt;</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:819 - "C:/Users/jt/Dropbox/D-Thesis/Cpld/SpinLink2/Output3.vhd" line 178: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
&lt;NIBBLE&lt;4&gt;&gt;</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:819 - "C:/Users/jt/Dropbox/D-Thesis/Cpld/SpinLink2/Output3.vhd" line 183: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
&lt;NIBBLE&lt;5&gt;&gt;</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:819 - "C:/Users/jt/Dropbox/D-Thesis/Cpld/SpinLink2/Output3.vhd" line 188: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
&lt;NIBBLE&lt;6&gt;&gt;</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;BSY&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;SEL&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 7-bit latch for signal &lt;NIBBLE&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DAV_BUFFER&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 9-bit latch for signal &lt;DATA_OUT&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DATA_BUFFER_0&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DATA_BUFFER_1&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DATA_BUFFER_2&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DATA_BUFFER_3&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DATA_BUFFER_4&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DATA_BUFFER_5&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DATA_BUFFER_6&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DATA_BUFFER_7&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;ACK_STATUS2&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DATA_BUFFER_8&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;DAV_SET&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 7-bit latch for signal &lt;NIBBLE_BUFFER&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 5-bit latch for signal &lt;DECODED_NIBBLE&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;SEL&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:638 - in unit Input2 Conflict on KEEP property on signal ACK_OK and BUFFERED_RESET BUFFERED_RESET signal will be lost.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2170 - Unit Input2 : the following signal(s) form a combinatorial loop:</td><td>New</td></tr></table>