# ------------------------------------------------------------------------------------------------------------------------------------------------------
# Simulation DRE_DMX_UT_0080
# ------------------------------------------------------------------------------------------------------------------------------------------------------
#             (0 ps) **********************************************************************************************
#             (0 ps)   Test: ADC Power Down and ADC clock signals behavior
#             (0 ps) **********************************************************************************************
#             (0 ps) 
#             (0 ps) ==============================================================================================
#             (0 ps)   Enable Squid1 ADC clocks reports display
#             (0 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (0 ps) Clock report display activated: clk_sq1_adc(0)
# ** Note   : (0 ps) Clock report display activated: clk_sq1_adc(1)
# ** Note   : (0 ps) Clock report display activated: clk_sq1_adc(2)
# ** Note   : (0 ps) Clock report display activated: clk_sq1_adc(3)
#             (0 ps) 
#             (0 ps) ==============================================================================================
#             (0 ps)   Check ADC Power Down at start
#             (0 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
#             (0 ps) 
#             (0 ps) ==============================================================================================
#             (0 ps)   Asynchronous reset activated
#             (0 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (0 ps) Write discrete: arst_n = '0'
# ** Note   : (80000 ps) Waiting time for 80000 ps
#             (80000 ps) 
#             (80000 ps) ==============================================================================================
#             (80000 ps)   Asynchronous reset deactivated
#             (80000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (80000 ps) Write discrete: arst_n = '1'
#             (80000 ps) 
#             (80000 ps) ==============================================================================================
#             (80000 ps)   Wait internal reset deactivated
#             (80000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (6983892 ps) Waiting event rst = '0' for 6903892 ps
#             (6983892 ps) 
#             (6983892 ps) ==============================================================================================
#             (6983892 ps)   Send command TM_MODE column 0 to Normal for o_c0_sq1_adc_pwdn deactivation
#             (6983892 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (12484332 ps) Waiting event sync = '1' for 5500440 ps
# ** Note   : (12484332 ps) Send SPI command value 8001_56XX (TM_MODE, mode Write, data 56XX)
#             (12524332 ps) 
#             (12524332 ps) ==============================================================================================
#             (12524332 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (12524332 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (12524332 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (12524332 ps)  * sq1_adc_pwdn(0) last event 12524332 ps equal to expected value 12524332 ps
# ** Note   : (24668306 ps) Waiting event sq1_adc_pwdn(0) = '0' for 12143974 ps
#             (24668306 ps) 
#             (24668306 ps) ==============================================================================================
#             (24668306 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (24668306 ps)    and internal SQUID1 ADC clock falling edge
#             (24668306 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (24668640 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (24672807 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (24672807 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (24672807 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (24672807 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (24672807 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (24672807 ps) 
#             (24672807 ps) ==============================================================================================
#             (24672807 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (24672807 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (24672807 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (24951996 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (24951996 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (24951996 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (24951996 ps) 
#             (24951996 ps) ==============================================================================================
#             (24951996 ps)   Send command TM_MODE column 0 to Test pattern for o_c0_sq1_adc_pwdn activation
#             (24951996 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (24951996 ps) Send SPI command value 8001_5700 (TM_MODE, mode Write, data 5700)
# ** Note   : (32647000 ps) Waiting SPI command end for 7655004 ps
#             (32647000 ps) 
#             (32647000 ps) ==============================================================================================
#             (32647000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (32647000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (37419660 ps) Waiting event sync = '1' for 4772660 ps
# ** Note   : (37419660 ps) Record current time
# ** Note   : (37419660 ps) Check discrete level: PASS
# ** Note   : (37419660 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (37419660 ps) 
#             (37419660 ps) ==============================================================================================
#             (37419660 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (37419660 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (37419660 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (37686014 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (37686014 ps) Check time, record time: PASS
# ** Note   : (37686014 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (37686014 ps) Check time, record time: PASS
# ** Note   : (37686014 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (37686014 ps) 
#             (37686014 ps) ==============================================================================================
#             (37686014 ps)   Send command TM_MODE column 0 to Dump for o_c0_sq1_adc_pwdn deactivation
#             (37686014 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (37686014 ps) Send SPI command value 8001_54XX (TM_MODE, mode Write, data 54XX)
#             (37726014 ps) 
#             (37726014 ps) ==============================================================================================
#             (37726014 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (37726014 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (37726014 ps) Check discrete level: PASS
# ** Note   : (37726014 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (49603634 ps) Waiting event sq1_adc_pwdn(0) = '0' for 11877620 ps
#             (49603634 ps) 
#             (49603634 ps) ==============================================================================================
#             (49603634 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (49603634 ps)    and internal SQUID1 ADC clock falling edge
#             (49603634 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (49603968 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (49608135 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (49608135 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (49608135 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (49608135 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (49608135 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (49608135 ps) 
#             (49608135 ps) ==============================================================================================
#             (49608135 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (49608135 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (49608135 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (49887324 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (49887324 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (49887324 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (49887324 ps) 
#             (49887324 ps) ==============================================================================================
#             (49887324 ps)    Wait TM_MODE column 0 goes automatically to Idle and
#             (49887324 ps)     check o_c0_sq1_adc_pwdn remains to deactivated
#             (49887324 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (50054004 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (56121156 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (56287836 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (62354988 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (62521668 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (68588820 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (68755500 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (74822652 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (74989332 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (81056484 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (81223164 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (87290316 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (87456996 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (93524148 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (93690828 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (99757980 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (99757980 ps) Record current time
# ** Note   : (99757980 ps) Check discrete level: PASS
# ** Note   : (99757980 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (99757980 ps) 
#             (99757980 ps) ==============================================================================================
#             (99757980 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (99757980 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (99757980 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (100024334 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (100024334 ps) Check time, record time: PASS
# ** Note   : (100024334 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (100024334 ps) Check time, record time: PASS
# ** Note   : (100024334 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (100024334 ps) 
#             (100024334 ps) ==============================================================================================
#             (100024334 ps)   Send command SQ1_FB_MODE column 0 to On for o_c0_sq1_adc_pwdn deactivation
#             (100024334 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (100024334 ps) Send SPI command value 8003_0001 (SQ1_FB_MODE, mode Write, data 0001)
#             (100064334 ps) 
#             (100064334 ps) ==============================================================================================
#             (100064334 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (100064334 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (100064334 ps) Check discrete level: PASS
# ** Note   : (100064334 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (111941954 ps) Waiting event sq1_adc_pwdn(0) = '0' for 11877620 ps
#             (111941954 ps) 
#             (111941954 ps) ==============================================================================================
#             (111941954 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (111941954 ps)    and internal SQUID1 ADC clock falling edge
#             (111941954 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (111942288 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (111946455 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (111946455 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (111946455 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (111946455 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (111946455 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (111946455 ps) 
#             (111946455 ps) ==============================================================================================
#             (111946455 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (111946455 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (111946455 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (112225644 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (112225644 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (112225644 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (112225644 ps) 
#             (112225644 ps) ==============================================================================================
#             (112225644 ps)   Send command SQ1_FB_MODE column 0 to Off loop for o_c0_sq1_adc_pwdn activation
#             (112225644 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (112225644 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (119907000 ps) Waiting SPI command end for 7641356 ps
#             (119907000 ps) 
#             (119907000 ps) ==============================================================================================
#             (119907000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (119907000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (124693308 ps) Waiting event sync = '1' for 4786308 ps
# ** Note   : (124693308 ps) Record current time
# ** Note   : (124693308 ps) Check discrete level: PASS
# ** Note   : (124693308 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (124693308 ps) 
#             (124693308 ps) ==============================================================================================
#             (124693308 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (124693308 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (124693308 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (124959662 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (124959662 ps) Check time, record time: PASS
# ** Note   : (124959662 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (124959662 ps) Check time, record time: PASS
# ** Note   : (124959662 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (124959662 ps) 
#             (124959662 ps) ==============================================================================================
#             (124959662 ps)   Send command SQ1_FB_MODE column 0 to On for o_c0_sq1_adc_pwdn deactivation
#             (124959662 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (124959662 ps) Send SPI command value 8003_0001 (SQ1_FB_MODE, mode Write, data 0001)
#             (124999662 ps) 
#             (124999662 ps) ==============================================================================================
#             (124999662 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (124999662 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (124999662 ps) Check discrete level: PASS
# ** Note   : (124999662 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (136877282 ps) Waiting event sq1_adc_pwdn(0) = '0' for 11877620 ps
#             (136877282 ps) 
#             (136877282 ps) ==============================================================================================
#             (136877282 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (136877282 ps)    and internal SQUID1 ADC clock falling edge
#             (136877282 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (136877616 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (136881783 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (136881783 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (136881783 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (136881783 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (136881783 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (136881783 ps) 
#             (136881783 ps) ==============================================================================================
#             (136881783 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (136881783 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (136881783 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (137160972 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (137160972 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (137160972 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (137160972 ps) 
#             (137160972 ps) ==============================================================================================
#             (137160972 ps)   Send command SQ1_FB_MODE column 0 to Off for o_c0_sq1_adc_pwdn activation
#             (137160972 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (137160972 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (144847000 ps) Waiting SPI command end for 7646028 ps
#             (144847000 ps) 
#             (144847000 ps) ==============================================================================================
#             (144847000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (144847000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (149628636 ps) Waiting event sync = '1' for 4781636 ps
# ** Note   : (149628636 ps) Record current time
# ** Note   : (149628636 ps) Check discrete level: PASS
# ** Note   : (149628636 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (149628636 ps) 
#             (149628636 ps) ==============================================================================================
#             (149628636 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (149628636 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (149628636 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (149894990 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (149894990 ps) Check time, record time: PASS
# ** Note   : (149894990 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (149894990 ps) Check time, record time: PASS
# ** Note   : (149894990 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (149894990 ps) 
#             (149894990 ps) ==============================================================================================
#             (149894990 ps)   Send command SQ1_FB_MODE column 0 to On for o_c0_sq1_adc_pwdn deactivation
#             (149894990 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (149894990 ps) Send SPI command value 8003_0001 (SQ1_FB_MODE, mode Write, data 0001)
#             (149934990 ps) 
#             (149934990 ps) ==============================================================================================
#             (149934990 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (149934990 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (149934990 ps) Check discrete level: PASS
# ** Note   : (149934990 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (161812610 ps) Waiting event sq1_adc_pwdn(0) = '0' for 11877620 ps
#             (161812610 ps) 
#             (161812610 ps) ==============================================================================================
#             (161812610 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (161812610 ps)    and internal SQUID1 ADC clock falling edge
#             (161812610 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (161812944 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (161817111 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (161817111 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (161817111 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (161817111 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (161817111 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (161817111 ps) 
#             (161817111 ps) ==============================================================================================
#             (161817111 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (161817111 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (161817111 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (162096300 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (162096300 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (162096300 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (162096300 ps) 
#             (162096300 ps) ==============================================================================================
#             (162096300 ps)   Send command SQ1_FB_MODE column 0 to Off for o_c0_sq1_adc_pwdn activation
#             (162096300 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (162096300 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (169787000 ps) Waiting SPI command end for 7650700 ps
#             (169787000 ps) 
#             (169787000 ps) ==============================================================================================
#             (169787000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (169787000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (174563964 ps) Waiting event sync = '1' for 4776964 ps
# ** Note   : (174563964 ps) Record current time
# ** Note   : (174563964 ps) Check discrete level: PASS
# ** Note   : (174563964 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (174563964 ps) 
#             (174563964 ps) ==============================================================================================
#             (174563964 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (174563964 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (174563964 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (174830318 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (174830318 ps) Check time, record time: PASS
# ** Note   : (174830318 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (174830318 ps) Check time, record time: PASS
# ** Note   : (174830318 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (174830318 ps) 
#             (174830318 ps) ==============================================================================================
#             (174830318 ps)   Send command TM_MODE column 1 to Normal for o_c1_sq1_adc_pwdn deactivation
#             (174830318 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (174830318 ps) Send SPI command value 8001_59XX (TM_MODE, mode Write, data 59XX)
#             (174870318 ps) 
#             (174870318 ps) ==============================================================================================
#             (174870318 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (174870318 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (174870318 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (174870318 ps)  * sq1_adc_pwdn(1) last event 174870318 ps equal to expected value 174870318 ps
# ** Note   : (186747938 ps) Waiting event sq1_adc_pwdn(1) = '0' for 11877620 ps
#             (186747938 ps) 
#             (186747938 ps) ==============================================================================================
#             (186747938 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (186747938 ps)    and internal SQUID1 ADC clock falling edge
#             (186747938 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (186748272 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (186752439 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (186752439 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (186752439 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (186752439 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (186752439 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (186752439 ps) 
#             (186752439 ps) ==============================================================================================
#             (186752439 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (186752439 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (186752439 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (187031628 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (187031628 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (187031628 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (187031628 ps) 
#             (187031628 ps) ==============================================================================================
#             (187031628 ps)   Send command TM_MODE column 1 to Test pattern for o_c1_sq1_adc_pwdn activation
#             (187031628 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (187031628 ps) Send SPI command value 8001_5D00 (TM_MODE, mode Write, data 5D00)
# ** Note   : (194727000 ps) Waiting SPI command end for 7655372 ps
#             (194727000 ps) 
#             (194727000 ps) ==============================================================================================
#             (194727000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (194727000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (199499292 ps) Waiting event sync = '1' for 4772292 ps
# ** Note   : (199499292 ps) Record current time
# ** Note   : (199499292 ps) Check discrete level: PASS
# ** Note   : (199499292 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (199499292 ps) 
#             (199499292 ps) ==============================================================================================
#             (199499292 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (199499292 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (199499292 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (199765646 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (199765646 ps) Check time, record time: PASS
# ** Note   : (199765646 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (199765646 ps) Check time, record time: PASS
# ** Note   : (199765646 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (199765646 ps) 
#             (199765646 ps) ==============================================================================================
#             (199765646 ps)   Send command TM_MODE column 1 to Dump for o_c1_sq1_adc_pwdn deactivation
#             (199765646 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (199765646 ps) Send SPI command value 8001_51XX (TM_MODE, mode Write, data 51XX)
#             (199805646 ps) 
#             (199805646 ps) ==============================================================================================
#             (199805646 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (199805646 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (199805646 ps) Check discrete level: PASS
# ** Note   : (199805646 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (211683266 ps) Waiting event sq1_adc_pwdn(1) = '0' for 11877620 ps
#             (211683266 ps) 
#             (211683266 ps) ==============================================================================================
#             (211683266 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (211683266 ps)    and internal SQUID1 ADC clock falling edge
#             (211683266 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (211683600 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (211687767 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (211687767 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (211687767 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (211687767 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (211687767 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (211687767 ps) 
#             (211687767 ps) ==============================================================================================
#             (211687767 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (211687767 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (211687767 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (211966956 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (211966956 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (211966956 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (211966956 ps) 
#             (211966956 ps) ==============================================================================================
#             (211966956 ps)    Wait TM_MODE column 1 goes automatically to Idle and
#             (211966956 ps)     check o_c1_sq1_adc_pwdn remains to deactivated
#             (211966956 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (212133636 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (218200788 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (218367468 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (224434620 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (224601300 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (230668452 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (230835132 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (236902284 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (237068964 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (243136116 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (243302796 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (249369948 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (249536628 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (255603780 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (255770460 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (261837612 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (261837612 ps) Record current time
# ** Note   : (261837612 ps) Check discrete level: PASS
# ** Note   : (261837612 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (261837612 ps) 
#             (261837612 ps) ==============================================================================================
#             (261837612 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (261837612 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (261837612 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (262103966 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (262103966 ps) Check time, record time: PASS
# ** Note   : (262103966 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (262103966 ps) Check time, record time: PASS
# ** Note   : (262103966 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (262103966 ps) 
#             (262103966 ps) ==============================================================================================
#             (262103966 ps)   Send command SQ1_FB_MODE column 1 to On for o_c1_sq1_adc_pwdn deactivation
#             (262103966 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (262103966 ps) Send SPI command value 8003_0010 (SQ1_FB_MODE, mode Write, data 0010)
#             (262143966 ps) 
#             (262143966 ps) ==============================================================================================
#             (262143966 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (262143966 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (262143966 ps) Check discrete level: PASS
# ** Note   : (262143966 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (274021586 ps) Waiting event sq1_adc_pwdn(1) = '0' for 11877620 ps
#             (274021586 ps) 
#             (274021586 ps) ==============================================================================================
#             (274021586 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (274021586 ps)    and internal SQUID1 ADC clock falling edge
#             (274021586 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (274021920 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (274026087 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (274026087 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (274026087 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (274026087 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (274026087 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (274026087 ps) 
#             (274026087 ps) ==============================================================================================
#             (274026087 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (274026087 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (274026087 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (274305276 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (274305276 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (274305276 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (274305276 ps) 
#             (274305276 ps) ==============================================================================================
#             (274305276 ps)   Send command SQ1_FB_MODE column 1 to Off loop for o_c1_sq1_adc_pwdn activation
#             (274305276 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (274305276 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (281987000 ps) Waiting SPI command end for 7641724 ps
#             (281987000 ps) 
#             (281987000 ps) ==============================================================================================
#             (281987000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (281987000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (286772940 ps) Waiting event sync = '1' for 4785940 ps
# ** Note   : (286772940 ps) Record current time
# ** Note   : (286772940 ps) Check discrete level: PASS
# ** Note   : (286772940 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (286772940 ps) 
#             (286772940 ps) ==============================================================================================
#             (286772940 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (286772940 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (286772940 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (287039294 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (287039294 ps) Check time, record time: PASS
# ** Note   : (287039294 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (287039294 ps) Check time, record time: PASS
# ** Note   : (287039294 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (287039294 ps) 
#             (287039294 ps) ==============================================================================================
#             (287039294 ps)   Send command SQ1_FB_MODE column 1 to On for o_c1_sq1_adc_pwdn deactivation
#             (287039294 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (287039294 ps) Send SPI command value 8003_0010 (SQ1_FB_MODE, mode Write, data 0010)
#             (287079294 ps) 
#             (287079294 ps) ==============================================================================================
#             (287079294 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (287079294 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (287079294 ps) Check discrete level: PASS
# ** Note   : (287079294 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (298956914 ps) Waiting event sq1_adc_pwdn(1) = '0' for 11877620 ps
#             (298956914 ps) 
#             (298956914 ps) ==============================================================================================
#             (298956914 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (298956914 ps)    and internal SQUID1 ADC clock falling edge
#             (298956914 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (298957248 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (298961415 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (298961415 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (298961415 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (298961415 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (298961415 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (298961415 ps) 
#             (298961415 ps) ==============================================================================================
#             (298961415 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (298961415 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (298961415 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (299240604 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (299240604 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (299240604 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (299240604 ps) 
#             (299240604 ps) ==============================================================================================
#             (299240604 ps)   Send command SQ1_FB_MODE column 1 to Off for o_c1_sq1_adc_pwdn activation
#             (299240604 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (299240604 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (306927000 ps) Waiting SPI command end for 7646396 ps
#             (306927000 ps) 
#             (306927000 ps) ==============================================================================================
#             (306927000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (306927000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (311708268 ps) Waiting event sync = '1' for 4781268 ps
# ** Note   : (311708268 ps) Record current time
# ** Note   : (311708268 ps) Check discrete level: PASS
# ** Note   : (311708268 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (311708268 ps) 
#             (311708268 ps) ==============================================================================================
#             (311708268 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (311708268 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (311708268 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (311974622 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (311974622 ps) Check time, record time: PASS
# ** Note   : (311974622 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (311974622 ps) Check time, record time: PASS
# ** Note   : (311974622 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (311974622 ps) 
#             (311974622 ps) ==============================================================================================
#             (311974622 ps)   Send command SQ1_FB_MODE column 1 to On for o_c1_sq1_adc_pwdn deactivation
#             (311974622 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (311974622 ps) Send SPI command value 8003_0010 (SQ1_FB_MODE, mode Write, data 0010)
#             (312014622 ps) 
#             (312014622 ps) ==============================================================================================
#             (312014622 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (312014622 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (312014622 ps) Check discrete level: PASS
# ** Note   : (312014622 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (323892242 ps) Waiting event sq1_adc_pwdn(1) = '0' for 11877620 ps
#             (323892242 ps) 
#             (323892242 ps) ==============================================================================================
#             (323892242 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (323892242 ps)    and internal SQUID1 ADC clock falling edge
#             (323892242 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (323892576 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (323896743 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (323896743 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (323896743 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (323896743 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (323896743 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (323896743 ps) 
#             (323896743 ps) ==============================================================================================
#             (323896743 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (323896743 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (323896743 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (324175932 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (324175932 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (324175932 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (324175932 ps) 
#             (324175932 ps) ==============================================================================================
#             (324175932 ps)   Send command SQ1_FB_MODE column 1 to Off for o_c1_sq1_adc_pwdn activation
#             (324175932 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (324175932 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (331867000 ps) Waiting SPI command end for 7651068 ps
#             (331867000 ps) 
#             (331867000 ps) ==============================================================================================
#             (331867000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (331867000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (336643596 ps) Waiting event sync = '1' for 4776596 ps
# ** Note   : (336643596 ps) Record current time
# ** Note   : (336643596 ps) Check discrete level: PASS
# ** Note   : (336643596 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (336643596 ps) 
#             (336643596 ps) ==============================================================================================
#             (336643596 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (336643596 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (336643596 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (336909950 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (336909950 ps) Check time, record time: PASS
# ** Note   : (336909950 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (336909950 ps) Check time, record time: PASS
# ** Note   : (336909950 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (336909950 ps) 
#             (336909950 ps) ==============================================================================================
#             (336909950 ps)   Send command TM_MODE column 2 to Normal for o_c2_sq1_adc_pwdn deactivation
#             (336909950 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (336909950 ps) Send SPI command value 8001_65XX (TM_MODE, mode Write, data 65XX)
#             (336949950 ps) 
#             (336949950 ps) ==============================================================================================
#             (336949950 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (336949950 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (336949950 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (336949950 ps)  * sq1_adc_pwdn(2) last event 336949950 ps equal to expected value 336949950 ps
# ** Note   : (348827570 ps) Waiting event sq1_adc_pwdn(2) = '0' for 11877620 ps
#             (348827570 ps) 
#             (348827570 ps) ==============================================================================================
#             (348827570 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (348827570 ps)    and internal SQUID1 ADC clock falling edge
#             (348827570 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (348827904 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (348832071 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (348832071 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (348832071 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (348832071 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (348832071 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (348832071 ps) 
#             (348832071 ps) ==============================================================================================
#             (348832071 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (348832071 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (348832071 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (349111260 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (349111260 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (349111260 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (349111260 ps) 
#             (349111260 ps) ==============================================================================================
#             (349111260 ps)   Send command TM_MODE column 2 to Test pattern for o_c2_sq1_adc_pwdn activation
#             (349111260 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (349111260 ps) Send SPI command value 8001_7500 (TM_MODE, mode Write, data 7500)
# ** Note   : (356807000 ps) Waiting SPI command end for 7655740 ps
#             (356807000 ps) 
#             (356807000 ps) ==============================================================================================
#             (356807000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (356807000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (361578924 ps) Waiting event sync = '1' for 4771924 ps
# ** Note   : (361578924 ps) Record current time
# ** Note   : (361578924 ps) Check discrete level: PASS
# ** Note   : (361578924 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (361578924 ps) 
#             (361578924 ps) ==============================================================================================
#             (361578924 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (361578924 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (361578924 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (361845278 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (361845278 ps) Check time, record time: PASS
# ** Note   : (361845278 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (361845278 ps) Check time, record time: PASS
# ** Note   : (361845278 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (361845278 ps) 
#             (361845278 ps) ==============================================================================================
#             (361845278 ps)   Send command TM_MODE column 2 to Dump for o_c2_sq1_adc_pwdn deactivation
#             (361845278 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (361845278 ps) Send SPI command value 8001_45XX (TM_MODE, mode Write, data 45XX)
#             (361885278 ps) 
#             (361885278 ps) ==============================================================================================
#             (361885278 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (361885278 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (361885278 ps) Check discrete level: PASS
# ** Note   : (361885278 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (373762898 ps) Waiting event sq1_adc_pwdn(2) = '0' for 11877620 ps
#             (373762898 ps) 
#             (373762898 ps) ==============================================================================================
#             (373762898 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (373762898 ps)    and internal SQUID1 ADC clock falling edge
#             (373762898 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (373763232 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (373767399 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (373767399 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (373767399 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (373767399 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (373767399 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (373767399 ps) 
#             (373767399 ps) ==============================================================================================
#             (373767399 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (373767399 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (373767399 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (374046588 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (374046588 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (374046588 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (374046588 ps) 
#             (374046588 ps) ==============================================================================================
#             (374046588 ps)    Wait TM_MODE column 2 goes automatically to Idle and
#             (374046588 ps)     check o_c2_sq1_adc_pwdn remains to deactivated
#             (374046588 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (374213268 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (380280420 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (380447100 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (386514252 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (386680932 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (392748084 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (392914764 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (398981916 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (399148596 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (405215748 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (405382428 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (411449580 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (411616260 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (417683412 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (417850092 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (423917244 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (423917244 ps) Record current time
# ** Note   : (423917244 ps) Check discrete level: PASS
# ** Note   : (423917244 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (423917244 ps) 
#             (423917244 ps) ==============================================================================================
#             (423917244 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (423917244 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (423917244 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (424183598 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (424183598 ps) Check time, record time: PASS
# ** Note   : (424183598 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (424183598 ps) Check time, record time: PASS
# ** Note   : (424183598 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (424183598 ps) 
#             (424183598 ps) ==============================================================================================
#             (424183598 ps)   Send command SQ1_FB_MODE column 2 to On for o_c2_sq1_adc_pwdn deactivation
#             (424183598 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (424183598 ps) Send SPI command value 8003_0100 (SQ1_FB_MODE, mode Write, data 0100)
#             (424223598 ps) 
#             (424223598 ps) ==============================================================================================
#             (424223598 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (424223598 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (424223598 ps) Check discrete level: PASS
# ** Note   : (424223598 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (436101218 ps) Waiting event sq1_adc_pwdn(2) = '0' for 11877620 ps
#             (436101218 ps) 
#             (436101218 ps) ==============================================================================================
#             (436101218 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (436101218 ps)    and internal SQUID1 ADC clock falling edge
#             (436101218 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (436101552 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (436105719 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (436105719 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (436105719 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (436105719 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (436105719 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (436105719 ps) 
#             (436105719 ps) ==============================================================================================
#             (436105719 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (436105719 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (436105719 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (436384908 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (436384908 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (436384908 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (436384908 ps) 
#             (436384908 ps) ==============================================================================================
#             (436384908 ps)   Send command SQ1_FB_MODE column 2 to Off loop for o_c2_sq1_adc_pwdn activation
#             (436384908 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (436384908 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (444067000 ps) Waiting SPI command end for 7642092 ps
#             (444067000 ps) 
#             (444067000 ps) ==============================================================================================
#             (444067000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (444067000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (448852572 ps) Waiting event sync = '1' for 4785572 ps
# ** Note   : (448852572 ps) Record current time
# ** Note   : (448852572 ps) Check discrete level: PASS
# ** Note   : (448852572 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (448852572 ps) 
#             (448852572 ps) ==============================================================================================
#             (448852572 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (448852572 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (448852572 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (449118926 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (449118926 ps) Check time, record time: PASS
# ** Note   : (449118926 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (449118926 ps) Check time, record time: PASS
# ** Note   : (449118926 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (449118926 ps) 
#             (449118926 ps) ==============================================================================================
#             (449118926 ps)   Send command SQ1_FB_MODE column 2 to On for o_c2_sq1_adc_pwdn deactivation
#             (449118926 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (449118926 ps) Send SPI command value 8003_0100 (SQ1_FB_MODE, mode Write, data 0100)
#             (449158926 ps) 
#             (449158926 ps) ==============================================================================================
#             (449158926 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (449158926 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (449158926 ps) Check discrete level: PASS
# ** Note   : (449158926 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (461036546 ps) Waiting event sq1_adc_pwdn(2) = '0' for 11877620 ps
#             (461036546 ps) 
#             (461036546 ps) ==============================================================================================
#             (461036546 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (461036546 ps)    and internal SQUID1 ADC clock falling edge
#             (461036546 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (461036880 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (461041047 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (461041047 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (461041047 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (461041047 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (461041047 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (461041047 ps) 
#             (461041047 ps) ==============================================================================================
#             (461041047 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (461041047 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (461041047 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (461320236 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (461320236 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (461320236 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (461320236 ps) 
#             (461320236 ps) ==============================================================================================
#             (461320236 ps)   Send command SQ1_FB_MODE column 2 to Off for o_c2_sq1_adc_pwdn activation
#             (461320236 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (461320236 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (469007000 ps) Waiting SPI command end for 7646764 ps
#             (469007000 ps) 
#             (469007000 ps) ==============================================================================================
#             (469007000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (469007000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (473787900 ps) Waiting event sync = '1' for 4780900 ps
# ** Note   : (473787900 ps) Record current time
# ** Note   : (473787900 ps) Check discrete level: PASS
# ** Note   : (473787900 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (473787900 ps) 
#             (473787900 ps) ==============================================================================================
#             (473787900 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (473787900 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (473787900 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (474054254 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (474054254 ps) Check time, record time: PASS
# ** Note   : (474054254 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (474054254 ps) Check time, record time: PASS
# ** Note   : (474054254 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (474054254 ps) 
#             (474054254 ps) ==============================================================================================
#             (474054254 ps)   Send command SQ1_FB_MODE column 2 to On for o_c2_sq1_adc_pwdn deactivation
#             (474054254 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (474054254 ps) Send SPI command value 8003_0100 (SQ1_FB_MODE, mode Write, data 0100)
#             (474094254 ps) 
#             (474094254 ps) ==============================================================================================
#             (474094254 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (474094254 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (474094254 ps) Check discrete level: PASS
# ** Note   : (474094254 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (485971874 ps) Waiting event sq1_adc_pwdn(2) = '0' for 11877620 ps
#             (485971874 ps) 
#             (485971874 ps) ==============================================================================================
#             (485971874 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (485971874 ps)    and internal SQUID1 ADC clock falling edge
#             (485971874 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (485972208 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (485976375 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (485976375 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (485976375 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (485976375 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (485976375 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (485976375 ps) 
#             (485976375 ps) ==============================================================================================
#             (485976375 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (485976375 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (485976375 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (486255564 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (486255564 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (486255564 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (486255564 ps) 
#             (486255564 ps) ==============================================================================================
#             (486255564 ps)   Send command SQ1_FB_MODE column 2 to Off for o_c2_sq1_adc_pwdn activation
#             (486255564 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (486255564 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (493947000 ps) Waiting SPI command end for 7651436 ps
#             (493947000 ps) 
#             (493947000 ps) ==============================================================================================
#             (493947000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (493947000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (498723228 ps) Waiting event sync = '1' for 4776228 ps
# ** Note   : (498723228 ps) Record current time
# ** Note   : (498723228 ps) Check discrete level: PASS
# ** Note   : (498723228 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (498723228 ps) 
#             (498723228 ps) ==============================================================================================
#             (498723228 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (498723228 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (498723228 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (498989582 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (498989582 ps) Check time, record time: PASS
# ** Note   : (498989582 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (498989582 ps) Check time, record time: PASS
# ** Note   : (498989582 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (498989582 ps) 
#             (498989582 ps) ==============================================================================================
#             (498989582 ps)   Send command TM_MODE column 3 to Normal for o_c3_sq1_adc_pwdn deactivation
#             (498989582 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (498989582 ps) Send SPI command value 8001_95XX (TM_MODE, mode Write, data 95XX)
#             (499029582 ps) 
#             (499029582 ps) ==============================================================================================
#             (499029582 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (499029582 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (499029582 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (499029582 ps)  * sq1_adc_pwdn(3) last event 499029582 ps equal to expected value 499029582 ps
# ** Note   : (510907202 ps) Waiting event sq1_adc_pwdn(3) = '0' for 11877620 ps
#             (510907202 ps) 
#             (510907202 ps) ==============================================================================================
#             (510907202 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (510907202 ps)    and internal SQUID1 ADC clock falling edge
#             (510907202 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (510907536 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (510911703 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (510911703 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (510911703 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (510911703 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (510911703 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (510911703 ps) 
#             (510911703 ps) ==============================================================================================
#             (510911703 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (510911703 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (510911703 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (511190892 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (511190892 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (511190892 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (511190892 ps) 
#             (511190892 ps) ==============================================================================================
#             (511190892 ps)   Send command TM_MODE column 3 to Test pattern for o_c3_sq1_adc_pwdn activation
#             (511190892 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (511190892 ps) Send SPI command value 8001_D500 (TM_MODE, mode Write, data D500)
# ** Note   : (518887000 ps) Waiting SPI command end for 7656108 ps
#             (518887000 ps) 
#             (518887000 ps) ==============================================================================================
#             (518887000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (518887000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (523658556 ps) Waiting event sync = '1' for 4771556 ps
# ** Note   : (523658556 ps) Record current time
# ** Note   : (523658556 ps) Check discrete level: PASS
# ** Note   : (523658556 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (523658556 ps) 
#             (523658556 ps) ==============================================================================================
#             (523658556 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (523658556 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (523658556 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (523924910 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (523924910 ps) Check time, record time: PASS
# ** Note   : (523924910 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (523924910 ps) Check time, record time: PASS
# ** Note   : (523924910 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (523924910 ps) 
#             (523924910 ps) ==============================================================================================
#             (523924910 ps)   Send command TM_MODE column 3 to Dump for o_c3_sq1_adc_pwdn deactivation
#             (523924910 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (523924910 ps) Send SPI command value 8001_15XX (TM_MODE, mode Write, data 15XX)
#             (523964910 ps) 
#             (523964910 ps) ==============================================================================================
#             (523964910 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (523964910 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (523964910 ps) Check discrete level: PASS
# ** Note   : (523964910 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (535842530 ps) Waiting event sq1_adc_pwdn(3) = '0' for 11877620 ps
#             (535842530 ps) 
#             (535842530 ps) ==============================================================================================
#             (535842530 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (535842530 ps)    and internal SQUID1 ADC clock falling edge
#             (535842530 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (535842864 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (535847031 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (535847031 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (535847031 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (535847031 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (535847031 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (535847031 ps) 
#             (535847031 ps) ==============================================================================================
#             (535847031 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (535847031 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (535847031 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (536126220 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (536126220 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (536126220 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (536126220 ps) 
#             (536126220 ps) ==============================================================================================
#             (536126220 ps)    Wait TM_MODE column 3 goes automatically to Idle and
#             (536126220 ps)     check o_c3_sq1_adc_pwdn remains to deactivated
#             (536126220 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (536292900 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (542360052 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (542526732 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (548593884 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (548760564 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (554827716 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (554994396 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (561061548 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (561228228 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (567295380 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (567462060 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (573529212 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (573695892 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (579763044 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (579929724 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (585996876 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (585996876 ps) Record current time
# ** Note   : (585996876 ps) Check discrete level: PASS
# ** Note   : (585996876 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (585996876 ps) 
#             (585996876 ps) ==============================================================================================
#             (585996876 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (585996876 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (585996876 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (586263230 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (586263230 ps) Check time, record time: PASS
# ** Note   : (586263230 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (586263230 ps) Check time, record time: PASS
# ** Note   : (586263230 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (586263230 ps) 
#             (586263230 ps) ==============================================================================================
#             (586263230 ps)   Send command SQ1_FB_MODE column 3 to On for o_c3_sq1_adc_pwdn deactivation
#             (586263230 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (586263230 ps) Send SPI command value 8003_1000 (SQ1_FB_MODE, mode Write, data 1000)
#             (586303230 ps) 
#             (586303230 ps) ==============================================================================================
#             (586303230 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (586303230 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (586303230 ps) Check discrete level: PASS
# ** Note   : (586303230 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (598180850 ps) Waiting event sq1_adc_pwdn(3) = '0' for 11877620 ps
#             (598180850 ps) 
#             (598180850 ps) ==============================================================================================
#             (598180850 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (598180850 ps)    and internal SQUID1 ADC clock falling edge
#             (598180850 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (598181184 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (598185351 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (598185351 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (598185351 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (598185351 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (598185351 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (598185351 ps) 
#             (598185351 ps) ==============================================================================================
#             (598185351 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (598185351 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (598185351 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (598464540 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (598464540 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (598464540 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (598464540 ps) 
#             (598464540 ps) ==============================================================================================
#             (598464540 ps)   Send command SQ1_FB_MODE column 3 to Off loop for o_c3_sq1_adc_pwdn activation
#             (598464540 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (598464540 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (606147000 ps) Waiting SPI command end for 7642460 ps
#             (606147000 ps) 
#             (606147000 ps) ==============================================================================================
#             (606147000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (606147000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (610932204 ps) Waiting event sync = '1' for 4785204 ps
# ** Note   : (610932204 ps) Record current time
# ** Note   : (610932204 ps) Check discrete level: PASS
# ** Note   : (610932204 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (610932204 ps) 
#             (610932204 ps) ==============================================================================================
#             (610932204 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (610932204 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (610932204 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (611198558 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (611198558 ps) Check time, record time: PASS
# ** Note   : (611198558 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (611198558 ps) Check time, record time: PASS
# ** Note   : (611198558 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (611198558 ps) 
#             (611198558 ps) ==============================================================================================
#             (611198558 ps)   Send command SQ1_FB_MODE column 3 to On for o_c3_sq1_adc_pwdn deactivation
#             (611198558 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (611198558 ps) Send SPI command value 8003_1000 (SQ1_FB_MODE, mode Write, data 1000)
#             (611238558 ps) 
#             (611238558 ps) ==============================================================================================
#             (611238558 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (611238558 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (611238558 ps) Check discrete level: PASS
# ** Note   : (611238558 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (623116178 ps) Waiting event sq1_adc_pwdn(3) = '0' for 11877620 ps
#             (623116178 ps) 
#             (623116178 ps) ==============================================================================================
#             (623116178 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (623116178 ps)    and internal SQUID1 ADC clock falling edge
#             (623116178 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (623116512 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (623120679 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (623120679 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (623120679 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (623120679 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (623120679 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (623120679 ps) 
#             (623120679 ps) ==============================================================================================
#             (623120679 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (623120679 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (623120679 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (623399868 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (623399868 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (623399868 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (623399868 ps) 
#             (623399868 ps) ==============================================================================================
#             (623399868 ps)   Send command SQ1_FB_MODE column 3 to Off for o_c3_sq1_adc_pwdn activation
#             (623399868 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (623399868 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (631087000 ps) Waiting SPI command end for 7647132 ps
#             (631087000 ps) 
#             (631087000 ps) ==============================================================================================
#             (631087000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (631087000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (635867532 ps) Waiting event sync = '1' for 4780532 ps
# ** Note   : (635867532 ps) Record current time
# ** Note   : (635867532 ps) Check discrete level: PASS
# ** Note   : (635867532 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (635867532 ps) 
#             (635867532 ps) ==============================================================================================
#             (635867532 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (635867532 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (635867532 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (636133886 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (636133886 ps) Check time, record time: PASS
# ** Note   : (636133886 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (636133886 ps) Check time, record time: PASS
# ** Note   : (636133886 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (636133886 ps) 
#             (636133886 ps) ==============================================================================================
#             (636133886 ps)   Send command SQ1_FB_MODE column 3 to On for o_c3_sq1_adc_pwdn deactivation
#             (636133886 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (636133886 ps) Send SPI command value 8003_1000 (SQ1_FB_MODE, mode Write, data 1000)
#             (636173886 ps) 
#             (636173886 ps) ==============================================================================================
#             (636173886 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (636173886 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (636173886 ps) Check discrete level: PASS
# ** Note   : (636173886 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (648051506 ps) Waiting event sq1_adc_pwdn(3) = '0' for 11877620 ps
#             (648051506 ps) 
#             (648051506 ps) ==============================================================================================
#             (648051506 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (648051506 ps)    and internal SQUID1 ADC clock falling edge
#             (648051506 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (648051840 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (648056007 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (648056007 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (648056007 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (648056007 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (648056007 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (648056007 ps) 
#             (648056007 ps) ==============================================================================================
#             (648056007 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (648056007 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (648056007 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (648335196 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (648335196 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (648335196 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (648335196 ps) 
#             (648335196 ps) ==============================================================================================
#             (648335196 ps)   Send command SQ1_FB_MODE column 3 to Off for o_c3_sq1_adc_pwdn activation
#             (648335196 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (648335196 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (656027000 ps) Waiting SPI command end for 7651804 ps
#             (656027000 ps) 
#             (656027000 ps) ==============================================================================================
#             (656027000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (656027000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (660802860 ps) Waiting event sync = '1' for 4775860 ps
# ** Note   : (660802860 ps) Record current time
# ** Note   : (660802860 ps) Check discrete level: PASS
# ** Note   : (660802860 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (660802860 ps) 
#             (660802860 ps) ==============================================================================================
#             (660802860 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (660802860 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (660802860 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (661069214 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (661069214 ps) Check time, record time: PASS
# ** Note   : (661069214 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (661069214 ps) Check time, record time: PASS
# ** Note   : (661069214 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (661069214 ps) 
#             (661069214 ps) ==============================================================================================
#             (661069214 ps)   Check no events are appeared on the others channels
#             (661069214 ps)    (time checking multiple of 11 * c_MUX_FACT * c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (661069214 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (661069214 ps) Check discrete level: PASS
# ** Note   : (661069214 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (661069214 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (661069214 ps)  * sq1_adc_pwdn(0) last event 486238896 ps greater than or equal to expected value 205716456 ps
# ** Note   : (661069214 ps) Check discrete level: PASS
# ** Note   : (661069214 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (661069214 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (661069214 ps)  * sq1_adc_pwdn(1) last event 324159264 ps greater than or equal to expected value 137144304 ps
# ** Note   : (661069214 ps) Check discrete level: PASS
# ** Note   : (661069214 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (661069214 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (661069214 ps)  * sq1_adc_pwdn(2) last event 162079632 ps greater than or equal to expected value 68572152 ps
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c0_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4167 ps
# Error number of low  level clock period timing :            0, expected timing: 4167 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '1'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c1_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4167 ps
# Error number of low  level clock period timing :            0, expected timing: 4167 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '1'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c2_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4167 ps
# Error number of low  level clock period timing :            0, expected timing: 4167 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '1'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c3_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4167 ps
# Error number of low  level clock period timing :            0, expected timing: 4167 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '1'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ------------------------------------------------------------------------------------------------------------------------------------------------------
# Error simulation time         : '0'
# Error check discrete level    : '0'
# Error check command return    : '0'
# Error check time              : '0'
# Error check clocks parameters : '0'
# Error check science packets   : '0'
# ------------------------------------------------------------------------------------------------------------------------------------------------------
# Simulation time               : 662000000 ps
# Simulation status             : PASS
# ------------------------------------------------------------------------------------------------------------------------------------------------------
