angle_tan2 340 display as below:
            0            1            2            3            4            5            6            7            8            9
           10           11           12           13           14           15           16           17           18           19
           20           21           22           23           24           25           26           27           28           29
           30           31           32           33           34           35           36           37           38           39
           40           41           42           43           44           35           46           47           48           49
           50           51           52           53           54           55           56           57           58           59
           60           61           62           63            0            1            2            3            4            5
            6            7            8            9           10           11           12           13           14           15
           16           17           18           19           20           21           22           23           24           25
           26           27           28           29           30           31           32           33           34           35
           36           37           38           39           40           41           42           43           44           35
           46           47           48           49           50           51           52           53           54           55
           56           57           58           59           60           61           62           63            0            1
            2            3            4            5            6            7            8            9           10           11
           12           13           14           15           16           17           18           19           20           21
           22           23           24           25           26           27           28           29           30           31
           32           33           34           35           36           37           38           39           40           41
           42           43           44           35           46           47           48           49           50           51
           52           53           54           55           56           57           58           59           60           61
           62           63            0            1            2            3            4            5            6            7
            8            9           10           11           12           13           14           15           16           17
           18           19           20           21           22           23           24           25           26           27
           28           29           30           31           32           33           34           35           36           37
           38           39           40           41           42           43           44           35           46           47
           48           49           50           51           52           53           54           55           56           57
           58           59           60           61           62           63            0            1            2            3
            4            5            6            7            8            9           10           11           12           13
           14           15           16           17           18           19           20           21           22           23
           24           25           26           27           28           29           30           31           32           33
           34           35           36           37           38           39           40           41           42           43
           44           35           46           47           48           49           50           51           52           53
           54           55           56           57           58           59           60           61           62           63
            0            1            2            3            4            5            6            7            8            9
           10           11           12           13           14           15           16           17           18           19

Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_apskdemod_top glbl -prj apskdemod.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s apskdemod -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_fsub_1_full_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_fsub_1_full_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_fpext_0_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_fpext_0_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_ddiv_9_no_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_ddiv_9_no_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_fptrunc_0_no_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_fptrunc_0_no_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_fmul_0_max_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_fmul_0_max_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_fdiv_4_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_fdiv_4_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_fsqrt_4_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_fsqrt_4_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_fcmp_0_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_dadd_1_full_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_dadd_1_full_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/ip/xil_defaultlib/apskdemod_ap_dcmp_0_no_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ap_dcmp_0_no_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_regslice_both
INFO: [VRFC 10-311] analyzing module apskdemod_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_49ns_44ns_93_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_49ns_44ns_93_1_1_Multiplier_12
INFO: [VRFC 10-311] analyzing module apskdemod_mul_49ns_44ns_93_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_77ns_6ns_83_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_77ns_6ns_83_1_1_Multiplier_7
INFO: [VRFC 10-311] analyzing module apskdemod_mul_77ns_6ns_83_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_demod_tempouti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_demod_tempouti_ram
INFO: [VRFC 10-311] analyzing module apskdemod_demod_tempouti
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_demod_tempout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_demod_tempout_ram
INFO: [VRFC 10-311] analyzing module apskdemod_demod_tempout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_87ns_6ns_93_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_87ns_6ns_93_1_1_Multiplier_5
INFO: [VRFC 10-311] analyzing module apskdemod_mul_87ns_6ns_93_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_13s_71s_71_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_13s_71s_71_1_1_Multiplier_10
INFO: [VRFC 10-311] analyzing module apskdemod_mul_13s_71s_71_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_83ns_6ns_89_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_83ns_6ns_89_1_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module apskdemod_mul_83ns_6ns_89_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_54s_6ns_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_54s_6ns_54_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module apskdemod_mul_54s_6ns_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_fsqrt_32ns_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_50ns_50ns_100_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_50ns_50ns_100_1_1_Multiplier_13
INFO: [VRFC 10-311] analyzing module apskdemod_mul_50ns_50ns_100_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/AESL_axi_s_demodq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_demodq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_dcmp_64ns_64ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_dcmp_64ns_64ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_fpext_32ns_64_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_fpext_32ns_64_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_atan2_generic_float_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_atan2_generic_float_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_43ns_36ns_79_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_43ns_36ns_79_1_1_Multiplier_11
INFO: [VRFC 10-311] analyzing module apskdemod_mul_43ns_36ns_79_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_fptrunc_64ns_32_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_fptrunc_64ns_32_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_fcmp_32ns_32ns_1_1_no_dsp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_fcmp_32ns_32ns_1_1_no_dsp_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_dadd_64ns_64ns_64_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_dadd_64ns_64ns_64_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_92ns_6ns_98_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_92ns_6ns_98_1_1_Multiplier_4
INFO: [VRFC 10-311] analyzing module apskdemod_mul_92ns_6ns_98_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_ddiv_64ns_64ns_64_11_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_ddiv_64ns_64ns_64_11_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/AESL_axi_s_demod_datout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_demod_datout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mac_muladd_16s_16ns_19s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module apskdemod_mac_muladd_16s_16ns_19s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_82ns_6ns_88_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_82ns_6ns_88_1_1_Multiplier_6
INFO: [VRFC 10-311] analyzing module apskdemod_mul_82ns_6ns_88_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_atan2_cordic_float_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_atan2_cordic_float_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_40ns_40ns_80_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_40ns_40ns_80_1_1_Multiplier_9
INFO: [VRFC 10-311] analyzing module apskdemod_mul_40ns_40ns_80_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_fdiv_32ns_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_fdiv_32ns_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/AESL_axi_s_demodi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_demodi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_12s_80ns_90_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_12s_80ns_90_1_1_Multiplier_8
INFO: [VRFC 10-311] analyzing module apskdemod_mul_12s_80ns_90_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_73ns_6ns_79_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_73ns_6ns_79_1_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module apskdemod_mul_73ns_6ns_79_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_fsub_32ns_32ns_32_3_full_dsp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_fsub_32ns_32ns_32_3_full_dsp_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_mul_71ns_4ns_75_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_mul_71ns_4ns_75_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module apskdemod_mul_71ns_4ns_75_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_apskdemod_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi_rom
INFO: [VRFC 10-311] analyzing module apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.apskdemod_demod_tempout_ram
Compiling module xil_defaultlib.apskdemod_demod_tempout(DataWidt...
Compiling module xil_defaultlib.apskdemod_demod_tempouti_ram
Compiling module xil_defaultlib.apskdemod_demod_tempouti(DataWid...
Compiling module xil_defaultlib.apskdemod_addsub_0_0_ap_fixed_43...
Compiling module xil_defaultlib.apskdemod_addsub_0_0_ap_fixed_43...
Compiling module xil_defaultlib.apskdemod_addsub_0_0_ap_fixed_40...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_fdiv_4_no_dsp_32
Compiling module xil_defaultlib.apskdemod_fdiv_32ns_32ns_32_6_no...
Compiling module xil_defaultlib.apskdemod_atan2_generic_float_s
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcvu37p...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_fsub_1_full_dsp_32
Compiling module xil_defaultlib.apskdemod_fsub_32ns_32ns_32_3_fu...
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_fcmp_0_no_dsp_32
Compiling module xil_defaultlib.apskdemod_fcmp_32ns_32ns_1_1_no_...
Compiling module xil_defaultlib.apskdemod_atan2_cordic_float_s
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s_p...
Compiling module xil_defaultlib.apskdemod_mul_54s_6ns_54_1_1_Mul...
Compiling module xil_defaultlib.apskdemod_mul_54s_6ns_54_1_1(ID=...
Compiling module xil_defaultlib.apskdemod_mul_71ns_4ns_75_1_1_Mu...
Compiling module xil_defaultlib.apskdemod_mul_71ns_4ns_75_1_1(ID...
Compiling module xil_defaultlib.apskdemod_mul_73ns_6ns_79_1_1_Mu...
Compiling module xil_defaultlib.apskdemod_mul_73ns_6ns_79_1_1(ID...
Compiling module xil_defaultlib.apskdemod_mul_83ns_6ns_89_1_1_Mu...
Compiling module xil_defaultlib.apskdemod_mul_83ns_6ns_89_1_1(ID...
Compiling module xil_defaultlib.apskdemod_mul_92ns_6ns_98_1_1_Mu...
Compiling module xil_defaultlib.apskdemod_mul_92ns_6ns_98_1_1(ID...
Compiling module xil_defaultlib.apskdemod_mul_87ns_6ns_93_1_1_Mu...
Compiling module xil_defaultlib.apskdemod_mul_87ns_6ns_93_1_1(ID...
Compiling module xil_defaultlib.apskdemod_mul_82ns_6ns_88_1_1_Mu...
Compiling module xil_defaultlib.apskdemod_mul_82ns_6ns_88_1_1(ID...
Compiling module xil_defaultlib.apskdemod_mul_77ns_6ns_83_1_1_Mu...
Compiling module xil_defaultlib.apskdemod_mul_77ns_6ns_83_1_1(ID...
Compiling module xil_defaultlib.apskdemod_mul_12s_80ns_90_1_1_Mu...
Compiling module xil_defaultlib.apskdemod_mul_12s_80ns_90_1_1(ID...
Compiling module xil_defaultlib.apskdemod_mul_40ns_40ns_80_1_1_M...
Compiling module xil_defaultlib.apskdemod_mul_40ns_40ns_80_1_1(I...
Compiling module xil_defaultlib.apskdemod_mul_13s_71s_71_1_1_Mul...
Compiling module xil_defaultlib.apskdemod_mul_13s_71s_71_1_1(ID=...
Compiling module xil_defaultlib.apskdemod_mul_43ns_36ns_79_1_1_M...
Compiling module xil_defaultlib.apskdemod_mul_43ns_36ns_79_1_1(I...
Compiling module xil_defaultlib.apskdemod_mul_49ns_44ns_93_1_1_M...
Compiling module xil_defaultlib.apskdemod_mul_49ns_44ns_93_1_1(I...
Compiling module xil_defaultlib.apskdemod_mul_50ns_50ns_100_1_1_...
Compiling module xil_defaultlib.apskdemod_mul_50ns_50ns_100_1_1(...
Compiling module xil_defaultlib.apskdemod_mac_muladd_16s_16ns_19...
Compiling module xil_defaultlib.apskdemod_mac_muladd_16s_16ns_19...
Compiling module xil_defaultlib.apskdemod_pow_generic_double_s
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_fmul_0_max_dsp_32
Compiling module xil_defaultlib.apskdemod_fmul_32ns_32ns_32_2_ma...
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=64,a_fw=53,o...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_fptrunc_0_no_dsp_64
Compiling module xil_defaultlib.apskdemod_fptrunc_64ns_32_2_no_d...
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_fpext_0_no_dsp_32
Compiling module xil_defaultlib.apskdemod_fpext_32ns_64_1_no_dsp...
Compiling module xil_defaultlib.apskdemod_fcmp_32ns_32ns_1_2_no_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_fsqrt_4_no_dsp_32
Compiling module xil_defaultlib.apskdemod_fsqrt_32ns_32ns_32_6_n...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=54,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_11.alignment [\alignment(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.addsub_dsp [\addsub_dsp(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub [\addsub(c_xdevicefamily="virtexu...]
Compiling architecture rtl of entity floating_point_v7_1_11.align_add [\align_add(c_xdevicefamily="virt...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp [\flt_add_exp(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_dadd_1_full_dsp_64
Compiling module xil_defaultlib.apskdemod_dadd_64ns_64ns_64_3_fu...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=8,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_ddiv_9_no_dsp_64
Compiling module xil_defaultlib.apskdemod_ddiv_64ns_64ns_64_11_n...
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.apskdemod_ap_dcmp_0_no_dsp_64
Compiling module xil_defaultlib.apskdemod_dcmp_64ns_64ns_1_2_no_...
Compiling module xil_defaultlib.apskdemod_regslice_both
Compiling module xil_defaultlib.apskdemod
Compiling module xil_defaultlib.fifo(DEPTH=340,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_demod_datout
Compiling module xil_defaultlib.AESL_axi_s_demodi
Compiling module xil_defaultlib.AESL_axi_s_demodq
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_apskdemod_top
Compiling module work.glbl
Built simulation snapshot apskdemod

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/xsim.dir/apskdemod/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 18 00:24:38 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/apskdemod/xsim_script.tcl
# xsim {apskdemod} -view {{apskdemod_dataflow_ana.wcfg}} -tclbatch {apskdemod.tcl} -protoinst {apskdemod.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file apskdemod.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_apskdemod_top/AESL_inst_apskdemod//AESL_inst_apskdemod_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_apskdemod_top/AESL_inst_apskdemod/grp_pow_generic_double_s_fu_754/grp_pow_generic_double_s_fu_754_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_apskdemod_top/AESL_inst_apskdemod/grp_pow_generic_double_s_fu_783/grp_pow_generic_double_s_fu_783_activity
Time resolution is 1 ps
open_wave_config apskdemod_dataflow_ana.wcfg
source apskdemod.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set demod_datout_group [add_wave_group demod_datout(axis) -into $coutputgroup]
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/demod_datout_TREADY -into $demod_datout_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/demod_datout_TVALID -into $demod_datout_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/demod_datout_TDATA -into $demod_datout_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set demodq_group [add_wave_group demodq(axis) -into $cinputgroup]
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/demodq_TREADY -into $demodq_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/demodq_TVALID -into $demodq_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/demodq_TDATA -into $demodq_group -radix hex
## set demodi_group [add_wave_group demodi(axis) -into $cinputgroup]
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/demodi_TREADY -into $demodi_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/demodi_TVALID -into $demodi_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/demodi_TDATA -into $demodi_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/ap_start -into $blocksiggroup
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/ap_done -into $blocksiggroup
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/ap_idle -into $blocksiggroup
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_apskdemod_top/AESL_inst_apskdemod/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_apskdemod_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_apskdemod_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_apskdemod_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_apskdemod_top/LENGTH_demod_datout -into $tb_portdepth_group -radix hex
## add_wave /apatb_apskdemod_top/LENGTH_demodi -into $tb_portdepth_group -radix hex
## add_wave /apatb_apskdemod_top/LENGTH_demodq -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_demod_datout_group [add_wave_group demod_datout(axis) -into $tbcoutputgroup]
## add_wave /apatb_apskdemod_top/demod_datout_TREADY -into $tb_demod_datout_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/demod_datout_TVALID -into $tb_demod_datout_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/demod_datout_TDATA -into $tb_demod_datout_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_demodq_group [add_wave_group demodq(axis) -into $tbcinputgroup]
## add_wave /apatb_apskdemod_top/demodq_TREADY -into $tb_demodq_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/demodq_TVALID -into $tb_demodq_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/demodq_TDATA -into $tb_demodq_group -radix hex
## set tb_demodi_group [add_wave_group demodi(axis) -into $tbcinputgroup]
## add_wave /apatb_apskdemod_top/demodi_TREADY -into $tb_demodi_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/demodi_TVALID -into $tb_demodi_group -color #ffff00 -radix hex
## add_wave /apatb_apskdemod_top/demodi_TDATA -into $tb_demodi_group -radix hex
## save_wave_config apskdemod.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_apskdemod_top/AESL_inst_apskdemod/dadd_64ns_64ns_64_3_full_dsp_1_U130/apskdemod_ap_dadd_1_full_dsp_64_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "18185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 18225 ns : File "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/sim/verilog/apskdemod.autotb.v" Line 287
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2979.852 ; gain = 0.000 ; free physical = 53889 ; free virtual = 60406
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 18 00:24:56 2021...
angle_tan2 340 display as below:
            0            1            2            3            4            5            6            7            8            9
           10           11           12           13           14           15           16           17           18           19
           20           21           22           23           24           25           26           27           28           29
           30           31           32           33           34           35           36           37           38           39
           40           41           42           43           44           35           46           47           48           49
           50           51           52           53           54           55           56           57           58           59
           60           61           62           63            0            1            2            3            4            5
            6            7            8            9           10           11           12           13           14           15
           16           17           18           19           20           21           22           23           24           25
           26           27           28           29           30           31           32           33           34           35
           36           37           38           39           40           41           42           43           44           35
           46           47           48           49           50           51           52           53           54           55
           56           57           58           59           60           61           62           63            0            1
            2            3            4            5            6            7            8            9           10           11
           12           13           14           15           16           17           18           19           20           21
           22           23           24           25           26           27           28           29           30           31
           32           33           34           35           36           37           38           39           40           41
           42           43           44           35           46           47           48           49           50           51
           52           53           54           55           56           57           58           59           60           61
           62           63            0            1            2            3            4            5            6            7
            8            9           10           11           12           13           14           15           16           17
           18           19           20           21           22           23           24           25           26           27
           28           29           30           31           32           33           34           35           36           37
           38           39           40           41           42           43           44           35           46           47
           48           49           50           51           52           53           54           55           56           57
           58           59           60           61           62           63            0            1            2            3
            4            5            6            7            8            9           10           11           12           13
           14           15           16           17           18           19           20           21           22           23
           24           25           26           27           28           29           30           31           32           33
           34           35           36           37           38           39           40           41           42           43
           44           35           46           47           48           49           50           51           52           53
           54           55           56           57           58           59           60           61           62           63
            0            1            2            3            4            5            6            7            8            9
           10           11           12           13           14           15           16           17           18           19

