{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573943603730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573943603732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 23:33:23 2019 " "Processing started: Sat Nov 16 23:33:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573943603732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943603732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zad1 -c zad1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off zad1 -c zad1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943603732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573943604011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573943604011 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nat1.qsys " "Elaborating Platform Designer system entity \"nat1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943610481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:32 Progress: Loading zad1/nat1.qsys " "2019.11.16.23:33:32 Progress: Loading zad1/nat1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Reading input file " "2019.11.16.23:33:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Adding clk_0 \[clock_source 19.1\] " "2019.11.16.23:33:33 Progress: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Parameterizing module clk_0 " "2019.11.16.23:33:33 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Adding master_0 \[altera_jtag_avalon_master 19.1\] " "2019.11.16.23:33:33 Progress: Adding master_0 \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Parameterizing module master_0 " "2019.11.16.23:33:33 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\] " "2019.11.16.23:33:33 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Parameterizing module onchip_memory2_0 " "2019.11.16.23:33:33 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Building connections " "2019.11.16.23:33:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Parameterizing connections " "2019.11.16.23:33:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:33 Progress: Validating " "2019.11.16.23:33:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943613924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.16.23:33:34 Progress: Done reading input file " "2019.11.16.23:33:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943614810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nat1: Generating nat1 \"nat1\" for QUARTUS_SYNTH " "Nat1: Generating nat1 \"nat1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943615604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943615794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has readdata signal 32 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has readdata signal 32 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943615795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943615795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has writedata signal 32 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has writedata signal 32 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943615795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943615795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943615795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943615795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"nat1\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"nat1\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943616912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nat1_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nat1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943616930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nat1_onchip_memory2_0 --dir=/tmp/alt8216_6680777716074818354.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8216_6680777716074818354.dir/0002_onchip_memory2_0_gen//nat1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nat1_onchip_memory2_0 --dir=/tmp/alt8216_6680777716074818354.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8216_6680777716074818354.dir/0002_onchip_memory2_0_gen//nat1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943616930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nat1_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nat1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nat1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nat1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nat1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nat1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nat1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nat1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\" " "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\" " "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_0_master_agent\" " "Master_0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_0_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\" " "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\" " "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_rsp_width_adapter\" " "Onchip_memory2_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nat1: Done \"nat1\" with 26 modules, 47 files " "Nat1: Done \"nat1\" with 26 modules, 47 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943617617 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nat1.qsys " "Finished elaborating Platform Designer system entity \"nat1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943618398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad1.v 1 1 " "Found 1 design units, including 1 entities, in source file zad1.v" { { "Info" "ISGN_ENTITY_NAME" "1 zad1 " "Found entity 1: zad1" {  } { { "zad1.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/zad1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/nat1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/nat1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nat1 " "Found entity 1: nat1" {  } { { "db/ip/nat1/nat1.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/nat1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/nat1/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/nat1/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618455 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/nat1/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618455 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/nat1/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618455 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/nat1/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618455 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/nat1/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618455 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/nat1/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618455 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/nat1/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nat1/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/nat1/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/nat1/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/nat1/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/nat1/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/nat1/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nat1/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nat1/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nat1/submodules/altera_default_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nat1/submodules/altera_incr_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/nat1/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618466 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618466 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/nat1/submodules/altera_jtag_sld_node.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/nat1/submodules/altera_jtag_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nat1/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nat1/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nat1/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618470 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nat1/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618474 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618474 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618474 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618474 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573943618477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nat1/submodules/altera_merlin_master_agent.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nat1/submodules/altera_merlin_master_translator.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nat1/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nat1/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nat1/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nat1/submodules/altera_reset_controller.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nat1/submodules/altera_reset_synchronizer.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/nat1/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nat1/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573943618490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nat1/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_master_0 " "Found entity 1: nat1_master_0" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_master_0_b2p_adapter " "Found entity 1: nat1_master_0_b2p_adapter" {  } { { "db/ip/nat1/submodules/nat1_master_0_b2p_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_master_0_p2b_adapter " "Found entity 1: nat1_master_0_p2b_adapter" {  } { { "db/ip/nat1/submodules/nat1_master_0_p2b_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_master_0_timing_adt " "Found entity 1: nat1_master_0_timing_adt" {  } { { "db/ip/nat1/submodules/nat1_master_0_timing_adt.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_mm_interconnect_0 " "Found entity 1: nat1_mm_interconnect_0" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nat1_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_mm_interconnect_0_cmd_demux " "Found entity 1: nat1_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_mm_interconnect_0_cmd_mux " "Found entity 1: nat1_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nat1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nat1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573943618498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nat1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nat1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573943618498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_mm_interconnect_0_router_default_decode " "Found entity 1: nat1_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618498 ""} { "Info" "ISGN_ENTITY_NAME" "2 nat1_mm_interconnect_0_router " "Found entity 2: nat1_mm_interconnect_0_router" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nat1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nat1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573943618499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nat1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nat1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573943618499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_mm_interconnect_0_router_001_default_decode " "Found entity 1: nat1_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618499 ""} { "Info" "ISGN_ENTITY_NAME" "2 nat1_mm_interconnect_0_router_001 " "Found entity 2: nat1_mm_interconnect_0_router_001" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_mm_interconnect_0_rsp_mux " "Found entity 1: nat1_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nat1/submodules/nat1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nat1/submodules/nat1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nat1_onchip_memory2_0 " "Found entity 1: nat1_onchip_memory2_0" {  } { { "db/ip/nat1/submodules/nat1_onchip_memory2_0.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943618501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943618501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zad1 " "Elaborating entity \"zad1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573943618613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1 nat1:sys " "Elaborating entity \"nat1\" for hierarchy \"nat1:sys\"" {  } { { "zad1.v" "sys" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/zad1.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943618621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_master_0 nat1:sys\|nat1_master_0:master_0 " "Elaborating entity \"nat1_master_0\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\"" {  } { { "db/ip/nat1/nat1.v" "master_0" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/nat1.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943618629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943618640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/nat1/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943618644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/nat1/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943618651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/nat1/submodules/altera_jtag_sld_node.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943618654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943618654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943618654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943618654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943618654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943618654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943618654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943618654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943618654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943618654 ""}  } { { "db/ip/nat1/submodules/altera_jtag_sld_node.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573943618654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943618655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/nat1/submodules/altera_jtag_sld_node.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943618659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/nat1/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619426 ""}  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573943619426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/nat1/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/nat1/submodules/altera_jtag_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619486 ""}  } { { "db/ip/nat1/submodules/altera_jtag_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573943619486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/nat1/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/nat1/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/nat1/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_master_0_timing_adt nat1:sys\|nat1_master_0:master_0\|nat1_master_0_timing_adt:timing_adt " "Elaborating entity \"nat1_master_0_timing_adt\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|nat1_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "timing_adt" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready nat1_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at nat1_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/nat1/submodules/nat1_master_0_timing_adt.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573943619538 "|zad1|nat1:sys|nat1_master_0:master_0|nat1_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nat1:sys\|nat1_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "fifo" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "b2p" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "p2b" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master nat1:sys\|nat1_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "transacto" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master nat1:sys\|nat1_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/nat1/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_master_0_b2p_adapter nat1:sys\|nat1_master_0:master_0\|nat1_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"nat1_master_0_b2p_adapter\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|nat1_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "b2p_adapter" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel nat1_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at nat1_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/nat1/submodules/nat1_master_0_b2p_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573943619625 "|zad1|nat1:sys|nat1_master_0:master_0|nat1_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 nat1_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at nat1_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/nat1/submodules/nat1_master_0_b2p_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573943619625 "|zad1|nat1:sys|nat1_master_0:master_0|nat1_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_master_0_p2b_adapter nat1:sys\|nat1_master_0:master_0\|nat1_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"nat1_master_0_p2b_adapter\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|nat1_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "p2b_adapter" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nat1:sys\|nat1_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nat1/submodules/nat1_master_0.v" "rst_controller" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nat1:sys\|nat1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nat1/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nat1:sys\|nat1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nat1:sys\|nat1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nat1/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_onchip_memory2_0 nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nat1_onchip_memory2_0\" for hierarchy \"nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/nat1/nat1.v" "onchip_memory2_0" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/nat1.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nat1/submodules/nat1_onchip_memory2_0.v" "the_altsyncram" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_onchip_memory2_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nat1/submodules/nat1_onchip_memory2_0.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_onchip_memory2_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943619695 ""}  } { { "db/ip/nat1/submodules/nat1_onchip_memory2_0.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_onchip_memory2_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573943619695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ng1 " "Found entity 1: altsyncram_9ng1" {  } { { "db/altsyncram_9ng1.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/altsyncram_9ng1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943619739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943619739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ng1 nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9ng1:auto_generated " "Elaborating entity \"altsyncram_9ng1\" for hierarchy \"nat1:sys\|nat1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0 nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nat1_mm_interconnect_0\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nat1/nat1.v" "mm_interconnect_0" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/nat1.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nat1/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0_router nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_router:router " "Elaborating entity \"nat1_mm_interconnect_0_router\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_router:router\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "router" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0_router_default_decode nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_router:router\|nat1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nat1_mm_interconnect_0_router_default_decode\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_router:router\|nat1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0_router_001 nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nat1_mm_interconnect_0_router_001\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "router_001" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0_router_001_default_decode nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_router_001:router_001\|nat1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nat1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_router_001:router_001\|nat1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nat1/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0_cmd_demux nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nat1_mm_interconnect_0_cmd_demux\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "cmd_demux" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0_cmd_mux nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nat1_mm_interconnect_0_cmd_mux\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "cmd_mux" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0_rsp_mux nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nat1_mm_interconnect_0_rsp_mux\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "rsp_mux" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nat1/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573943619949 "|zad1|nat1:sys|nat1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nat1/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573943619951 "|zad1|nat1:sys|nat1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nat1/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573943619951 "|zad1|nat1:sys|nat1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943619988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0_avalon_st_adapter nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nat1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943620020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nat1:sys\|nat1_mm_interconnect_0:mm_interconnect_0\|nat1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/nat1/submodules/nat1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943620023 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1573943620522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.16.23:33:43 Progress: Loading slda5d8d997/alt_sld_fab_wrapper_hw.tcl " "2019.11.16.23:33:43 Progress: Loading slda5d8d997/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943623115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943624611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943624699 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943625548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943625710 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943625870 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943626045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943626049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943626049 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1573943626750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d8d997/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda5d8d997/alt_sld_fab.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/slda5d8d997/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943627066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943627066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943627189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943627189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943627191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943627191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943627300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943627300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943627424 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943627424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943627424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943627538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943627538 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573943629538 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573943629538 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573943629538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943629581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nat1:sys\|nat1_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nat1:sys\|nat1_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573943629581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573943629581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573943629619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943629619 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573943629780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943630436 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "165 " "165 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573943630937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maciej/Pulpit/FPGA/l6/zad1/zad1.map.smsg " "Generated suppressed messages file /home/maciej/Pulpit/FPGA/l6/zad1/zad1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943631287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573943632274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573943632274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "zad1.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/zad1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573943632411 "|zad1|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "zad1.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/zad1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573943632411 "|zad1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "zad1.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/zad1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573943632411 "|zad1|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "zad1.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/zad1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573943632411 "|zad1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "zad1.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/zad1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573943632411 "|zad1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "zad1.v" "" { Text "/home/maciej/Pulpit/FPGA/l6/zad1/zad1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573943632411 "|zad1|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573943632411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1049 " "Implemented 1049 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573943632415 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573943632415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1020 " "Implemented 1020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573943632415 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573943632415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573943632415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1113 " "Peak virtual memory: 1113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573943632435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 23:33:52 2019 " "Processing ended: Sat Nov 16 23:33:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573943632435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573943632435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573943632435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573943632435 ""}
