xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s003: Started on Jun 07, 2023 at 07:52:06 CST
xrun
	tb.sv
	LASER.v
	+define+P1+USECOLOR
	+access+r
	-clean
	-createdebugdb
	-input xrun.tcl
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: tb.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: LASER.v
	module worklib.LASER:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		testfixture
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LASER:v <0x1d4c983b>
			streams:  35, words: 21047
		worklib.testfixture:sv <0x009aad2d>
			streams:  36, words: 56240
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Generating Debug Data:
		LWD Database path: (/home/eda/2023-IC-Design-Contest/xcelium.d/worklib/testfixture/sv/debug_db/testfixture)
		Power Aware Instances:                    0
		Liberty Instances:                        0
		Out Of Module References:                 0
		Assertions:                               0
		Liberty Information:
			PG Pins:	                  0
			Liberty Pins:	                  0
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               68      68
		Scalar wires:             3       -
		Vectored wires:          13       -
		Always blocks:           15      15
		Initial blocks:          12      12
		Cont. assignments:        7       7
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> ida_probe -log

[INDAGO]: Multi-Core recording is enabled

xcelium> ida_probe -wave -wave_probe_args="[scope -tops] -all -depth all -memories"
database -open ida.db/ida.shm 
Created SHM database ida.db/ida.shm

database -setdefault ida.db/ida.shm
ida.db/ida.shm is set as default SHM database

probe testfixture -all -depth all -memories -emptyok
xmsim: *W,PRLDYN: The design contains dynamic objects. The "-all" option excludes dynamic objects to improve performance. To enable probing of dynamic objects the "-all -dynamic" options should be added to the probe command.
Created probe 1

xcelium> run
*******************************
** Simulation Start          **
*******************************
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1( 0, 0),C2( 0, 0)
---- cover =   1, optimum =  30
   0 1 2 3 4 5 6 7 8 9 a b c d e f
 0[1;32m *[0m - - - - - - - - - -[1;34m +[0m - - - -
 1 - -[1;31m x[0m - - - - -[1;34m +[0m -[1;34m +[0m - - - - -
 2 - - - - - - - - - - - - - - - -
 3 - - - - - - - - - - - - - - - -
 4 - - - - - - - - - - - - - - - -
 5 - - - - - - - - - - - - - - - -
 6 - - - -[1;34m +[0m - - - - - - - - - - -
 7 -[1;34m +[0m[1;34m +[0m - - - -[1;34m +[0m[1;34m +[0m[1;34m +[0m - - -[1;34m +[0m - -
 8 - - - - -[1;34m +[0m -[1;34m +[0m - - - - - - - -
 9 - - - -[1;34m +[0m -[1;34m +[0m - - -[1;34m +[0m -[1;34m +[0m - - -
 a - - -[1;34m +[0m - - -[1;34m +[0m[1;34m +[0m - - - -[1;34m +[0m[1;34m +[0m -
 b - - -[1;34m +[0m - - -[1;34m +[0m[1;34m +[0m - -[1;34m +[0m[1;34m +[0m - - -
 c -[1;34m +[0m - - -[1;34m +[0m - -[1;34m +[0m - -[1;34m +[0m -[1;34m +[0m[1;34m +[0m -
 d - - -[1;34m +[0m[1;34m +[0m - - - - - - - -[1;34m +[0m - -
 e - - - - - - - - -[1;34m +[0m -[1;34m +[0m -[1;34m +[0m - -
 f - - - - - -[1;34m +[0m - - - - - - - - -

*******************************
**   Finish Simulation       **
**   RUN CYCLE =      50046  **
**   Cover total =   1/ 30   **
*******************************
Simulation complete via $finish(1) at time 400364 NS + 0
./tb.sv:243                      $finish;
xcelium> exit
TOOL:	xrun(64)	22.03-s003: Exiting on Jun 07, 2023 at 07:52:08 CST  (total: 00:00:02)
