

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU4'
================================================================
* Date:           Sat Nov  4 18:07:25 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem821 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul819 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bw_2 = alloca i32 1"   --->   Operation 7 'alloca' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln113_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln113"   --->   Operation 8 'read' 'sext_ln113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln110_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln110"   --->   Operation 9 'read' 'sext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln113_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln113_1"   --->   Operation 10 'read' 'mul_ln113_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln113_cast = sext i30 %sext_ln113_read"   --->   Operation 11 'sext' 'sext_ln113_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln110_cast = sext i30 %sext_ln110_read"   --->   Operation 12 'sext' 'sext_ln110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul819"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem821"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_2" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 22 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%icmp_ln110 = icmp_eq  i8 %bw, i8 255" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 23 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.76ns)   --->   "%add_ln110 = add i8 %bw, i8 1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 24 'add' 'add_ln110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.body8.1.i.split, void %for.end.1.i.exitStub" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 25 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%phi_urem821_load_1 = load i8 %phi_urem821" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 26 'load' 'phi_urem821_load_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %phi_urem821_load_1" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 27 'zext' 'zext_ln113' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln113 = add i10 %mul_ln113_1_read, i10 %zext_ln113" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 28 'add' 'add_ln113' <Predicate = (!icmp_ln110)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i10 %add_ln113" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 29 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln113_1" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 30 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln113_1" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 31 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln113_1" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 32 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln113_1" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 33 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln113_1" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 34 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 35 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 36 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 37 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 38 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 39 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.48>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul819_load = load i17 %phi_mul819" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 40 'load' 'phi_mul819_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_21" [src/conv2.cpp:111->src/conv2.cpp:53]   --->   Operation 41 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 43 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%add_ln110_1 = add i17 %phi_mul819_load, i17 322" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 44 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %phi_mul819_load, i32 14, i32 16" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 45 'partselect' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 46 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 47 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 48 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 49 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 50 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 51 [1/1] (0.57ns)   --->   "%tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14, i3 %trunc_ln110_1" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 51 'mux' 'tmp_56' <Predicate = true> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %tmp_56" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 52 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.01ns)   --->   "%add_ln113_1 = add i32 %tmp_56, i32 %sext_ln110_cast" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 53 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.00ns)   --->   "%add_ln115 = add i31 %trunc_ln113, i31 %sext_ln113_cast" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 54 'add' 'add_ln115' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln113_1, i32 31" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 55 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.41ns)   --->   "%select_ln115 = select i1 %tmp, i31 0, i31 %add_ln115" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 56 'select' 'select_ln115' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%select_ln115_1_cast = zext i31 %select_ln115" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 57 'zext' 'select_ln115_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.73ns)   --->   "%switch_ln110 = switch i3 %trunc_ln110_1, void %V32.i.i.i46.1.i.case.4, i3 0, void %V32.i.i.i46.1.i.case.0, i3 1, void %V32.i.i.i46.1.i.case.1, i3 2, void %V32.i.i.i46.1.i.case.2, i3 3, void %V32.i.i.i46.1.i.case.3" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 58 'switch' 'switch_ln110' <Predicate = true> <Delay = 0.73>
ST_2 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_1_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 59 'store' 'store_ln115' <Predicate = (trunc_ln110_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (trunc_ln110_1 == 3)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_1_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 61 'store' 'store_ln115' <Predicate = (trunc_ln110_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 62 'br' 'br_ln0' <Predicate = (trunc_ln110_1 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_1_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 63 'store' 'store_ln115' <Predicate = (trunc_ln110_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 64 'br' 'br_ln0' <Predicate = (trunc_ln110_1 == 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_1_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 65 'store' 'store_ln115' <Predicate = (trunc_ln110_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 66 'br' 'br_ln0' <Predicate = (trunc_ln110_1 == 0)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_1_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 67 'store' 'store_ln115' <Predicate = (trunc_ln110_1 != 0 & trunc_ln110_1 != 1 & trunc_ln110_1 != 2 & trunc_ln110_1 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 68 'br' 'br_ln0' <Predicate = (trunc_ln110_1 != 0 & trunc_ln110_1 != 1 & trunc_ln110_1 != 2 & trunc_ln110_1 != 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%phi_urem821_load = load i8 %phi_urem821" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 69 'load' 'phi_urem821_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.76ns)   --->   "%add_ln110_2 = add i8 %phi_urem821_load, i8 1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 70 'add' 'add_ln110_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.76ns)   --->   "%icmp_ln110_1 = icmp_ult  i8 %add_ln110_2, i8 51" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 71 'icmp' 'icmp_ln110_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.39ns)   --->   "%select_ln110 = select i1 %icmp_ln110_1, i8 %add_ln110_2, i8 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 72 'select' 'select_ln110' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln110 = store i8 %add_ln110, i8 %bw_2" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 73 'store' 'store_ln110' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln110 = store i17 %add_ln110_1, i17 %phi_mul819" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 74 'store' 'store_ln110' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln110 = store i8 %select_ln110, i8 %phi_urem821" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 75 'store' 'store_ln110' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body8.1.i" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 76 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln113_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln113]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem821                                                     (alloca           ) [ 011]
phi_mul819                                                      (alloca           ) [ 011]
bw_2                                                            (alloca           ) [ 011]
sext_ln113_read                                                 (read             ) [ 000]
sext_ln110_read                                                 (read             ) [ 000]
mul_ln113_1_read                                                (read             ) [ 000]
sext_ln113_cast                                                 (sext             ) [ 001]
sext_ln110_cast                                                 (sext             ) [ 001]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
store_ln0                                                       (store            ) [ 000]
store_ln0                                                       (store            ) [ 000]
store_ln0                                                       (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
bw                                                              (load             ) [ 000]
icmp_ln110                                                      (icmp             ) [ 010]
add_ln110                                                       (add              ) [ 001]
br_ln110                                                        (br               ) [ 000]
phi_urem821_load_1                                              (load             ) [ 000]
zext_ln113                                                      (zext             ) [ 000]
add_ln113                                                       (add              ) [ 000]
zext_ln113_1                                                    (zext             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5  (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6  (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7  (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8  (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9  (getelementptr    ) [ 001]
phi_mul819_load                                                 (load             ) [ 000]
specpipeline_ln111                                              (specpipeline     ) [ 000]
speclooptripcount_ln110                                         (speclooptripcount) [ 000]
specloopname_ln110                                              (specloopname     ) [ 000]
add_ln110_1                                                     (add              ) [ 000]
trunc_ln110_1                                                   (partselect       ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10 (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11 (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12 (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13 (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14 (load             ) [ 000]
tmp_56                                                          (mux              ) [ 000]
trunc_ln113                                                     (trunc            ) [ 000]
add_ln113_1                                                     (add              ) [ 000]
add_ln115                                                       (add              ) [ 000]
tmp                                                             (bitselect        ) [ 000]
select_ln115                                                    (select           ) [ 000]
select_ln115_1_cast                                             (zext             ) [ 000]
switch_ln110                                                    (switch           ) [ 000]
store_ln115                                                     (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
store_ln115                                                     (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
store_ln115                                                     (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
store_ln115                                                     (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
store_ln115                                                     (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
phi_urem821_load                                                (load             ) [ 000]
add_ln110_2                                                     (add              ) [ 000]
icmp_ln110_1                                                    (icmp             ) [ 000]
select_ln110                                                    (select           ) [ 000]
store_ln110                                                     (store            ) [ 000]
store_ln110                                                     (store            ) [ 000]
store_ln110                                                     (store            ) [ 000]
br_ln110                                                        (br               ) [ 000]
ret_ln0                                                         (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln113_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln113_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln110">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln113">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln113"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i32.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="phi_urem821_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem821/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="phi_mul819_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul819/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bw_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln113_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="30" slack="0"/>
<pin id="96" dir="0" index="1" bw="30" slack="0"/>
<pin id="97" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln113_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln110_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="30" slack="0"/>
<pin id="102" dir="0" index="1" bw="30" slack="0"/>
<pin id="103" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln110_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mul_ln113_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln113_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10/1 store_ln115/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11/1 store_ln115/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12/1 store_ln115/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13/1 store_ln115/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14/1 store_ln115/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem821_load_1/1 phi_urem821_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln113_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="0"/>
<pin id="182" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln113_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln110_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="30" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="17" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bw_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln110_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln110_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln113_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln113_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln113_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="phi_mul819_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="1"/>
<pin id="239" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul819_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln110_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="17" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln110_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="17" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="0" index="3" bw="6" slack="0"/>
<pin id="251" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln110_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_56_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="0" index="3" bw="32" slack="0"/>
<pin id="261" dir="0" index="4" bw="32" slack="0"/>
<pin id="262" dir="0" index="5" bw="32" slack="0"/>
<pin id="263" dir="0" index="6" bw="3" slack="0"/>
<pin id="264" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln113_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln113_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="30" slack="1"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln115_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="0" index="1" bw="30" slack="1"/>
<pin id="284" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln115_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="31" slack="0"/>
<pin id="298" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln115_1_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln115_1_cast/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln110_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln110_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln110_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln110_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="0" index="1" bw="8" slack="1"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln110_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="17" slack="0"/>
<pin id="337" dir="0" index="1" bw="17" slack="1"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln110_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="1"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="phi_urem821_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem821 "/>
</bind>
</comp>

<comp id="352" class="1005" name="phi_mul819_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="0"/>
<pin id="354" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul819 "/>
</bind>
</comp>

<comp id="359" class="1005" name="bw_2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw_2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="sext_ln113_cast_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="31" slack="1"/>
<pin id="368" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln113_cast "/>
</bind>
</comp>

<comp id="371" class="1005" name="sext_ln110_cast_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln110_cast "/>
</bind>
</comp>

<comp id="379" class="1005" name="add_ln110_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110 "/>
</bind>
</comp>

<comp id="384" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="1"/>
<pin id="386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 "/>
</bind>
</comp>

<comp id="389" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="1"/>
<pin id="391" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 "/>
</bind>
</comp>

<comp id="394" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="1"/>
<pin id="396" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 "/>
</bind>
</comp>

<comp id="399" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="1"/>
<pin id="401" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 "/>
</bind>
</comp>

<comp id="404" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="1"/>
<pin id="406" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="112" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="119" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="126" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="133" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="140" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="94" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="100" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="177" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="106" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="237" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="147" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="153" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="159" pin="3"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="165" pin="3"/><net_sink comp="256" pin=4"/></net>

<net id="270"><net_src comp="171" pin="3"/><net_sink comp="256" pin=5"/></net>

<net id="271"><net_src comp="246" pin="4"/><net_sink comp="256" pin=6"/></net>

<net id="275"><net_src comp="256" pin="7"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="256" pin="7"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="276" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="68" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="281" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="315"><net_src comp="177" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="311" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="339"><net_src comp="240" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="323" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="82" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="355"><net_src comp="86" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="362"><net_src comp="90" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="369"><net_src comp="180" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="374"><net_src comp="184" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="382"><net_src comp="212" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="387"><net_src comp="112" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="392"><net_src comp="119" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="397"><net_src comp="126" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="402"><net_src comp="133" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="407"><net_src comp="140" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {2 }
	Port: conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {2 }
 - Input state : 
	Port: conv2_Pipeline_RELU4 : mul_ln113_1 | {1 }
	Port: conv2_Pipeline_RELU4 : sext_ln110 | {1 }
	Port: conv2_Pipeline_RELU4 : sext_ln113 | {1 }
	Port: conv2_Pipeline_RELU4 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		bw : 1
		icmp_ln110 : 2
		add_ln110 : 2
		br_ln110 : 3
		phi_urem821_load_1 : 1
		zext_ln113 : 2
		add_ln113 : 3
		zext_ln113_1 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10 : 6
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11 : 6
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12 : 6
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13 : 6
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14 : 6
	State 2
		add_ln110_1 : 1
		trunc_ln110_1 : 1
		tmp_56 : 2
		trunc_ln113 : 3
		add_ln113_1 : 3
		add_ln115 : 4
		tmp : 4
		select_ln115 : 5
		select_ln115_1_cast : 6
		switch_ln110 : 2
		store_ln115 : 7
		store_ln115 : 7
		store_ln115 : 7
		store_ln115 : 7
		store_ln115 : 7
		add_ln110_2 : 1
		icmp_ln110_1 : 2
		select_ln110 : 3
		store_ln110 : 2
		store_ln110 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln110_fu_212       |    0    |    15   |
|          |       add_ln113_fu_222       |    0    |    17   |
|    add   |      add_ln110_1_fu_240      |    0    |    24   |
|          |      add_ln113_1_fu_276      |    0    |    39   |
|          |       add_ln115_fu_281       |    0    |    38   |
|          |      add_ln110_2_fu_311      |    0    |    15   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln115_fu_294     |    0    |    31   |
|          |      select_ln110_fu_323     |    0    |    8    |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln110_fu_206      |    0    |    15   |
|          |      icmp_ln110_1_fu_317     |    0    |    15   |
|----------|------------------------------|---------|---------|
|    mux   |         tmp_56_fu_256        |    0    |    26   |
|----------|------------------------------|---------|---------|
|          |  sext_ln113_read_read_fu_94  |    0    |    0    |
|   read   |  sext_ln110_read_read_fu_100 |    0    |    0    |
|          | mul_ln113_1_read_read_fu_106 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln113_cast_fu_180    |    0    |    0    |
|          |    sext_ln110_cast_fu_184    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln113_fu_218      |    0    |    0    |
|   zext   |      zext_ln113_1_fu_228     |    0    |    0    |
|          |  select_ln115_1_cast_fu_302  |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|     trunc_ln110_1_fu_246     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln113_fu_272      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_286          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   243   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------+--------+
|                                                                      |   FF   |
+----------------------------------------------------------------------+--------+
|                           add_ln110_reg_379                          |    8   |
|                             bw_2_reg_359                             |    8   |
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_reg_384|   10   |
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_reg_389|   10   |
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_reg_394|   10   |
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_reg_399|   10   |
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_reg_404|   10   |
|                          phi_mul819_reg_352                          |   17   |
|                          phi_urem821_reg_345                         |    8   |
|                        sext_ln110_cast_reg_371                       |   32   |
|                        sext_ln113_cast_reg_366                       |   31   |
+----------------------------------------------------------------------+--------+
|                                 Total                                |   154  |
+----------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_153 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_159 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_165 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_171 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   243  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   154  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   154  |   288  |
+-----------+--------+--------+--------+
