{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496656901016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496656901019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 11:01:40 2017 " "Processing started: Mon Jun  5 11:01:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496656901019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496656901019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_libre -c caminocompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_libre -c caminocompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496656901020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1496656901990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_table2.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_table2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_table2 " "Found entity 1: sin_table2" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656902094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656902094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656902130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656902130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_table.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_table " "Found entity 1: sin_table" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904627 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7_LUT_4.v " "Can't analyze file -- file SEG7_LUT_4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1496656904650 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7_LUT.v " "Can't analyze file -- file SEG7_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1496656904667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904706 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1496656904725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminocompleto.v 1 1 " "Found 1 design units, including 1 entities, in source file caminocompleto.v" { { "Info" "ISGN_ENTITY_NAME" "1 caminocompleto " "Found entity 1: caminocompleto" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_tb " "Found entity 1: micro_tb" {  } { { "cc_tb.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/cc_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.v 7 7 " "Found 7 design units, including 7 entities, in source file componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904789 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904789 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904789 ""} { "Info" "ISGN_ENTITY_NAME" "4 registroCE " "Found entity 4: registroCE" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904789 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904789 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4 " "Found entity 6: mux4" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904789 ""} { "Info" "ISGN_ENTITY_NAME" "7 dec2 " "Found entity 7: dec2" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microc.v 1 1 " "Found 1 design units, including 1 entities, in source file microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Aud_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Aud_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aud_PLL " "Found entity 1: Aud_PLL" {  } { { "Aud_PLL.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656904883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656904883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "caminocompleto " "Elaborating entity \"caminocompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1496656905125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 caminocompleto.v(9) " "Verilog HDL assignment warning at caminocompleto.v(9): truncated value with size 8 to match size of target (7)" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905127 "|caminocompleto"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 caminocompleto.v(10) " "Verilog HDL assignment warning at caminocompleto.v(10): truncated value with size 8 to match size of target (7)" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905127 "|caminocompleto"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK caminocompleto.v(1) " "Bidirectional port \"AUD_DACLRCK\" at caminocompleto.v(1) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1 1496656905130 "|caminocompleto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"microc:micro1\"" {  } { { "caminocompleto.v" "micro1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905168 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_jr microc.v(11) " "Verilog HDL Always Construct warning at microc.v(11): variable \"c_jr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656905171 "|caminocompleto|microc:micro1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SalSum microc.v(12) " "Verilog HDL Always Construct warning at microc.v(12): variable \"SalSum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656905171 "|caminocompleto|microc:micro1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegJr microc.v(10) " "Verilog HDL Always Construct warning at microc.v(10): inferring latch(es) for variable \"RegJr\", which holds its previous value in one or more paths through the always construct" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1496656905171 "|caminocompleto|microc:micro1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SalR2 microc.v(32) " "Verilog HDL Always Construct warning at microc.v(32): variable \"SalR2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656905171 "|caminocompleto|microc:micro1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SalMem microc.v(38) " "Verilog HDL Always Construct warning at microc.v(38): variable \"SalMem\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656905171 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[0\] microc.v(11) " "Inferred latch for \"RegJr\[0\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905171 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[1\] microc.v(11) " "Inferred latch for \"RegJr\[1\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905171 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[2\] microc.v(11) " "Inferred latch for \"RegJr\[2\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905171 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[3\] microc.v(11) " "Inferred latch for \"RegJr\[3\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905171 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[4\] microc.v(11) " "Inferred latch for \"RegJr\[4\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905172 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[5\] microc.v(11) " "Inferred latch for \"RegJr\[5\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905172 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[6\] microc.v(11) " "Inferred latch for \"RegJr\[6\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905172 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[7\] microc.v(11) " "Inferred latch for \"RegJr\[7\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905172 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[8\] microc.v(11) " "Inferred latch for \"RegJr\[8\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905172 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[9\] microc.v(11) " "Inferred latch for \"RegJr\[9\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905172 "|caminocompleto|microc:micro1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:micro1\|registro:jr " "Elaborating entity \"registro\" for hierarchy \"microc:micro1\|registro:jr\"" {  } { { "microc.v" "jr" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:micro1\|mux2:mux10jr " "Elaborating entity \"mux2\" for hierarchy \"microc:micro1\|mux2:mux10jr\"" {  } { { "microc.v" "mux10jr" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum microc:micro1\|sum:pc1 " "Elaborating entity \"sum\" for hierarchy \"microc:micro1\|sum:pc1\"" {  } { { "microc.v" "pc1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog microc:micro1\|memprog:meminst " "Elaborating entity \"memprog\" for hierarchy \"microc:micro1\|memprog:meminst\"" {  } { { "microc.v" "meminst" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905181 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (38) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1496656905182 "|caminocompleto|microc:micro1|memprog:meminst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1496656905182 "|caminocompleto|microc:micro1|memprog:meminst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1496656905182 "|caminocompleto|microc:micro1|memprog:meminst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1496656905182 "|caminocompleto|microc:micro1|memprog:meminst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile microc:micro1\|regfile:banreg " "Elaborating entity \"regfile\" for hierarchy \"microc:micro1\|regfile:banreg\"" {  } { { "microc.v" "banreg" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(18) " "Verilog HDL assignment warning at componentes.v(18): truncated value with size 32 to match size of target (8)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905185 "|caminocompleto|microc:micro1|regfile:banreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(19) " "Verilog HDL assignment warning at componentes.v(19): truncated value with size 32 to match size of target (8)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905185 "|caminocompleto|microc:micro1|regfile:banreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:micro1\|mux2:mux8alu " "Elaborating entity \"mux2\" for hierarchy \"microc:micro1\|mux2:mux8alu\"" {  } { { "microc.v" "mux8alu" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu microc:micro1\|alu:alu8 " "Elaborating entity \"alu\" for hierarchy \"microc:micro1\|alu:alu8\"" {  } { { "microc.v" "alu8" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905188 "|caminocompleto|microc:micro1|alu:alu8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 microc:micro1\|mux4:mux8sent " "Elaborating entity \"mux4\" for hierarchy \"microc:micro1\|mux4:mux8sent\"" {  } { { "microc.v" "mux8sent" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroCE microc:micro1\|registroCE:sal1 " "Elaborating entity \"registroCE\" for hierarchy \"microc:micro1\|registroCE:sal1\"" {  } { { "microc.v" "sal1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905192 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d componentes.v(50) " "Verilog HDL Always Construct warning at componentes.v(50): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656905193 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q componentes.v(45) " "Verilog HDL Always Construct warning at componentes.v(45): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1496656905194 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] componentes.v(45) " "Inferred latch for \"q\[0\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905194 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] componentes.v(45) " "Inferred latch for \"q\[1\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905194 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] componentes.v(45) " "Inferred latch for \"q\[2\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905194 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] componentes.v(45) " "Inferred latch for \"q\[3\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905194 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] componentes.v(45) " "Inferred latch for \"q\[4\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905194 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] componentes.v(45) " "Inferred latch for \"q\[5\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905194 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] componentes.v(45) " "Inferred latch for \"q\[6\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905194 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] componentes.v(45) " "Inferred latch for \"q\[7\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905194 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2 microc:micro1\|dec2:dec8ssal " "Elaborating entity \"dec2\" for hierarchy \"microc:micro1\|dec2:dec8ssal\"" {  } { { "microc.v" "dec8ssal" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 componentes.v(75) " "Verilog HDL assignment warning at componentes.v(75): truncated value with size 32 to match size of target (1)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905198 "|caminocompleto|microc:micro1|dec2:dec8ssal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 componentes.v(76) " "Verilog HDL assignment warning at componentes.v(76): truncated value with size 32 to match size of target (1)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905199 "|caminocompleto|microc:micro1|dec2:dec8ssal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 componentes.v(77) " "Verilog HDL assignment warning at componentes.v(77): truncated value with size 32 to match size of target (1)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905199 "|caminocompleto|microc:micro1|dec2:dec8ssal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 componentes.v(78) " "Verilog HDL assignment warning at componentes.v(78): truncated value with size 32 to match size of target (1)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905199 "|caminocompleto|microc:micro1|dec2:dec8ssal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"uc:uc1\"" {  } { { "caminocompleto.v" "uc1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905200 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_inc uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): variable \"s_inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656905201 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rz uc.v(8) " "Verilog HDL Always Construct warning at uc.v(8): inferring latch(es) for variable \"rz\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1496656905201 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(13) " "Verilog HDL assignment warning at uc.v(13): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905201 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(14) " "Verilog HDL assignment warning at uc.v(14): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905201 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(15) " "Verilog HDL assignment warning at uc.v(15): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905201 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(17) " "Verilog HDL assignment warning at uc.v(17): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905201 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(18) " "Verilog HDL assignment warning at uc.v(18): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905201 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(19) " "Verilog HDL assignment warning at uc.v(19): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905202 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(20) " "Verilog HDL assignment warning at uc.v(20): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905202 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(21) " "Verilog HDL assignment warning at uc.v(21): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905202 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(22) " "Verilog HDL assignment warning at uc.v(22): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905202 "|caminocompleto|uc:uc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rz uc.v(9) " "Inferred latch for \"rz\" at uc.v(9)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656905202 "|caminocompleto|uc:uc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aud_PLL Aud_PLL:pll " "Elaborating entity \"Aud_PLL\" for hierarchy \"Aud_PLL:pll\"" {  } { { "caminocompleto.v" "pll" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Aud_PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Aud_PLL:pll\|altpll:altpll_component\"" {  } { { "Aud_PLL.v" "altpll_component" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Aud_PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"Aud_PLL:pll\|altpll:altpll_component\"" {  } { { "Aud_PLL.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1496656905323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Aud_PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"Aud_PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Aud_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Aud_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656905327 ""}  } { { "Aud_PLL.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1496656905327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:AV_Config " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:AV_Config\"" {  } { { "caminocompleto.v" "AV_Config" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(56) " "Verilog HDL assignment warning at I2C_AV_Config.v(56): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905333 "|caminocompleto|I2C_AV_Config:AV_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(105) " "Verilog HDL assignment warning at I2C_AV_Config.v(105): truncated value with size 32 to match size of target (4)" {  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905333 "|caminocompleto|I2C_AV_Config:AV_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:AV_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:AV_Config\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905335 "|caminocompleto|I2C_AV_Config:AV_Config|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905335 "|caminocompleto|I2C_AV_Config:AV_Config|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905335 "|caminocompleto|I2C_AV_Config:AV_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:AC " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:AC\"" {  } { { "caminocompleto.v" "AC" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(56) " "Verilog HDL assignment warning at audio_codec.v(56): truncated value with size 32 to match size of target (4)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905338 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 audio_codec.v(82) " "Verilog HDL assignment warning at audio_codec.v(82): truncated value with size 32 to match size of target (9)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905338 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio_codec.v(90) " "Verilog HDL assignment warning at audio_codec.v(90): truncated value with size 32 to match size of target (8)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905339 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 audio_codec.v(98) " "Verilog HDL assignment warning at audio_codec.v(98): truncated value with size 32 to match size of target (7)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905339 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_codec.v(105) " "Verilog HDL assignment warning at audio_codec.v(105): truncated value with size 32 to match size of target (16)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905339 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(112) " "Verilog HDL assignment warning at audio_codec.v(112): truncated value with size 32 to match size of target (4)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905339 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_codec.v(130) " "Verilog HDL assignment warning at audio_codec.v(130): truncated value with size 32 to match size of target (6)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905339 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 audio_codec.v(133) " "Verilog HDL assignment warning at audio_codec.v(133): truncated value with size 32 to match size of target (10)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905339 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_codec.v(152) " "Verilog HDL assignment warning at audio_codec.v(152): truncated value with size 32 to match size of target (6)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905339 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 audio_codec.v(155) " "Verilog HDL assignment warning at audio_codec.v(155): truncated value with size 32 to match size of target (10)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905339 "|caminocompleto|audio_codec:AC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_table audio_codec:AC\|sin_table:Stable " "Elaborating entity \"sin_table\" for hierarchy \"audio_codec:AC\|sin_table:Stable\"" {  } { { "audio_codec.v" "Stable" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(38) " "Verilog HDL assignment warning at sin_table.v(38): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(39) " "Verilog HDL assignment warning at sin_table.v(39): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(40) " "Verilog HDL assignment warning at sin_table.v(40): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(41) " "Verilog HDL assignment warning at sin_table.v(41): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(42) " "Verilog HDL assignment warning at sin_table.v(42): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(43) " "Verilog HDL assignment warning at sin_table.v(43): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(44) " "Verilog HDL assignment warning at sin_table.v(44): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(45) " "Verilog HDL assignment warning at sin_table.v(45): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(46) " "Verilog HDL assignment warning at sin_table.v(46): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(47) " "Verilog HDL assignment warning at sin_table.v(47): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(48) " "Verilog HDL assignment warning at sin_table.v(48): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905343 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(49) " "Verilog HDL assignment warning at sin_table.v(49): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(50) " "Verilog HDL assignment warning at sin_table.v(50): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(51) " "Verilog HDL assignment warning at sin_table.v(51): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(52) " "Verilog HDL assignment warning at sin_table.v(52): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(53) " "Verilog HDL assignment warning at sin_table.v(53): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(54) " "Verilog HDL assignment warning at sin_table.v(54): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(55) " "Verilog HDL assignment warning at sin_table.v(55): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(56) " "Verilog HDL assignment warning at sin_table.v(56): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(57) " "Verilog HDL assignment warning at sin_table.v(57): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(58) " "Verilog HDL assignment warning at sin_table.v(58): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(59) " "Verilog HDL assignment warning at sin_table.v(59): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(60) " "Verilog HDL assignment warning at sin_table.v(60): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(61) " "Verilog HDL assignment warning at sin_table.v(61): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(62) " "Verilog HDL assignment warning at sin_table.v(62): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(63) " "Verilog HDL assignment warning at sin_table.v(63): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(64) " "Verilog HDL assignment warning at sin_table.v(64): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(65) " "Verilog HDL assignment warning at sin_table.v(65): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905344 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(66) " "Verilog HDL assignment warning at sin_table.v(66): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905345 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(67) " "Verilog HDL assignment warning at sin_table.v(67): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905345 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(68) " "Verilog HDL assignment warning at sin_table.v(68): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905345 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_table2 audio_codec:AC\|sin_table2:S1table " "Elaborating entity \"sin_table2\" for hierarchy \"audio_codec:AC\|sin_table2:S1table\"" {  } { { "audio_codec.v" "S1table" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(31) " "Verilog HDL assignment warning at sin_table2.v(31): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905348 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(32) " "Verilog HDL assignment warning at sin_table2.v(32): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905348 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(33) " "Verilog HDL assignment warning at sin_table2.v(33): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905348 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(34) " "Verilog HDL assignment warning at sin_table2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905348 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(35) " "Verilog HDL assignment warning at sin_table2.v(35): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905348 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(36) " "Verilog HDL assignment warning at sin_table2.v(36): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905348 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(37) " "Verilog HDL assignment warning at sin_table2.v(37): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905348 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(38) " "Verilog HDL assignment warning at sin_table2.v(38): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(39) " "Verilog HDL assignment warning at sin_table2.v(39): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(40) " "Verilog HDL assignment warning at sin_table2.v(40): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(41) " "Verilog HDL assignment warning at sin_table2.v(41): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(42) " "Verilog HDL assignment warning at sin_table2.v(42): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(43) " "Verilog HDL assignment warning at sin_table2.v(43): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(44) " "Verilog HDL assignment warning at sin_table2.v(44): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(45) " "Verilog HDL assignment warning at sin_table2.v(45): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(46) " "Verilog HDL assignment warning at sin_table2.v(46): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(47) " "Verilog HDL assignment warning at sin_table2.v(47): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(48) " "Verilog HDL assignment warning at sin_table2.v(48): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(49) " "Verilog HDL assignment warning at sin_table2.v(49): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(50) " "Verilog HDL assignment warning at sin_table2.v(50): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(51) " "Verilog HDL assignment warning at sin_table2.v(51): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(52) " "Verilog HDL assignment warning at sin_table2.v(52): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(53) " "Verilog HDL assignment warning at sin_table2.v(53): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656905349 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:sw " "Elaborating entity \"switch\" for hierarchy \"switch:sw\"" {  } { { "caminocompleto.v" "sw" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656905351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hv14 " "Found entity 1: altsyncram_hv14" {  } { { "db/altsyncram_hv14.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/altsyncram_hv14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656909860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656909860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjq1 " "Found entity 1: altsyncram_pjq1" {  } { { "db/altsyncram_pjq1.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/altsyncram_pjq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656912764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656912764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656912889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656912889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656912988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656912988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idi " "Found entity 1: cntr_idi" {  } { { "db/cntr_idi.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_idi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656913089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656913089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656913150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656913150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656913222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656913222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656913302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656913302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656913363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656913363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656913433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656913433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656913493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656913493 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1496656913811 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "microc:micro1\|regfile:banreg\|regb " "RAM logic \"microc:micro1\|regfile:banreg\|regb\" is uninferred due to asynchronous read logic" {  } { { "componentes.v" "regb" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1496656914790 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1496656914790 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/Proyecto_libre.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/Proyecto_libre.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1496656914814 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "audio_codec:AC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"audio_codec:AC\|Div0\"" {  } { { "audio_codec.v" "Div0" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1496656915442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "audio_codec:AC\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"audio_codec:AC\|Div1\"" {  } { { "audio_codec.v" "Div1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1496656915442 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1496656915442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:AC\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"audio_codec:AC\|lpm_divide:Div0\"" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1496656915477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:AC\|lpm_divide:Div0 " "Instantiated megafunction \"audio_codec:AC\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656915478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656915478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656915478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656915478 ""}  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1496656915478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0gm " "Found entity 1: lpm_divide_0gm" {  } { { "db/lpm_divide_0gm.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/lpm_divide_0gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656915531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656915531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656915551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656915551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m5f " "Found entity 1: alt_u_div_m5f" {  } { { "db/alt_u_div_m5f.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/alt_u_div_m5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656915621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656915621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656915698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656915698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656915754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656915754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:AC\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"audio_codec:AC\|lpm_divide:Div1\"" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1496656915766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:AC\|lpm_divide:Div1 " "Instantiated megafunction \"audio_codec:AC\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656915767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656915767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656915767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656915767 ""}  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1496656915767 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1496656916925 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1496656917091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1496656917091 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1496656917091 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1496656917112 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1 1496656917112 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1496656917127 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1496656917127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[0\] " "Latch microc:micro1\|registroCE:sal1\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917147 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[1\] " "Latch microc:micro1\|registroCE:sal1\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917148 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[2\] " "Latch microc:micro1\|registroCE:sal1\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917148 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[3\] " "Latch microc:micro1\|registroCE:sal1\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917148 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[4\] " "Latch microc:micro1\|registroCE:sal1\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917149 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[5\] " "Latch microc:micro1\|registroCE:sal1\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917149 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[6\] " "Latch microc:micro1\|registroCE:sal1\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917149 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[7\] " "Latch microc:micro1\|registroCE:sal1\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917149 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[0\] " "Latch microc:micro1\|registroCE:sal2\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917150 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[1\] " "Latch microc:micro1\|registroCE:sal2\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917150 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[2\] " "Latch microc:micro1\|registroCE:sal2\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917150 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[3\] " "Latch microc:micro1\|registroCE:sal2\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917151 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[4\] " "Latch microc:micro1\|registroCE:sal2\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917151 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[5\] " "Latch microc:micro1\|registroCE:sal2\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917151 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[6\] " "Latch microc:micro1\|registroCE:sal2\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917151 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[7\] " "Latch microc:micro1\|registroCE:sal2\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917152 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[0\] " "Latch microc:micro1\|registroCE:sal3\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917152 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[1\] " "Latch microc:micro1\|registroCE:sal3\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917152 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[2\] " "Latch microc:micro1\|registroCE:sal3\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917153 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[3\] " "Latch microc:micro1\|registroCE:sal3\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917153 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[4\] " "Latch microc:micro1\|registroCE:sal3\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917153 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[5\] " "Latch microc:micro1\|registroCE:sal3\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917153 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[6\] " "Latch microc:micro1\|registroCE:sal3\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917154 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[7\] " "Latch microc:micro1\|registroCE:sal3\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917154 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[0\] " "Latch microc:micro1\|registroCE:sal4\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917154 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[1\] " "Latch microc:micro1\|registroCE:sal4\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917155 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[2\] " "Latch microc:micro1\|registroCE:sal4\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917155 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[3\] " "Latch microc:micro1\|registroCE:sal4\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917155 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[4\] " "Latch microc:micro1\|registroCE:sal4\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917156 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[5\] " "Latch microc:micro1\|registroCE:sal4\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917156 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[6\] " "Latch microc:micro1\|registroCE:sal4\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917156 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[7\] " "Latch microc:micro1\|registroCE:sal4\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917156 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:uc1\|rz " "Latch uc:uc1\|rz has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656917157 ""}  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656917157 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1496656917166 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1496656917167 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1496656928541 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1496656928541 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1496656928541 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1496656928541 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[0\] GND " "Pin \"sample_rate\[0\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|sample_rate[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[3\] GND " "Pin \"sample_rate\[3\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|sample_rate[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[9\] GND " "Pin \"sample_rate\[9\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|sample_rate[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[11\] GND " "Pin \"sample_rate\[11\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|sample_rate[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[12\] GND " "Pin \"sample_rate\[12\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|sample_rate[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[13\] GND " "Pin \"sample_rate\[13\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|sample_rate[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[14\] GND " "Pin \"sample_rate\[14\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|sample_rate[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[15\] GND " "Pin \"sample_rate\[15\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656928543 "|caminocompleto|sample_rate[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1496656928543 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_2~10 " "Logic cell \"audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_2~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1496656930515 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_3~12 " "Logic cell \"audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_3~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1496656930515 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_6~18 " "Logic cell \"audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_6~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1496656930515 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_8~22 " "Logic cell \"audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_8~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1496656930515 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1496656930515 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1496656930579 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1496656930579 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656930705 "|caminocompleto|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1496656930705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.map.smsg " "Generated suppressed messages file /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1496656931139 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 303 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 303 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1496656932034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1496656932232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1496656932232 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS2\[4\] " "No output dependent on input pin \"EntS2\[4\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS2\[5\] " "No output dependent on input pin \"EntS2\[5\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS2\[6\] " "No output dependent on input pin \"EntS2\[6\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS2\[7\] " "No output dependent on input pin \"EntS2\[7\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[0\] " "No output dependent on input pin \"EntS3\[0\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[0\] " "No output dependent on input pin \"EntS4\[0\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[1\] " "No output dependent on input pin \"EntS3\[1\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[1\] " "No output dependent on input pin \"EntS4\[1\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[2\] " "No output dependent on input pin \"EntS3\[2\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[2\] " "No output dependent on input pin \"EntS4\[2\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[3\] " "No output dependent on input pin \"EntS3\[3\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[3\] " "No output dependent on input pin \"EntS4\[3\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[4\] " "No output dependent on input pin \"EntS3\[4\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[4\] " "No output dependent on input pin \"EntS4\[4\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[5\] " "No output dependent on input pin \"EntS3\[5\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[5\] " "No output dependent on input pin \"EntS4\[5\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[6\] " "No output dependent on input pin \"EntS3\[6\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[6\] " "No output dependent on input pin \"EntS4\[6\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[7\] " "No output dependent on input pin \"EntS3\[7\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[7\] " "No output dependent on input pin \"EntS4\[7\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656932887 "|caminocompleto|EntS4[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1496656932887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4664 " "Implemented 4664 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1496656932889 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1496656932889 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1496656932889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4379 " "Implemented 4379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1496656932889 ""} { "Info" "ICUT_CUT_TM_RAMS" "151 " "Implemented 151 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1496656932889 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1496656932889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1496656932889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 227 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496656933016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 11:02:13 2017 " "Processing ended: Mon Jun  5 11:02:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496656933016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496656933016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496656933016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496656933016 ""}
