Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,448
design__inferred_latch__count,0
design__instance__count,1141
design__instance__area,9297.67
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,9
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005926801241002977
power__switching__total,0.00021411062334664166
power__leakage__total,1.1982165482038454E-8
power__total,0.000806802767328918
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2609564027618353
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2608699718969238
timing__hold__ws__corner:nom_tt_025C_1v80,0.32175280017683633
timing__setup__ws__corner:nom_tt_025C_1v80,10.631189562926277
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321753
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,14
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,9
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2653322914260027
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26525041247562087
timing__hold__ws__corner:nom_ss_100C_1v60,0.8892321575219999
timing__setup__ws__corner:nom_ss_100C_1v60,9.623306868206198
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.889232
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,9
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2582173437047411
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25812919199409273
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11120515933976811
timing__setup__ws__corner:nom_ff_n40C_1v95,11.065578100361721
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111205
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,14
design__max_fanout_violation__count,9
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2571698204958056
clock__skew__worst_setup,0.2571406493850086
timing__hold__ws,0.10897288935217263
timing__setup__ws,9.598055066841534
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108973
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1141
design__instance__area__stdcell,9297.67
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.563723
design__instance__utilization__stdcell,0.563723
design__instance__count__class:buffer,8
design__instance__count__class:inverter,6
design__instance__count__class:sequential_cell,162
design__instance__count__class:multi_input_combinational_cell,485
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1007
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16017.1
design__violations,0
design__instance__count__class:timing_repair_buffer,225
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,12
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,156
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,922
route__net__special,2
route__drc_errors__iter:1,329
route__wirelength__iter:1,19009
route__drc_errors__iter:2,167
route__wirelength__iter:2,18839
route__drc_errors__iter:3,181
route__wirelength__iter:3,18736
route__drc_errors__iter:4,0
route__wirelength__iter:4,18681
route__drc_errors,0
route__wirelength,18681
route__vias,6251
route__vias__singlecut,6251
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,251.52
timing__unannotated_net__count__corner:nom_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,9
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2596095911725721
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25958105844003226
timing__hold__ws__corner:min_tt_025C_1v80,0.3182268427732084
timing__setup__ws__corner:min_tt_025C_1v80,10.643223492675137
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318227
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,4
design__max_fanout_violation__count__corner:min_ss_100C_1v60,9
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2634083303810652
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2633814074719566
timing__hold__ws__corner:min_ss_100C_1v60,0.8812320012025936
timing__setup__ws__corner:min_ss_100C_1v60,9.644688876086784
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.881232
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,9
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2571698204958056
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2571406493850086
timing__hold__ws__corner:min_ff_n40C_1v95,0.10897288935217263
timing__setup__ws__corner:min_ff_n40C_1v95,11.07413037060689
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108973
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,9
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2627546865568308
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26232530778991336
timing__hold__ws__corner:max_tt_025C_1v80,0.32707198986055486
timing__setup__ws__corner:max_tt_025C_1v80,10.617389046250672
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327072
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,14
design__max_fanout_violation__count__corner:max_ss_100C_1v60,9
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26774536123827175
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26742395166355265
timing__hold__ws__corner:max_ss_100C_1v60,0.8964124141145322
timing__setup__ws__corner:max_ss_100C_1v60,9.598055066841534
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.896412
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,9
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2614900592292898
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25924499392097367
timing__hold__ws__corner:max_ff_n40C_1v95,0.11337192616705814
timing__setup__ws__corner:max_ff_n40C_1v95,11.055064732110393
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113372
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,38
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000676327
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000088013
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000140764
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000088013
design_powergrid__voltage__worst,0.000088013
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.000088013
design_powergrid__drop__worst__net:VPWR,0.0000676327
design_powergrid__voltage__worst__net:VGND,0.000088013
design_powergrid__drop__worst__net:VGND,0.000088013
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001410000000000000052661867921965921368609997443854808807373046875
ir__drop__worst,0.000067600000000000003293719463837163630159921012818813323974609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
