# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../ACC/ACC.srcs/sources_1/new/ACC.v" \
"../../../../../ALU8/ALU8.srcs/sources_1/new/ALU8.v" \
"../../../../CPU.srcs/sources_1/new/CPU.v" \
"../../../../../IR/IR.srcs/sources_1/new/IR.v" \
"../../../../CPU.srcs/sim_1/new/CPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
