

================================================================
== Vivado HLS Report for 'init_exp_table'
================================================================
* Date:           Mon Mar  1 22:03:29 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.367|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  35841|  35841|  35841|  35841|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  35840|  35840|        35|          -|          -|  1024|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     40|    999|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      7|   1061|   1648|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    174|
|Register         |        -|      -|    843|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      7|   1944|   2821|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     10|      6|     19|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+------+
    |                    Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+------+
    |myproject_ashr_54ns_32ns_54_2_1_U76            |myproject_ashr_54ns_32ns_54_2_1            |        0|      0|  214|   216|
    |myproject_fexp_32ns_32ns_32_18_full_dsp_1_U73  |myproject_fexp_32ns_32ns_32_18_full_dsp_1  |        0|      7|  467|  1042|
    |myproject_fpext_32ns_64_3_1_U72                |myproject_fpext_32ns_64_3_1                |        0|      0|  100|   138|
    |myproject_lshr_32ns_32ns_32_2_1_U74            |myproject_lshr_32ns_32ns_32_2_1            |        0|      0|  140|   126|
    |myproject_shl_64ns_32ns_64_2_1_U75             |myproject_shl_64ns_32ns_64_2_1             |        0|      0|  140|   126|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+------+
    |Total                                          |                                           |        0|      7| 1061|  1648|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |i_fu_151_p2                     |     +    |      0|   0|  13|          11|           1|
    |lsb_index_fu_237_p2             |     +    |      0|   0|  39|          32|           6|
    |m_2_fu_380_p2                   |     +    |      0|   0|  71|          64|          64|
    |p_Repl2_3_trunc_i_fu_419_p2     |     +    |      0|   0|  18|           8|           8|
    |tmp_11_i_fu_278_p2              |     +    |      0|   0|  39|          32|           6|
    |tmp_40_fu_532_p2                |     +    |      0|   0|  12|          12|           5|
    |tmp_8_i_fu_311_p2               |     +    |      0|   0|  19|          14|           6|
    |F2_fu_520_p2                    |     -    |      0|   0|  12|          11|          12|
    |man_V_1_fu_502_p2               |     -    |      0|   0|  61|           1|          54|
    |tmp_14_i_fu_283_p2              |     -    |      0|   0|  39|           5|          32|
    |tmp_19_i_fu_414_p2              |     -    |      0|   0|  18|           4|           8|
    |tmp_2_i_fu_224_p2               |     -    |      0|   0|  39|           4|          32|
    |tmp_41_fu_538_p2                |     -    |      0|   0|  12|           4|          12|
    |tmp_56_fu_252_p2                |     -    |      0|   0|  13|           3|           4|
    |tmp_V_fu_169_p2                 |     -    |      0|   0|  19|           1|          14|
    |a_fu_293_p2                     |    and   |      0|   0|   2|           1|           1|
    |p_Result_14_fu_267_p2           |    and   |      0|   0|  14|          14|          14|
    |sel_tmp2_fu_671_p2              |    and   |      0|   0|   2|           1|           1|
    |sel_tmp4_fu_647_p2              |    and   |      0|   0|   2|           1|           1|
    |sel_tmp7_fu_613_p2              |    and   |      0|   0|   2|           1|           1|
    |sel_tmp9_fu_624_p2              |    and   |      0|   0|   2|           1|           1|
    |sel_tmp_fu_630_p2               |    and   |      0|   0|   2|           1|           1|
    |tmp_i_46_fu_323_p2              |    and   |      0|   0|   2|           1|           1|
    |l_fu_212_p3                     |   cttz   |      0|  40|  36|          32|           0|
    |icmp_fu_288_p2                  |   icmp   |      0|   0|  18|          31|           1|
    |tmp_10_i_fu_349_p2              |   icmp   |      0|   0|  18|          32|           1|
    |tmp_38_fu_515_p2                |   icmp   |      0|   0|  29|          63|           1|
    |tmp_39_fu_526_p2                |   icmp   |      0|   0|  13|          12|           4|
    |tmp_42_fu_552_p2                |   icmp   |      0|   0|  13|          12|           4|
    |tmp_43_fu_565_p2                |   icmp   |      0|   0|  13|          12|           6|
    |tmp_45_fu_570_p2                |   icmp   |      0|   0|  13|          12|           5|
    |tmp_5_i_fu_272_p2               |   icmp   |      0|   0|  13|          14|           1|
    |tmp_fu_145_p2                   |   icmp   |      0|   0|  13|          11|          12|
    |tmp_i_fu_175_p2                 |   icmp   |      0|   0|  13|          14|           1|
    |tmp_58_fu_261_p2                |   lshr   |      0|   0|  31|           2|          14|
    |or_cond1_fu_676_p2              |    or    |      0|   0|   2|           1|           1|
    |or_cond2_fu_681_p2              |    or    |      0|   0|   2|           1|           1|
    |or_cond_fu_653_p2               |    or    |      0|   0|   2|           1|           1|
    |sel_tmp21_demorgan_fu_636_p2    |    or    |      0|   0|   2|           1|           1|
    |sel_tmp6_demorgan_fu_603_p2     |    or    |      0|   0|   2|           1|           1|
    |tmp_9_i_fu_329_p2               |    or    |      0|   0|   2|           1|           1|
    |m_1_fu_371_p3                   |  select  |      0|   0|  64|           1|          64|
    |man_V_2_fu_508_p3               |  select  |      0|   0|  54|           1|          54|
    |newSel1_fu_659_p3               |  select  |      0|   0|  18|           1|          18|
    |newSel2_fu_704_p3               |  select  |      0|   0|  18|           1|          18|
    |newSel_fu_697_p3                |  select  |      0|   0|  18|           1|          18|
    |sh_amt_fu_544_p3                |  select  |      0|   0|  12|           1|          12|
    |table_out_V_d0                  |  select  |      0|   0|  18|           1|          18|
    |tmp_23_cast_i_cast_c_fu_404_p3  |  select  |      0|   0|   7|           1|           7|
    |tmp_48_fu_595_p3                |  select  |      0|   0|   2|           1|           2|
    |tmp_V_4_fu_188_p3               |  select  |      0|   0|  14|           1|          14|
    |x_fu_451_p3                     |  select  |      0|   0|  32|           1|           1|
    |tmp_49_fu_692_p2                |    shl   |      0|   0|  45|          18|          18|
    |rev_fu_305_p2                   |    xor   |      0|   0|   2|           1|           2|
    |sel_tmp1_fu_666_p2              |    xor   |      0|   0|   2|           1|           2|
    |sel_tmp3_fu_641_p2              |    xor   |      0|   0|   2|           1|           2|
    |sel_tmp6_fu_607_p2              |    xor   |      0|   0|   2|           1|           2|
    |sel_tmp8_fu_618_p2              |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0|  40| 999|         514|         595|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  165|         37|    1|         37|
    |i_assign_reg_125  |    9|          2|   11|         22|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  174|         39|   12|         59|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  36|   0|   36|          0|
    |exp_tmp_V_reg_883             |  11|   0|   11|          0|
    |i_assign_reg_125              |  11|   0|   11|          0|
    |i_reg_725                     |  11|   0|   11|          0|
    |l_reg_759                     |  32|   0|   32|          0|
    |lsb_index_reg_786             |  32|   0|   32|          0|
    |m_5_reg_847                   |  63|   0|   63|          0|
    |man_V_2_reg_893               |  54|   0|   54|          0|
    |newSel1_reg_951               |  18|   0|   18|          0|
    |newSel2_reg_966               |  18|   0|   18|          0|
    |or_cond2_reg_961              |   1|   0|    1|          0|
    |or_cond_reg_945               |   1|   0|    1|          0|
    |p_Result_18_reg_746           |   1|   0|    1|          0|
    |p_Result_21_reg_878           |   1|   0|    1|          0|
    |sel_tmp4_reg_940              |   1|   0|    1|          0|
    |sel_tmp9_reg_935              |   1|   0|    1|          0|
    |sh_amt_reg_910                |  12|   0|   12|          0|
    |tmp_10_i_reg_827              |   1|   0|    1|          0|
    |tmp_11_i_reg_802              |  32|   0|   32|          0|
    |tmp_13_i_reg_837              |  32|   0|   32|          0|
    |tmp_14_i_reg_807              |  32|   0|   32|          0|
    |tmp_16_i_reg_842              |  64|   0|   64|          0|
    |tmp_23_cast_i_cast_c_reg_857  |   1|   0|    8|          7|
    |tmp_2_i_reg_769               |  32|   0|   32|          0|
    |tmp_38_reg_898                |   1|   0|    1|          0|
    |tmp_39_reg_904                |   1|   0|    1|          0|
    |tmp_42_reg_918                |   1|   0|    1|          0|
    |tmp_47_reg_956                |  54|   0|   54|          0|
    |tmp_53_reg_776                |  14|   0|   14|          0|
    |tmp_54_reg_792                |  31|   0|   31|          0|
    |tmp_55_reg_781                |   4|   0|    4|          0|
    |tmp_5_i_reg_797               |   1|   0|    1|          0|
    |tmp_61_reg_852                |   1|   0|    1|          0|
    |tmp_62_reg_764                |   8|   0|    8|          0|
    |tmp_64_reg_873                |  63|   0|   63|          0|
    |tmp_66_reg_888                |  52|   0|   52|          0|
    |tmp_67_reg_924                |  18|   0|   18|          0|
    |tmp_6_i_reg_812               |   1|   0|   32|         31|
    |tmp_V_3_reg_730               |  10|   0|   14|          4|
    |tmp_V_4_reg_751               |  10|   0|   14|          4|
    |tmp_V_reg_736                 |  10|   0|   14|          4|
    |tmp_i_reg_741                 |   1|   0|    1|          0|
    |v_assign_reg_867              |  32|   0|   32|          0|
    |x_reg_862                     |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 843|   0|  893|         50|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | init_exp_table | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | init_exp_table | return value |
|ap_start              |  in |    1| ap_ctrl_hs | init_exp_table | return value |
|ap_done               | out |    1| ap_ctrl_hs | init_exp_table | return value |
|ap_idle               | out |    1| ap_ctrl_hs | init_exp_table | return value |
|ap_ready              | out |    1| ap_ctrl_hs | init_exp_table | return value |
|table_out_V_address0  | out |   10|  ap_memory |   table_out_V  |     array    |
|table_out_V_ce0       | out |    1|  ap_memory |   table_out_V  |     array    |
|table_out_V_we0       | out |    1|  ap_memory |   table_out_V  |     array    |
|table_out_V_d0        | out |   18|  ap_memory |   table_out_V  |     array    |
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_assign = phi i11 [ 0, %0 ], [ %i, %_ifconv ]"   --->   Operation 38 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.88ns)   --->   "%tmp = icmp eq i11 %i_assign, -1024" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 39 'icmp' 'tmp' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.63ns)   --->   "%i = add i11 %i_assign, 1" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 41 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %_ifconv" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i11 %i_assign to i10" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 43 'trunc' 'tmp_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_44, i4 0) nounwind" [firmware/nnet_utils/nnet_activation.h:186->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 44 'bitconcatenate' 'tmp_V_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_3" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 45 'sub' 'tmp_V' <Predicate = (!tmp)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:207]   --->   Operation 46 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 47 [1/1] (2.20ns)   --->   "%tmp_i = icmp eq i14 %tmp_V_3, 0" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 47 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i_assign, i32 9)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 48 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%tmp_V_4 = select i1 %p_Result_18, i14 %tmp_V, i14 %tmp_V_3" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 49 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_4, i32 13, i32 0) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 50 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_19 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 51 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_19, i1 true) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 52 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i32 %l to i8" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 53 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 54 [1/1] (2.55ns)   --->   "%tmp_2_i = sub nsw i32 14, %l" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 54 'sub' 'tmp_2_i' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i32 %tmp_2_i to i14" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 55 'trunc' 'tmp_53' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i32 %tmp_2_i to i4" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 56 'trunc' 'tmp_55' <Predicate = (!tmp_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 57 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 %tmp_2_i, -24" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 57 'add' 'lsb_index' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_54 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 58 'partselect' 'tmp_54' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.73ns)   --->   "%tmp_56 = sub i4 7, %tmp_55" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 59 'sub' 'tmp_56' <Predicate = (!tmp_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_i)   --->   "%tmp_57 = zext i4 %tmp_56 to i14" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 60 'zext' 'tmp_57' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_i)   --->   "%tmp_58 = lshr i14 -1, %tmp_57" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 61 'lshr' 'tmp_58' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_i)   --->   "%p_Result_14 = and i14 %tmp_V_4, %tmp_58" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 62 'and' 'p_Result_14' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (2.39ns) (out node of the LUT)   --->   "%tmp_5_i = icmp ne i14 %p_Result_14, 0" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 63 'icmp' 'tmp_5_i' <Predicate = (!tmp_i)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (2.55ns)   --->   "%tmp_11_i = add nsw i32 %tmp_2_i, -25" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 64 'add' 'tmp_11_i' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.55ns)   --->   "%tmp_14_i = sub i32 25, %tmp_2_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 65 'sub' 'tmp_14_i' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.60>
ST_6 : Operation 66 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_54, 0" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 66 'icmp' 'icmp' <Predicate = (!tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%a = and i1 %icmp, %tmp_5_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 67 'and' 'a' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 68 'bitselect' 'tmp_60' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%rev = xor i1 %tmp_60, true" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 69 'xor' 'rev' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.81ns)   --->   "%tmp_8_i = add i14 %tmp_53, -24" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 70 'add' 'tmp_8_i' <Predicate = (!tmp_i)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_4, i14 %tmp_8_i) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 71 'bitselect' 'p_Result_3' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%tmp_i_46 = and i1 %p_Result_3, %rev" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 72 'and' 'tmp_i_46' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%tmp_9_i = or i1 %tmp_i_46, %a" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 73 'or' 'tmp_9_i' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_6_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_9_i) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 74 'bitconcatenate' 'tmp_6_i' <Predicate = (!tmp_i)> <Delay = 0.97>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 75 'zext' 'm' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%m_cast_i = zext i14 %tmp_V_4 to i32" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 76 'zext' 'm_cast_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_10_i = icmp sgt i32 %lsb_index, 0" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 77 'icmp' 'tmp_10_i' <Predicate = (!tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [2/2] (3.60ns)   --->   "%tmp_13_i = lshr i32 %m_cast_i, %tmp_11_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 78 'lshr' 'tmp_13_i' <Predicate = (!tmp_i)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_15_i = zext i32 %tmp_14_i to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 79 'zext' 'tmp_15_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (3.60ns)   --->   "%tmp_16_i = shl i64 %m, %tmp_15_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 80 'shl' 'tmp_16_i' <Predicate = (!tmp_i)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 81 [1/2] (3.60ns)   --->   "%tmp_13_i = lshr i32 %m_cast_i, %tmp_11_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 81 'lshr' 'tmp_13_i' <Predicate = (!tmp_i)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/2] (3.60ns)   --->   "%tmp_16_i = shl i64 %m, %tmp_15_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 82 'shl' 'tmp_16_i' <Predicate = (!tmp_i)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_13_cast_i = zext i32 %tmp_13_i to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 83 'zext' 'tmp_13_cast_i' <Predicate = (tmp_10_i & !tmp_i)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %tmp_10_i, i64 %tmp_13_cast_i, i64 %tmp_16_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 84 'select' 'm_1' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_17_i = zext i32 %tmp_6_i to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 85 'zext' 'tmp_17_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_2 = add i64 %m_1, %tmp_17_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 86 'add' 'm_2' <Predicate = (!tmp_i)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 87 'partselect' 'm_5' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 88 'bitselect' 'tmp_61' <Predicate = (!tmp_i)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 89 [1/1] (1.24ns)   --->   "%tmp_23_cast_i_cast_c = select i1 %tmp_61, i8 127, i8 126" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 89 'select' 'tmp_23_cast_i_cast_c' <Predicate = (!tmp_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.36>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 90 'zext' 'm_6' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_19_i = sub i8 12, %tmp_62" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 91 'sub' 'tmp_19_i' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 92 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_3_trunc_i = add i8 %tmp_23_cast_i_cast_c, %tmp_19_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 92 'add' 'p_Repl2_3_trunc_i' <Predicate = (!tmp_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_21_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_18, i8 %p_Repl2_3_trunc_i) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 93 'bitconcatenate' 'tmp_21_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_20 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_21_i, i32 23, i32 31) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 94 'partset' 'p_Result_20' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i64 %p_Result_20 to i32" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 95 'trunc' 'tmp_63' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_20_i = bitcast i32 %tmp_63 to float" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 96 'bitcast' 'tmp_20_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.69ns)   --->   "%x = select i1 %tmp_i, float 0.000000e+00, float %tmp_20_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 97 'select' 'x' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.35>
ST_11 : Operation 98 [18/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 98 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.35>
ST_12 : Operation 99 [17/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 99 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.35>
ST_13 : Operation 100 [16/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 100 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.35>
ST_14 : Operation 101 [15/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 101 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.35>
ST_15 : Operation 102 [14/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 102 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.35>
ST_16 : Operation 103 [13/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 103 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.35>
ST_17 : Operation 104 [12/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 104 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.35>
ST_18 : Operation 105 [11/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 105 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.35>
ST_19 : Operation 106 [10/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 106 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.35>
ST_20 : Operation 107 [9/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 107 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.35>
ST_21 : Operation 108 [8/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 108 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.35>
ST_22 : Operation 109 [7/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 109 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.35>
ST_23 : Operation 110 [6/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 110 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.35>
ST_24 : Operation 111 [5/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 111 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.35>
ST_25 : Operation 112 [4/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 112 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.35>
ST_26 : Operation 113 [3/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 113 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.35>
ST_27 : Operation 114 [2/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 114 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.35>
ST_28 : Operation 115 [1/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 115 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.69>
ST_29 : Operation 116 [3/3] (3.69ns)   --->   "%d_assign = fpext float %v_assign to double" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 116 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.69>
ST_30 : Operation 117 [2/3] (3.69ns)   --->   "%d_assign = fpext float %v_assign to double" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 117 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.69>
ST_31 : Operation 118 [1/3] (3.69ns)   --->   "%d_assign = fpext float %v_assign to double" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 118 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 119 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 119 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %ireg_V to i63" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 120 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 121 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 122 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 122 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i64 %ireg_V to i52" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 123 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 4.23>
ST_32 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = zext i11 %exp_tmp_V to i12" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 124 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_27 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_66)" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 125 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_22 = zext i53 %tmp_27 to i54" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 126 'zext' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 127 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_22" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 127 'sub' 'man_V_1' <Predicate = (p_Result_21)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 128 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_21, i54 %man_V_1, i54 %p_Result_22" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 128 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 129 [1/1] (2.78ns)   --->   "%tmp_38 = icmp eq i63 %tmp_64, 0" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 129 'icmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 130 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_s" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 130 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 131 [1/1] (1.99ns)   --->   "%tmp_39 = icmp sgt i12 %F2, 10" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 131 'icmp' 'tmp_39' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 132 [1/1] (1.54ns)   --->   "%tmp_40 = add i12 %F2, -10" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 132 'add' 'tmp_40' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 133 [1/1] (1.54ns)   --->   "%tmp_41 = sub i12 10, %F2" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 133 'sub' 'tmp_41' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 134 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_39, i12 %tmp_40, i12 %tmp_41" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 134 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 135 [1/1] (1.99ns)   --->   "%tmp_42 = icmp eq i12 %F2, 10" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 135 'icmp' 'tmp_42' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i54 %man_V_2 to i18" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 136 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 3.96>
ST_33 : Operation 137 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 137 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 138 [1/1] (1.99ns)   --->   "%tmp_43 = icmp ult i12 %sh_amt, 54" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 138 'icmp' 'tmp_43' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 139 [1/1] (1.99ns)   --->   "%tmp_45 = icmp ult i12 %sh_amt, 18" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 139 'icmp' 'tmp_45' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_46 = zext i32 %sh_amt_cast to i54" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 140 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 141 [2/2] (3.88ns)   --->   "%tmp_47 = ashr i54 %man_V_2, %tmp_46" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 141 'ashr' 'tmp_47' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%ireg_V_to_int = bitcast float %v_assign to i32" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 142 'bitcast' 'ireg_V_to_int' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_to_int, i32 31)" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 143 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_48 = select i1 %tmp_69, i18 -1, i18 0" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 144 'select' 'tmp_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 145 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_38, %tmp_42" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 145 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 146 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_39, %sel_tmp6" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 147 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_43, true" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 148 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 149 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_43" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 150 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_39" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 151 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %sel_tmp21_demorgan, true" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 152 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %tmp_45, %sel_tmp3" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 153 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 154 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 155 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp9, i18 %tmp_48, i18 %tmp_67" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 155 'select' 'newSel1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.88>
ST_34 : Operation 156 [1/2] (3.88ns)   --->   "%tmp_47 = ashr i54 %man_V_2, %tmp_46" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 156 'ashr' 'tmp_47' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_38, true" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 157 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_42, %sel_tmp1" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 158 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp2" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 159 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 160 'or' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.04>
ST_35 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%sh_amt_cast2 = sext i12 %sh_amt to i18" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 161 'sext' 'sh_amt_cast2' <Predicate = (sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_35 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_68 = trunc i54 %tmp_47 to i18" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 162 'trunc' 'tmp_68' <Predicate = (!sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_35 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_49 = shl i18 %tmp_67, %sh_amt_cast2" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 163 'shl' 'tmp_49' <Predicate = (sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel = select i1 %sel_tmp4, i18 %tmp_49, i18 %tmp_68" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 164 'select' 'newSel' <Predicate = (or_cond & or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 165 [1/1] (4.04ns) (out node of the LUT)   --->   "%newSel2 = select i1 %or_cond, i18 %newSel, i18 %newSel1" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 165 'select' 'newSel2' <Predicate = (or_cond2)> <Delay = 4.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.01>
ST_36 : Operation 166 [1/1] (0.75ns) (out node of the LUT)   --->   "%exp_x_V = select i1 %or_cond2, i18 %newSel2, i18 0" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 166 'select' 'exp_x_V' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_50 = zext i11 %i_assign to i64" [firmware/nnet_utils/nnet_activation.h:205]   --->   Operation 167 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 168 [1/1] (0.00ns)   --->   "%table_out_V_addr = getelementptr [1024 x i18]* %table_out_V, i64 0, i64 %tmp_50" [firmware/nnet_utils/nnet_activation.h:205]   --->   Operation 168 'getelementptr' 'table_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 169 [1/1] (3.25ns)   --->   "store i18 %exp_x_V, i18* %table_out_V_addr, align 4" [firmware/nnet_utils/nnet_activation.h:205]   --->   Operation 169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_36 : Operation 170 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ table_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_37          (br               ) [ 0111111111111111111111111111111111111]
i_assign             (phi              ) [ 0011111111111111111111111111111111111]
tmp                  (icmp             ) [ 0011111111111111111111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000000000000000000]
i                    (add              ) [ 0111111111111111111111111111111111111]
StgValue_42          (br               ) [ 0000000000000000000000000000000000000]
tmp_44               (trunc            ) [ 0000000000000000000000000000000000000]
tmp_V_3              (bitconcatenate   ) [ 0001000000000000000000000000000000000]
tmp_V                (sub              ) [ 0001000000000000000000000000000000000]
StgValue_46          (ret              ) [ 0000000000000000000000000000000000000]
tmp_i                (icmp             ) [ 0000111111100000000000000000000000000]
p_Result_18          (bitselect        ) [ 0000111111100000000000000000000000000]
tmp_V_4              (select           ) [ 0000111000000000000000000000000000000]
p_Result_s           (partselect       ) [ 0000000000000000000000000000000000000]
p_Result_19          (bitconcatenate   ) [ 0000000000000000000000000000000000000]
l                    (cttz             ) [ 0000100000000000000000000000000000000]
tmp_62               (trunc            ) [ 0000111111100000000000000000000000000]
tmp_2_i              (sub              ) [ 0000010000000000000000000000000000000]
tmp_53               (trunc            ) [ 0000011000000000000000000000000000000]
tmp_55               (trunc            ) [ 0000010000000000000000000000000000000]
lsb_index            (add              ) [ 0000001000000000000000000000000000000]
tmp_54               (partselect       ) [ 0000001000000000000000000000000000000]
tmp_56               (sub              ) [ 0000000000000000000000000000000000000]
tmp_57               (zext             ) [ 0000000000000000000000000000000000000]
tmp_58               (lshr             ) [ 0000000000000000000000000000000000000]
p_Result_14          (and              ) [ 0000000000000000000000000000000000000]
tmp_5_i              (icmp             ) [ 0000001000000000000000000000000000000]
tmp_11_i             (add              ) [ 0000001100000000000000000000000000000]
tmp_14_i             (sub              ) [ 0000001000000000000000000000000000000]
icmp                 (icmp             ) [ 0000000000000000000000000000000000000]
a                    (and              ) [ 0000000000000000000000000000000000000]
tmp_60               (bitselect        ) [ 0000000000000000000000000000000000000]
rev                  (xor              ) [ 0000000000000000000000000000000000000]
tmp_8_i              (add              ) [ 0000000000000000000000000000000000000]
p_Result_3           (bitselect        ) [ 0000000000000000000000000000000000000]
tmp_i_46             (and              ) [ 0000000000000000000000000000000000000]
tmp_9_i              (or               ) [ 0000000000000000000000000000000000000]
tmp_6_i              (bitconcatenate   ) [ 0000000110000000000000000000000000000]
m                    (zext             ) [ 0000000100000000000000000000000000000]
m_cast_i             (zext             ) [ 0000000100000000000000000000000000000]
tmp_10_i             (icmp             ) [ 0000000110000000000000000000000000000]
tmp_15_i             (zext             ) [ 0000000100000000000000000000000000000]
tmp_13_i             (lshr             ) [ 0000000010000000000000000000000000000]
tmp_16_i             (shl              ) [ 0000000010000000000000000000000000000]
tmp_13_cast_i        (zext             ) [ 0000000000000000000000000000000000000]
m_1                  (select           ) [ 0000000000000000000000000000000000000]
tmp_17_i             (zext             ) [ 0000000000000000000000000000000000000]
m_2                  (add              ) [ 0000000000000000000000000000000000000]
m_5                  (partselect       ) [ 0000000001100000000000000000000000000]
tmp_61               (bitselect        ) [ 0000000001000000000000000000000000000]
tmp_23_cast_i_cast_c (select           ) [ 0000000000100000000000000000000000000]
m_6                  (zext             ) [ 0000000000000000000000000000000000000]
tmp_19_i             (sub              ) [ 0000000000000000000000000000000000000]
p_Repl2_3_trunc_i    (add              ) [ 0000000000000000000000000000000000000]
tmp_21_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000]
p_Result_20          (partset          ) [ 0000000000000000000000000000000000000]
tmp_63               (trunc            ) [ 0000000000000000000000000000000000000]
tmp_20_i             (bitcast          ) [ 0000000000000000000000000000000000000]
x                    (select           ) [ 0000000000011111111111111111100000000]
v_assign             (fexp             ) [ 0000000000000000000000000000011111000]
d_assign             (fpext            ) [ 0000000000000000000000000000000000000]
ireg_V               (bitcast          ) [ 0000000000000000000000000000000000000]
tmp_64               (trunc            ) [ 0000000000000000000000000000000010000]
p_Result_21          (bitselect        ) [ 0000000000000000000000000000000010000]
exp_tmp_V            (partselect       ) [ 0000000000000000000000000000000010000]
tmp_66               (trunc            ) [ 0000000000000000000000000000000010000]
tmp_s                (zext             ) [ 0000000000000000000000000000000000000]
tmp_27               (bitconcatenate   ) [ 0000000000000000000000000000000000000]
p_Result_22          (zext             ) [ 0000000000000000000000000000000000000]
man_V_1              (sub              ) [ 0000000000000000000000000000000000000]
man_V_2              (select           ) [ 0000000000000000000000000000000001100]
tmp_38               (icmp             ) [ 0000000000000000000000000000000001100]
F2                   (sub              ) [ 0000000000000000000000000000000000000]
tmp_39               (icmp             ) [ 0000000000000000000000000000000001000]
tmp_40               (add              ) [ 0000000000000000000000000000000000000]
tmp_41               (sub              ) [ 0000000000000000000000000000000000000]
sh_amt               (select           ) [ 0000000000000000000000000000000001110]
tmp_42               (icmp             ) [ 0000000000000000000000000000000001100]
tmp_67               (trunc            ) [ 0000000000000000000000000000000001110]
sh_amt_cast          (sext             ) [ 0000000000000000000000000000000000000]
tmp_43               (icmp             ) [ 0000000000000000000000000000000000000]
tmp_45               (icmp             ) [ 0000000000000000000000000000000000000]
tmp_46               (zext             ) [ 0000000000000000000000000000000000100]
ireg_V_to_int        (bitcast          ) [ 0000000000000000000000000000000000000]
tmp_69               (bitselect        ) [ 0000000000000000000000000000000000000]
tmp_48               (select           ) [ 0000000000000000000000000000000000000]
sel_tmp6_demorgan    (or               ) [ 0000000000000000000000000000000000000]
sel_tmp6             (xor              ) [ 0000000000000000000000000000000000000]
sel_tmp7             (and              ) [ 0000000000000000000000000000000000000]
sel_tmp8             (xor              ) [ 0000000000000000000000000000000000000]
sel_tmp9             (and              ) [ 0000000000000000000000000000000000100]
sel_tmp              (and              ) [ 0000000000000000000000000000000000000]
sel_tmp21_demorgan   (or               ) [ 0000000000000000000000000000000000000]
sel_tmp3             (xor              ) [ 0000000000000000000000000000000000000]
sel_tmp4             (and              ) [ 0000000000000000000000000000000000110]
or_cond              (or               ) [ 0000000000000000000000000000000000110]
newSel1              (select           ) [ 0000000000000000000000000000000000110]
tmp_47               (ashr             ) [ 0000000000000000000000000000000000010]
sel_tmp1             (xor              ) [ 0000000000000000000000000000000000000]
sel_tmp2             (and              ) [ 0000000000000000000000000000000000000]
or_cond1             (or               ) [ 0000000000000000000000000000000000000]
or_cond2             (or               ) [ 0000000000000000000000000000000000011]
sh_amt_cast2         (sext             ) [ 0000000000000000000000000000000000000]
tmp_68               (trunc            ) [ 0000000000000000000000000000000000000]
tmp_49               (shl              ) [ 0000000000000000000000000000000000000]
newSel               (select           ) [ 0000000000000000000000000000000000000]
newSel2              (select           ) [ 0000000000000000000000000000000000001]
exp_x_V              (select           ) [ 0000000000000000000000000000000000000]
tmp_50               (zext             ) [ 0000000000000000000000000000000000000]
table_out_V_addr     (getelementptr    ) [ 0000000000000000000000000000000000000]
StgValue_169         (store            ) [ 0000000000000000000000000000000000000]
StgValue_170         (br               ) [ 0111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="table_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="table_out_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_out_V_addr/36 "/>
</bind>
</comp>

<comp id="119" class="1004" name="StgValue_169_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="18" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/36 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_assign_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="1"/>
<pin id="127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_assign_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/29 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="v_assign/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="11" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_44_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_V_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="10" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="14" slack="0"/>
<pin id="172" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="1"/>
<pin id="177" dir="0" index="1" bw="14" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_18_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="1"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_V_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="14" slack="1"/>
<pin id="191" dir="0" index="2" bw="14" slack="1"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Result_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="0" index="1" bw="14" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Result_19_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="14" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="l_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_62_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_2_i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2_i/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_53_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_55_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="lsb_index_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_54_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_56_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="1"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_56/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_57_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_58_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Result_14_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="2"/>
<pin id="269" dir="0" index="1" bw="14" slack="0"/>
<pin id="270" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_14/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_5_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="0"/>
<pin id="274" dir="0" index="1" bw="14" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_11_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11_i/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_14_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14_i/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="1"/>
<pin id="290" dir="0" index="1" bw="31" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="a_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_60_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="rev_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_8_i_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="2"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_Result_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="14" slack="3"/>
<pin id="319" dir="0" index="2" bw="14" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_i_46_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_i_46/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_9_i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9_i/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_6_i_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="m_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="14" slack="3"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="m_cast_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="3"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast_i/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_10_i_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_i/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_13_i/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_15_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_i/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="14" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_16_i/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_13_cast_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast_i/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="m_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="2"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="0" index="2" bw="64" slack="1"/>
<pin id="375" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_17_i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="2"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="m_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="m_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="63" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_61_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_23_cast_i_cast_c_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23_cast_i_cast_c/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="m_6_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="63" slack="2"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_19_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="7"/>
<pin id="417" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19_i/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_Repl2_3_trunc_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_3_trunc_i/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_21_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="7"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21_i/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Result_20_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="0"/>
<pin id="433" dir="0" index="1" bw="63" slack="0"/>
<pin id="434" dir="0" index="2" bw="9" slack="0"/>
<pin id="435" dir="0" index="3" bw="6" slack="0"/>
<pin id="436" dir="0" index="4" bw="6" slack="0"/>
<pin id="437" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_20/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_63_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_20_i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_20_i/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="x_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="7"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="ireg_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/31 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_64_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/31 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Result_21_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="0" index="2" bw="7" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/31 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exp_tmp_V_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="0" index="2" bw="7" slack="0"/>
<pin id="478" dir="0" index="3" bw="7" slack="0"/>
<pin id="479" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/31 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_66_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/31 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_s_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="1"/>
<pin id="490" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/32 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_27_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="53" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="52" slack="1"/>
<pin id="495" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/32 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Result_22_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="53" slack="0"/>
<pin id="500" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_22/32 "/>
</bind>
</comp>

<comp id="502" class="1004" name="man_V_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="53" slack="0"/>
<pin id="505" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/32 "/>
</bind>
</comp>

<comp id="508" class="1004" name="man_V_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="54" slack="0"/>
<pin id="511" dir="0" index="2" bw="54" slack="0"/>
<pin id="512" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/32 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_38_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="63" slack="1"/>
<pin id="517" dir="0" index="1" bw="63" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/32 "/>
</bind>
</comp>

<comp id="520" class="1004" name="F2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="0" index="1" bw="11" slack="0"/>
<pin id="523" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/32 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_39_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="0" index="1" bw="12" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/32 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_40_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/32 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_41_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="12" slack="0"/>
<pin id="541" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41/32 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sh_amt_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="12" slack="0"/>
<pin id="547" dir="0" index="2" bw="12" slack="0"/>
<pin id="548" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/32 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_42_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="0"/>
<pin id="554" dir="0" index="1" bw="12" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42/32 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_67_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="54" slack="0"/>
<pin id="560" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/32 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sh_amt_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/33 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_43_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="1"/>
<pin id="567" dir="0" index="1" bw="12" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/33 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_45_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="1"/>
<pin id="572" dir="0" index="1" bw="12" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/33 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_46_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="12" slack="0"/>
<pin id="577" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/33 "/>
</bind>
</comp>

<comp id="579" class="1004" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="54" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_47/33 "/>
</bind>
</comp>

<comp id="584" class="1004" name="ireg_V_to_int_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="5"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_to_int/33 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_69_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/33 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_48_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="18" slack="0"/>
<pin id="598" dir="0" index="2" bw="18" slack="0"/>
<pin id="599" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_48/33 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sel_tmp6_demorgan_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="0" index="1" bw="1" slack="1"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/33 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sel_tmp6_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/33 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sel_tmp7_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/33 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sel_tmp8_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/33 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sel_tmp9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/33 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sel_tmp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/33 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sel_tmp21_demorgan_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="1"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/33 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sel_tmp3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/33 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sel_tmp4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/33 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_cond_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/33 "/>
</bind>
</comp>

<comp id="659" class="1004" name="newSel1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="18" slack="0"/>
<pin id="662" dir="0" index="2" bw="18" slack="1"/>
<pin id="663" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/33 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sel_tmp1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="2"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/34 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sel_tmp2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="2"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/34 "/>
</bind>
</comp>

<comp id="676" class="1004" name="or_cond1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/34 "/>
</bind>
</comp>

<comp id="681" class="1004" name="or_cond2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/34 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sh_amt_cast2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="3"/>
<pin id="688" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast2/35 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_68_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="54" slack="1"/>
<pin id="691" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/35 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_49_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="18" slack="3"/>
<pin id="694" dir="0" index="1" bw="12" slack="0"/>
<pin id="695" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_49/35 "/>
</bind>
</comp>

<comp id="697" class="1004" name="newSel_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="2"/>
<pin id="699" dir="0" index="1" bw="18" slack="0"/>
<pin id="700" dir="0" index="2" bw="18" slack="0"/>
<pin id="701" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/35 "/>
</bind>
</comp>

<comp id="704" class="1004" name="newSel2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="2"/>
<pin id="706" dir="0" index="1" bw="18" slack="0"/>
<pin id="707" dir="0" index="2" bw="18" slack="2"/>
<pin id="708" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/35 "/>
</bind>
</comp>

<comp id="710" class="1004" name="exp_x_V_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="2"/>
<pin id="712" dir="0" index="1" bw="18" slack="1"/>
<pin id="713" dir="0" index="2" bw="18" slack="0"/>
<pin id="714" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exp_x_V/36 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_50_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="34"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50/36 "/>
</bind>
</comp>

<comp id="725" class="1005" name="i_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="11" slack="0"/>
<pin id="727" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_V_3_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="14" slack="1"/>
<pin id="732" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_V_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="14" slack="1"/>
<pin id="738" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_i_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="746" class="1005" name="p_Result_18_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="7"/>
<pin id="748" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_V_4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="14" slack="2"/>
<pin id="753" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="759" class="1005" name="l_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_62_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="7"/>
<pin id="766" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_2_i_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="776" class="1005" name="tmp_53_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="14" slack="2"/>
<pin id="778" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_55_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="1"/>
<pin id="783" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="786" class="1005" name="lsb_index_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_54_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="31" slack="1"/>
<pin id="794" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_5_i_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_11_i_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_14_i_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_6_i_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="817" class="1005" name="m_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="822" class="1005" name="m_cast_i_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_cast_i "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_10_i_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="2"/>
<pin id="829" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="832" class="1005" name="tmp_15_i_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_13_i_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_16_i_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="1"/>
<pin id="844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i "/>
</bind>
</comp>

<comp id="847" class="1005" name="m_5_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="63" slack="2"/>
<pin id="849" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_61_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_23_cast_i_cast_c_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="1"/>
<pin id="859" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast_i_cast_c "/>
</bind>
</comp>

<comp id="862" class="1005" name="x_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="867" class="1005" name="v_assign_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp_64_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="63" slack="1"/>
<pin id="875" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="878" class="1005" name="p_Result_21_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="1"/>
<pin id="880" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_21 "/>
</bind>
</comp>

<comp id="883" class="1005" name="exp_tmp_V_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="1"/>
<pin id="885" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_66_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="52" slack="1"/>
<pin id="890" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="893" class="1005" name="man_V_2_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="54" slack="1"/>
<pin id="895" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_38_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_39_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="910" class="1005" name="sh_amt_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="12" slack="1"/>
<pin id="912" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_42_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_67_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="18" slack="1"/>
<pin id="926" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_46_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="54" slack="1"/>
<pin id="932" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="935" class="1005" name="sel_tmp9_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="940" class="1005" name="sel_tmp4_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="2"/>
<pin id="942" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="945" class="1005" name="or_cond_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="951" class="1005" name="newSel1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="18" slack="2"/>
<pin id="953" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="newSel1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_47_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="54" slack="1"/>
<pin id="958" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="961" class="1005" name="or_cond2_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="newSel2_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="18" slack="1"/>
<pin id="968" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="newSel2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="110" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="144"><net_src comp="84" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="129" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="129" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="129" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="125" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="188" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="194" pin="4"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="204" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="224" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="237" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="305" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="293" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="346" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="366"><net_src comp="343" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="380" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="414" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="76" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="78" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="411" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="424" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="441"><net_src comp="80" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="431" pin=4"/></net>

<net id="446"><net_src comp="431" pin="5"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="82" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="461"><net_src comp="137" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="68" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="458" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="480"><net_src comp="86" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="458" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="88" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="90" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="487"><net_src comp="458" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="496"><net_src comp="92" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="34" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="94" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="498" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="96" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="98" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="488" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="100" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="520" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="102" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="100" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="520" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="526" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="532" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="538" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="520" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="100" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="508" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="569"><net_src comp="104" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="106" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="562" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="592"><net_src comp="56" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="44" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="600"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="108" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="611"><net_src comp="603" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="34" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="565" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="34" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="613" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="613" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="565" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="603" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="34" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="570" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="630" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="624" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="595" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="34" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="703"><net_src comp="689" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="697" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="108" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="716"><net_src comp="710" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="720"><net_src comp="125" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="728"><net_src comp="151" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="733"><net_src comp="161" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="739"><net_src comp="169" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="744"><net_src comp="175" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="749"><net_src comp="180" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="754"><net_src comp="188" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="762"><net_src comp="212" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="767"><net_src comp="220" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="772"><net_src comp="224" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="779"><net_src comp="229" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="784"><net_src comp="233" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="789"><net_src comp="237" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="795"><net_src comp="242" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="800"><net_src comp="272" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="805"><net_src comp="278" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="810"><net_src comp="283" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="815"><net_src comp="335" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="820"><net_src comp="343" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="825"><net_src comp="346" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="830"><net_src comp="349" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="835"><net_src comp="359" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="840"><net_src comp="354" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="845"><net_src comp="362" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="850"><net_src comp="386" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="855"><net_src comp="396" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="860"><net_src comp="404" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="865"><net_src comp="451" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="870"><net_src comp="140" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="876"><net_src comp="462" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="881"><net_src comp="466" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="886"><net_src comp="474" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="891"><net_src comp="484" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="896"><net_src comp="508" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="901"><net_src comp="515" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="907"><net_src comp="526" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="913"><net_src comp="544" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="917"><net_src comp="910" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="921"><net_src comp="552" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="927"><net_src comp="558" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="933"><net_src comp="575" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="938"><net_src comp="624" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="943"><net_src comp="647" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="948"><net_src comp="653" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="954"><net_src comp="659" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="959"><net_src comp="579" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="964"><net_src comp="681" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="969"><net_src comp="704" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="710" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: table_out_V | {36 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		tmp : 1
		i : 1
		StgValue_42 : 2
		tmp_44 : 1
		tmp_V_3 : 2
		tmp_V : 3
	State 3
		tmp_V_4 : 1
		p_Result_s : 2
		p_Result_19 : 3
		l : 4
		tmp_62 : 5
	State 4
		tmp_53 : 1
		tmp_55 : 1
	State 5
		tmp_54 : 1
		tmp_57 : 1
		tmp_58 : 2
		p_Result_14 : 3
		tmp_5_i : 3
	State 6
		a : 1
		rev : 1
		p_Result_3 : 1
		tmp_i_46 : 2
		tmp_9_i : 2
		tmp_6_i : 2
		tmp_13_i : 1
		tmp_16_i : 1
	State 7
	State 8
		m_1 : 1
		m_2 : 2
		m_5 : 3
		tmp_61 : 3
	State 9
	State 10
		p_Repl2_3_trunc_i : 1
		tmp_21_i : 2
		p_Result_20 : 3
		tmp_63 : 4
		tmp_20_i : 5
		x : 6
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		ireg_V : 1
		tmp_64 : 2
		p_Result_21 : 2
		exp_tmp_V : 2
		tmp_66 : 2
	State 32
		p_Result_22 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		tmp_39 : 2
		tmp_40 : 2
		tmp_41 : 2
		sh_amt : 3
		tmp_42 : 2
		tmp_67 : 4
	State 33
		tmp_46 : 1
		tmp_47 : 2
		tmp_69 : 1
		tmp_48 : 2
		sel_tmp8 : 1
	State 34
	State 35
		tmp_49 : 1
		newSel : 2
		newSel2 : 3
	State 36
		table_out_V_addr : 1
		StgValue_169 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fexp   |          grp_fu_140         |    7    |   467   |   1042  |
|----------|-----------------------------|---------|---------|---------|
|   ashr   |          grp_fu_579         |    0    |   214   |   216   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |          grp_fu_362         |    0    |   140   |   126   |
|          |        tmp_49_fu_692        |    0    |    0    |    45   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |        tmp_58_fu_261        |    0    |    0    |    11   |
|          |          grp_fu_354         |    0    |   140   |   126   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_V_4_fu_188       |    0    |    0    |    14   |
|          |          m_1_fu_371         |    0    |    0    |    64   |
|          | tmp_23_cast_i_cast_c_fu_404 |    0    |    0    |    8    |
|          |           x_fu_451          |    0    |    0    |    32   |
|          |        man_V_2_fu_508       |    0    |    0    |    54   |
|  select  |        sh_amt_fu_544        |    0    |    0    |    12   |
|          |        tmp_48_fu_595        |    0    |    0    |    18   |
|          |        newSel1_fu_659       |    0    |    0    |    18   |
|          |        newSel_fu_697        |    0    |    0    |    18   |
|          |        newSel2_fu_704       |    0    |    0    |    18   |
|          |        exp_x_V_fu_710       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |          grp_fu_137         |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_V_fu_169        |    0    |    0    |    19   |
|          |        tmp_2_i_fu_224       |    0    |    0    |    39   |
|          |        tmp_56_fu_252        |    0    |    0    |    13   |
|    sub   |       tmp_14_i_fu_283       |    0    |    0    |    39   |
|          |       tmp_19_i_fu_414       |    0    |    0    |    18   |
|          |        man_V_1_fu_502       |    0    |    0    |    60   |
|          |          F2_fu_520          |    0    |    0    |    12   |
|          |        tmp_41_fu_538        |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |           i_fu_151          |    0    |    0    |    13   |
|          |       lsb_index_fu_237      |    0    |    0    |    39   |
|          |       tmp_11_i_fu_278       |    0    |    0    |    39   |
|    add   |        tmp_8_i_fu_311       |    0    |    0    |    19   |
|          |          m_2_fu_380         |    0    |    0    |    71   |
|          |   p_Repl2_3_trunc_i_fu_419  |    0    |    0    |    18   |
|          |        tmp_40_fu_532        |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_145         |    0    |    0    |    13   |
|          |         tmp_i_fu_175        |    0    |    0    |    13   |
|          |        tmp_5_i_fu_272       |    0    |    0    |    13   |
|          |         icmp_fu_288         |    0    |    0    |    18   |
|   icmp   |       tmp_10_i_fu_349       |    0    |    0    |    18   |
|          |        tmp_38_fu_515        |    0    |    0    |    29   |
|          |        tmp_39_fu_526        |    0    |    0    |    13   |
|          |        tmp_42_fu_552        |    0    |    0    |    13   |
|          |        tmp_43_fu_565        |    0    |    0    |    13   |
|          |        tmp_45_fu_570        |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|   cttz   |           l_fu_212          |    0    |    40   |    36   |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_14_fu_267     |    0    |    0    |    14   |
|          |           a_fu_293          |    0    |    0    |    2    |
|          |       tmp_i_46_fu_323       |    0    |    0    |    2    |
|    and   |       sel_tmp7_fu_613       |    0    |    0    |    2    |
|          |       sel_tmp9_fu_624       |    0    |    0    |    2    |
|          |        sel_tmp_fu_630       |    0    |    0    |    2    |
|          |       sel_tmp4_fu_647       |    0    |    0    |    2    |
|          |       sel_tmp2_fu_671       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_9_i_fu_329       |    0    |    0    |    2    |
|          |   sel_tmp6_demorgan_fu_603  |    0    |    0    |    2    |
|    or    |  sel_tmp21_demorgan_fu_636  |    0    |    0    |    2    |
|          |        or_cond_fu_653       |    0    |    0    |    2    |
|          |       or_cond1_fu_676       |    0    |    0    |    2    |
|          |       or_cond2_fu_681       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          rev_fu_305         |    0    |    0    |    2    |
|          |       sel_tmp6_fu_607       |    0    |    0    |    2    |
|    xor   |       sel_tmp8_fu_618       |    0    |    0    |    2    |
|          |       sel_tmp3_fu_641       |    0    |    0    |    2    |
|          |       sel_tmp1_fu_666       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_44_fu_157        |    0    |    0    |    0    |
|          |        tmp_62_fu_220        |    0    |    0    |    0    |
|          |        tmp_53_fu_229        |    0    |    0    |    0    |
|          |        tmp_55_fu_233        |    0    |    0    |    0    |
|   trunc  |        tmp_63_fu_443        |    0    |    0    |    0    |
|          |        tmp_64_fu_462        |    0    |    0    |    0    |
|          |        tmp_66_fu_484        |    0    |    0    |    0    |
|          |        tmp_67_fu_558        |    0    |    0    |    0    |
|          |        tmp_68_fu_689        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_V_3_fu_161       |    0    |    0    |    0    |
|          |      p_Result_19_fu_204     |    0    |    0    |    0    |
|bitconcatenate|        tmp_6_i_fu_335       |    0    |    0    |    0    |
|          |       tmp_21_i_fu_424       |    0    |    0    |    0    |
|          |        tmp_27_fu_491        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_18_fu_180     |    0    |    0    |    0    |
|          |        tmp_60_fu_298        |    0    |    0    |    0    |
| bitselect|      p_Result_3_fu_316      |    0    |    0    |    0    |
|          |        tmp_61_fu_396        |    0    |    0    |    0    |
|          |      p_Result_21_fu_466     |    0    |    0    |    0    |
|          |        tmp_69_fu_587        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_194      |    0    |    0    |    0    |
|partselect|        tmp_54_fu_242        |    0    |    0    |    0    |
|          |          m_5_fu_386         |    0    |    0    |    0    |
|          |       exp_tmp_V_fu_474      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_57_fu_257        |    0    |    0    |    0    |
|          |           m_fu_343          |    0    |    0    |    0    |
|          |       m_cast_i_fu_346       |    0    |    0    |    0    |
|          |       tmp_15_i_fu_359       |    0    |    0    |    0    |
|          |     tmp_13_cast_i_fu_368    |    0    |    0    |    0    |
|   zext   |       tmp_17_i_fu_377       |    0    |    0    |    0    |
|          |          m_6_fu_411         |    0    |    0    |    0    |
|          |         tmp_s_fu_488        |    0    |    0    |    0    |
|          |      p_Result_22_fu_498     |    0    |    0    |    0    |
|          |        tmp_46_fu_575        |    0    |    0    |    0    |
|          |        tmp_50_fu_717        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  partset |      p_Result_20_fu_431     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sh_amt_cast_fu_562     |    0    |    0    |    0    |
|          |     sh_amt_cast2_fu_686     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    7    |   1101  |   2643  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      exp_tmp_V_reg_883     |   11   |
|      i_assign_reg_125      |   11   |
|          i_reg_725         |   11   |
|          l_reg_759         |   32   |
|      lsb_index_reg_786     |   32   |
|         m_5_reg_847        |   63   |
|      m_cast_i_reg_822      |   32   |
|          m_reg_817         |   64   |
|       man_V_2_reg_893      |   54   |
|       newSel1_reg_951      |   18   |
|       newSel2_reg_966      |   18   |
|      or_cond2_reg_961      |    1   |
|       or_cond_reg_945      |    1   |
|     p_Result_18_reg_746    |    1   |
|     p_Result_21_reg_878    |    1   |
|      sel_tmp4_reg_940      |    1   |
|      sel_tmp9_reg_935      |    1   |
|       sh_amt_reg_910       |   12   |
|      tmp_10_i_reg_827      |    1   |
|      tmp_11_i_reg_802      |   32   |
|      tmp_13_i_reg_837      |   32   |
|      tmp_14_i_reg_807      |   32   |
|      tmp_15_i_reg_832      |   64   |
|      tmp_16_i_reg_842      |   64   |
|tmp_23_cast_i_cast_c_reg_857|    8   |
|       tmp_2_i_reg_769      |   32   |
|       tmp_38_reg_898       |    1   |
|       tmp_39_reg_904       |    1   |
|       tmp_42_reg_918       |    1   |
|       tmp_46_reg_930       |   54   |
|       tmp_47_reg_956       |   54   |
|       tmp_53_reg_776       |   14   |
|       tmp_54_reg_792       |   31   |
|       tmp_55_reg_781       |    4   |
|       tmp_5_i_reg_797      |    1   |
|       tmp_61_reg_852       |    1   |
|       tmp_62_reg_764       |    8   |
|       tmp_64_reg_873       |   63   |
|       tmp_66_reg_888       |   52   |
|       tmp_67_reg_924       |   18   |
|       tmp_6_i_reg_812      |   32   |
|       tmp_V_3_reg_730      |   14   |
|       tmp_V_4_reg_751      |   14   |
|        tmp_V_reg_736       |   14   |
|        tmp_i_reg_741       |    1   |
|      v_assign_reg_867      |   32   |
|          x_reg_862         |   32   |
+----------------------------+--------+
|            Total           |  1071  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| i_assign_reg_125 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_354    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_362    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_362    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_579    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   206  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |  1101  |  2643  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |  1071  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    8   |  2172  |  2688  |
+-----------+--------+--------+--------+--------+
