--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4876 paths analyzed, 587 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.143ns.
--------------------------------------------------------------------------------

Paths for end point tx/tx_buffer (SLICE_X23Y18.F4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/data_reg_1 (FF)
  Destination:          tx/tx_buffer (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.238 - 0.265)
  Source Clock:         clk_BUFGP falling at 41.666ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tx/data_reg_1 to tx/tx_buffer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.XQ      Tcko                  0.495   tx/data_reg<1>
                                                       tx/data_reg_1
    SLICE_X18Y12.G2      net (fanout=1)        1.050   tx/data_reg<1>
    SLICE_X18Y12.X       Tif5x                 0.853   tx/tx_buffer_mux000057
                                                       tx/tx_buffer_mux000057_F
                                                       tx/tx_buffer_mux000057
    SLICE_X23Y18.F4      net (fanout=1)        0.545   tx/tx_buffer_mux000057
    SLICE_X23Y18.CLK     Tfck                  0.602   tx/tx_buffer
                                                       tx/tx_buffer_mux0000151
                                                       tx/tx_buffer
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (1.950ns logic, 1.595ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/data_reg_3 (FF)
  Destination:          tx/tx_buffer (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.521ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.238 - 0.265)
  Source Clock:         clk_BUFGP falling at 41.666ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tx/data_reg_3 to tx/tx_buffer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.XQ      Tcko                  0.521   tx/data_reg<3>
                                                       tx/data_reg_3
    SLICE_X18Y12.F3      net (fanout=1)        1.000   tx/data_reg<3>
    SLICE_X18Y12.X       Tif5x                 0.853   tx/tx_buffer_mux000057
                                                       tx/tx_buffer_mux000057_G
                                                       tx/tx_buffer_mux000057
    SLICE_X23Y18.F4      net (fanout=1)        0.545   tx/tx_buffer_mux000057
    SLICE_X23Y18.CLK     Tfck                  0.602   tx/tx_buffer
                                                       tx/tx_buffer_mux0000151
                                                       tx/tx_buffer
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (1.976ns logic, 1.545ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/data_reg_5 (FF)
  Destination:          tx/tx_buffer (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.345ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.238 - 0.265)
  Source Clock:         clk_BUFGP falling at 41.666ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tx/data_reg_5 to tx/tx_buffer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.XQ      Tcko                  0.495   tx/data_reg<5>
                                                       tx/data_reg_5
    SLICE_X18Y12.G1      net (fanout=1)        0.850   tx/data_reg<5>
    SLICE_X18Y12.X       Tif5x                 0.853   tx/tx_buffer_mux000057
                                                       tx/tx_buffer_mux000057_F
                                                       tx/tx_buffer_mux000057
    SLICE_X23Y18.F4      net (fanout=1)        0.545   tx/tx_buffer_mux000057
    SLICE_X23Y18.CLK     Tfck                  0.602   tx/tx_buffer
                                                       tx/tx_buffer_mux0000151
                                                       tx/tx_buffer
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.950ns logic, 1.395ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point tx/counter_8 (SLICE_X21Y14.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/trans_en (FF)
  Destination:          tx/counter_8 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.229 - 0.263)
  Source Clock:         clk_BUFGP falling at 41.666ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tx/trans_en to tx/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.524   tx/trans_en
                                                       tx/trans_en
    SLICE_X23Y16.F4      net (fanout=6)        0.661   tx/trans_en
    SLICE_X23Y16.X       Tilo                  0.562   tx/counter_or0000
                                                       tx/counter_or00001
    SLICE_X21Y14.SR      net (fanout=6)        1.219   tx/counter_or0000
    SLICE_X21Y14.CLK     Tsrck                 0.433   tx/counter<8>
                                                       tx/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.519ns logic, 1.880ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/counter_1 (FF)
  Destination:          tx/counter_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.287ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.003 - 0.015)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tx/counter_1 to tx/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.YQ      Tcko                  0.524   tx/counter<0>
                                                       tx/counter_1
    SLICE_X19Y11.G2      net (fanout=2)        0.389   tx/counter<1>
    SLICE_X19Y11.COUT    Topcyg                1.009   tx/Mcompar_trans_state_cmp_lt0001_cy<1>
                                                       tx/Mcompar_trans_state_cmp_lt0001_lut<1>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<1>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<1>
    SLICE_X19Y12.COUT    Tbyp                  0.130   tx/Mcompar_trans_state_cmp_lt0001_cy<3>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<2>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<3>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<3>
    SLICE_X19Y13.COUT    Tbyp                  0.130   tx/Mcompar_trans_state_cmp_lt0001_cy<5>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<4>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<5>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<5>
    SLICE_X19Y14.XB      Tcinxb                0.216   tx/Mcompar_trans_state_cmp_lt0001_cy<6>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<6>
    SLICE_X23Y16.F3      net (fanout=5)        0.675   tx/Mcompar_trans_state_cmp_lt0001_cy<6>
    SLICE_X23Y16.X       Tilo                  0.562   tx/counter_or0000
                                                       tx/counter_or00001
    SLICE_X21Y14.SR      net (fanout=6)        1.219   tx/counter_or0000
    SLICE_X21Y14.CLK     Tsrck                 0.433   tx/counter<8>
                                                       tx/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (3.004ns logic, 2.283ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/counter_2 (FF)
  Destination:          tx/counter_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.250ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.003 - 0.015)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tx/counter_2 to tx/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.XQ      Tcko                  0.495   tx/counter<2>
                                                       tx/counter_2
    SLICE_X19Y11.G3      net (fanout=2)        0.381   tx/counter<2>
    SLICE_X19Y11.COUT    Topcyg                1.009   tx/Mcompar_trans_state_cmp_lt0001_cy<1>
                                                       tx/Mcompar_trans_state_cmp_lt0001_lut<1>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<1>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<1>
    SLICE_X19Y12.COUT    Tbyp                  0.130   tx/Mcompar_trans_state_cmp_lt0001_cy<3>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<2>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<3>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<3>
    SLICE_X19Y13.COUT    Tbyp                  0.130   tx/Mcompar_trans_state_cmp_lt0001_cy<5>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<4>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<5>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<5>
    SLICE_X19Y14.XB      Tcinxb                0.216   tx/Mcompar_trans_state_cmp_lt0001_cy<6>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<6>
    SLICE_X23Y16.F3      net (fanout=5)        0.675   tx/Mcompar_trans_state_cmp_lt0001_cy<6>
    SLICE_X23Y16.X       Tilo                  0.562   tx/counter_or0000
                                                       tx/counter_or00001
    SLICE_X21Y14.SR      net (fanout=6)        1.219   tx/counter_or0000
    SLICE_X21Y14.CLK     Tsrck                 0.433   tx/counter<8>
                                                       tx/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      5.250ns (2.975ns logic, 2.275ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point tx/counter_9 (SLICE_X21Y14.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/trans_en (FF)
  Destination:          tx/counter_9 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.229 - 0.263)
  Source Clock:         clk_BUFGP falling at 41.666ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tx/trans_en to tx/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.524   tx/trans_en
                                                       tx/trans_en
    SLICE_X23Y16.F4      net (fanout=6)        0.661   tx/trans_en
    SLICE_X23Y16.X       Tilo                  0.562   tx/counter_or0000
                                                       tx/counter_or00001
    SLICE_X21Y14.SR      net (fanout=6)        1.219   tx/counter_or0000
    SLICE_X21Y14.CLK     Tsrck                 0.433   tx/counter<8>
                                                       tx/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.519ns logic, 1.880ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/counter_1 (FF)
  Destination:          tx/counter_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.287ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.003 - 0.015)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tx/counter_1 to tx/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.YQ      Tcko                  0.524   tx/counter<0>
                                                       tx/counter_1
    SLICE_X19Y11.G2      net (fanout=2)        0.389   tx/counter<1>
    SLICE_X19Y11.COUT    Topcyg                1.009   tx/Mcompar_trans_state_cmp_lt0001_cy<1>
                                                       tx/Mcompar_trans_state_cmp_lt0001_lut<1>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<1>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<1>
    SLICE_X19Y12.COUT    Tbyp                  0.130   tx/Mcompar_trans_state_cmp_lt0001_cy<3>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<2>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<3>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<3>
    SLICE_X19Y13.COUT    Tbyp                  0.130   tx/Mcompar_trans_state_cmp_lt0001_cy<5>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<4>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<5>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<5>
    SLICE_X19Y14.XB      Tcinxb                0.216   tx/Mcompar_trans_state_cmp_lt0001_cy<6>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<6>
    SLICE_X23Y16.F3      net (fanout=5)        0.675   tx/Mcompar_trans_state_cmp_lt0001_cy<6>
    SLICE_X23Y16.X       Tilo                  0.562   tx/counter_or0000
                                                       tx/counter_or00001
    SLICE_X21Y14.SR      net (fanout=6)        1.219   tx/counter_or0000
    SLICE_X21Y14.CLK     Tsrck                 0.433   tx/counter<8>
                                                       tx/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (3.004ns logic, 2.283ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/counter_2 (FF)
  Destination:          tx/counter_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.250ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.003 - 0.015)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tx/counter_2 to tx/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.XQ      Tcko                  0.495   tx/counter<2>
                                                       tx/counter_2
    SLICE_X19Y11.G3      net (fanout=2)        0.381   tx/counter<2>
    SLICE_X19Y11.COUT    Topcyg                1.009   tx/Mcompar_trans_state_cmp_lt0001_cy<1>
                                                       tx/Mcompar_trans_state_cmp_lt0001_lut<1>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<1>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<1>
    SLICE_X19Y12.COUT    Tbyp                  0.130   tx/Mcompar_trans_state_cmp_lt0001_cy<3>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<2>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<3>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<3>
    SLICE_X19Y13.COUT    Tbyp                  0.130   tx/Mcompar_trans_state_cmp_lt0001_cy<5>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<4>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<5>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   tx/Mcompar_trans_state_cmp_lt0001_cy<5>
    SLICE_X19Y14.XB      Tcinxb                0.216   tx/Mcompar_trans_state_cmp_lt0001_cy<6>
                                                       tx/Mcompar_trans_state_cmp_lt0001_cy<6>
    SLICE_X23Y16.F3      net (fanout=5)        0.675   tx/Mcompar_trans_state_cmp_lt0001_cy<6>
    SLICE_X23Y16.X       Tilo                  0.562   tx/counter_or0000
                                                       tx/counter_or00001
    SLICE_X21Y14.SR      net (fanout=6)        1.219   tx/counter_or0000
    SLICE_X21Y14.CLK     Tsrck                 0.433   tx/counter<8>
                                                       tx/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.250ns (2.975ns logic, 2.275ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rx/data_buffer_5 (SLICE_X11Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/data_reg_5 (FF)
  Destination:          rx/data_buffer_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.244 - 0.216)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rx/data_reg_5 to rx/data_buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.YQ       Tcko                  0.477   rx/data_reg<5>
                                                       rx/data_reg_5
    SLICE_X11Y17.BX      net (fanout=1)        0.287   rx/data_reg<5>
    SLICE_X11Y17.CLK     Tckdi       (-Th)    -0.062   rx/data_buffer<5>
                                                       rx/data_buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.539ns logic, 0.287ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point rx/data_buffer_3 (SLICE_X11Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/data_reg_3 (FF)
  Destination:          rx/data_buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.244 - 0.220)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rx/data_reg_3 to rx/data_buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.477   rx/data_reg<3>
                                                       rx/data_reg_3
    SLICE_X11Y16.BX      net (fanout=1)        0.298   rx/data_reg<3>
    SLICE_X11Y16.CLK     Tckdi       (-Th)    -0.062   rx/data_buffer<3>
                                                       rx/data_buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.539ns logic, 0.298ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point rx/data_buffer_4 (SLICE_X11Y17.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/data_reg_4 (FF)
  Destination:          rx/data_buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.244 - 0.216)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rx/data_reg_4 to rx/data_buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.YQ       Tcko                  0.419   rx/data_reg<4>
                                                       rx/data_reg_4
    SLICE_X11Y17.BY      net (fanout=1)        0.305   rx/data_reg<4>
    SLICE_X11Y17.CLK     Tckdi       (-Th)    -0.122   rx/data_buffer<5>
                                                       rx/data_buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: tx/trans_state_FSM_FFd3/CLK
  Logical resource: tx/trans_state_FSM_FFd3/CK
  Location pin: SLICE_X22Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: tx/trans_state_FSM_FFd3/CLK
  Logical resource: tx/trans_state_FSM_FFd3/CK
  Location pin: SLICE_X22Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: tx/trans_state_FSM_FFd3/CLK
  Logical resource: tx/trans_state_FSM_FFd4/CK
  Location pin: SLICE_X22Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.011|    3.572|    2.949|    3.030|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4876 paths, 0 nets, and 792 connections

Design statistics:
   Minimum period:   7.143ns{1}   (Maximum frequency: 139.997MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 16 21:48:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



