Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue Jun 18 06:41:08 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file cpu_wrapper_control_sets_placed.rpt
| Design       : cpu_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              25 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             123 |           65 |
| Yes          | No                    | Yes                    |             136 |           78 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------+------------------+------------------+----------------+--------------+
| Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------+------------------+------------------+----------------+--------------+
|  u_cpu.clk   | _0267_        | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0264_        | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0268_        | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0263_        | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0266_        | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0265_        | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0262_        | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0255_        | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0256_        | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0203_[0]     | _0382_[0]        |                1 |              1 |         1.00 |
|  u_cpu.clk   | _0286_        | _0382_[0]        |                1 |              2 |         2.00 |
|  _0358_      | _0308_        |                  |                2 |              3 |         1.50 |
|  u_cpu.clk   |               |                  |                1 |              4 |         4.00 |
|  _0358_      | _0306_        |                  |                5 |              6 |         1.20 |
|  u_cpu.clk   | _0260_        | _0382_[0]        |                4 |              8 |         2.00 |
|  _0358_      | _0499_[1]     |                  |                5 |              8 |         1.60 |
|  _0358_      | _0307_        |                  |                6 |              8 |         1.33 |
|  _0358_      | _0309_        |                  |                3 |              8 |         2.67 |
|  _0358_      | _0311_        |                  |                3 |              8 |         2.67 |
|  _0358_      | _0310_        |                  |                3 |              8 |         2.67 |
|  u_cpu.clk   | _0259_        | _0382_[0]        |                3 |              8 |         2.67 |
|  u_cpu.clk   | _0258_        | _0382_[0]        |                2 |              8 |         4.00 |
|  u_cpu.clk   | _0269_        |                  |                5 |              8 |         1.60 |
|  u_cpu.clk   | _0254_        | _0382_[0]        |                5 |              8 |         1.60 |
|  u_cpu.clk   | _0261_        | _0382_[0]        |                3 |              8 |         2.67 |
|  u_cpu.clk   | _0413_[3]     | _0382_[0]        |                7 |              8 |         1.14 |
|  u_cpu.clk   | _0287_        | _0382_[0]        |               11 |             16 |         1.45 |
|  _0358_      | _0257_        |                  |                9 |             25 |         2.78 |
|  u_cpu.clk   |               | _0382_[0]        |               20 |             25 |         1.25 |
|  u_cpu.clk   | _0176_[5]     | _0382_[0]        |               19 |             28 |         1.47 |
|  u_cpu.clk   | _0006_[3]     | _0382_[0]        |               13 |             32 |         2.46 |
|  _0358_      | _0408_[1]     |                  |               24 |             41 |         1.71 |
+--------------+---------------+------------------+------------------+----------------+--------------+


