{:input (genetic.crossover/dumb-crossover 628505430 (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing_9 , wire2_11, wire3_11, \\wire:missing_edge , \\wire21_:missing_33 , \\wire22_32_:missing_35 , wire24_46, wire25_44);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire \\wire11_:missing_13 ;\n  wire \\wire11_:missing_4 ;\n  wire \\wire12_:missing_16 ;\n  wire wire14;\n  wire wire15;\n  wire wire17;\n  input \\wire1_:missing_9 ;\n  wire \\wire1_:missing_9 ;\n  input \\wire21_:missing_33 ;\n  wire \\wire21_:missing_33 ;\n  input \\wire22_32_:missing_35 ;\n  wire \\wire22_32_:missing_35 ;\n  output wire24_46;\n  wire wire24_46;\n  output wire25_44;\n  wire wire25_44;\n  wire wire27_33;\n  wire wire27_34;\n  wire wire28_11;\n  wire wire29_35;\n  wire wire29_36;\n  output wire2_11;\n  wire wire2_11;\n  wire \\wire30_36_:missing ;\n  wire wire31_11;\n  wire wire31_45;\n  wire wire32_39;\n  wire wire34_36;\n  wire \\wire37_38_:missing_40 ;\n  wire wire37_44;\n  wire wire39_10;\n  wire wire39_13;\n  wire wire39_14_17_18;\n  wire wire39_32;\n  wire \\wire39_42_:missing ;\n  wire wire39_49;\n  wire \\wire39_:missing ;\n  wire \\wire39_:missing_33_35 ;\n  wire \\wire39_:missing_47_48 ;\n  wire \\wire39_:missing_9 ;\n  output wire3_11;\n  wire wire3_11;\n  wire wire42;\n  wire wire46_11;\n  wire wire47;\n  wire wire48;\n  wire \\wire4_15_:missing_19 ;\n  wire wire5_11;\n  wire wire6_11;\n  wire wire7_11;\n  wire wire7_12;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_11_20 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_9 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire5_11;\n  assign \\wire:missing_edge  = 2'hx >> \\wire4_15_:missing_19 ;\n  assign wire27_34 = 2'h1 >> wire27_33;\n  assign \\wire:missing_edge  = 2'h1 >> wire28_11;\n  assign wire29_36 = 2'h1 >> wire29_35;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_11;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire30_36_:missing ;\n  assign wire31_45 = 2'h1 >> wire31_11;\n  assign wire32_39 = 4'h6 >> { \\wire22_32_:missing_35 , wire39_32 };\n  assign wire27_33 = 4'h8 >> { \\wire39_:missing_33_35 , \\wire21_:missing_33  };\n  assign wire34_36 = 4'h8 >> { \\wire:missing_edge , wire27_34 };\n  assign wire29_35 = 4'h8 >> { \\wire22_32_:missing_35 , \\wire39_:missing_33_35  };\n  assign \\wire30_36_:missing  = 4'h8 >> { wire29_36, wire34_36 };\n  assign wire37_44 = 4'h2 >> { \\wire37_38_:missing_40 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire37_38_:missing_40 , \\wire:missing_edge  };\n  assign wire7_12 = 2'h1 >> wire7_11;\n  assign wire48 = 2'hx >> \\wire39_:missing_47_48 ;\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_9  = 4'h8 >> { \\wire39_:missing_9 , \\wire1_:missing_9  };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire:missing_edge , wire39_10 };\n  assign \\wire:missing_11  = 4'h4 >> { \\wire11_:missing_13 , \\wire11_:missing_4  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire7_12, \\wire12_:missing_16  };\n  assign \\wire11_:missing_4  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire39_49;\n  assign wire47 = \\wire39_:missing_47_48 ;\n  assign wire24_46 = wire46_11;\n  assign \\wire:missing_edge  = wire31_45;\n  assign wire25_44 = wire37_44;\n  assign \\wire:missing_43  = \\wire:missing_edge ;\n  assign wire42 = \\wire39_42_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire37_38_:missing_40  = \\wire:missing_edge ;\n  assign \\wire39_:missing  = wire32_39;\n  assign \\wire:missing_20  = \\wire:missing_11_20 ;\n  assign \\wire:missing_edge  = wire39_14_17_18;\n  assign wire17 = wire39_14_17_18;\n  assign \\wire12_:missing_16  = \\wire:missing_edge ;\n  assign wire15 = \\wire4_15_:missing_19 ;\n  assign wire14 = wire39_14_17_18;\n  assign \\wire11_:missing_13  = wire39_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:3.1-109.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing_9 , wire2_11, wire3_11, \\wire:missing_edge , \\wire21_:missing_33 , \\wire22_32_:missing_35 , wire24_46, wire25_44);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:8.8-8.26\" *)\n  wire \\wire11_:missing_4 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:9.8-9.27\" *)\n  wire \\wire12_:missing_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:10.8-10.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:12.8-12.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:13.9-13.26\" *)\n  input \\wire1_:missing_9 ;\n  wire \\wire1_:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:15.9-15.28\" *)\n  input \\wire21_:missing_33 ;\n  wire \\wire21_:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:17.9-17.31\" *)\n  input \\wire22_32_:missing_35 ;\n  wire \\wire22_32_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:19.10-19.19\" *)\n  output wire24_46;\n  wire wire24_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:21.10-21.19\" *)\n  output wire25_44;\n  wire wire25_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:28.10-28.18\" *)\n  output wire2_11;\n  wire wire2_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:32.8-32.17\" *)\n  wire wire31_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:35.8-35.30\" *)\n  wire \\wire37_38_:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:36.8-36.17\" *)\n  wire wire37_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:39.8-39.23\" *)\n  wire wire39_14_17_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:42.8-42.17\" *)\n  wire wire39_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:47.10-47.18\" *)\n  output wire3_11;\n  wire wire3_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:50.8-50.17\" *)\n  wire wire46_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:58.8-58.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:63.8-63.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9576BB02.v:65.9-65.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire11_:missing_4  = 1'h1;\n  assign \\wire12_:missing_16  = 1'h1;\n  assign wire14 = 1'h1;\n  assign wire17 = 1'h1;\n  assign wire24_46 = 1'hx;\n  assign wire25_44 = 1'h0;\n  assign wire2_11 = 1'hx;\n  assign wire31_45 = 1'h1;\n  assign \\wire37_38_:missing_40  = 1'h1;\n  assign wire37_44 = 1'h0;\n  assign wire39_14_17_18 = 1'h1;\n  assign wire39_49 = 1'h1;\n  assign wire3_11 = 1'hx;\n  assign wire46_11 = 1'hx;\n  assign \\wire8_:missing  = 1'h0;\n  assign \\wire:missing_43  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:20:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk/src/top.v'.\nSBY  3:20:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] Copy '/tmp/fuzzmount2DDF5D8C/9576BB02.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk/src/9576BB02.v'.\nSBY  3:20:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] Copy '/tmp/fuzzmount2DDF5D8C/9576BB02.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk/src/9576BB02.post.v'.\nSBY  3:20:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] engine_0: abc pdr\nSBY  3:20:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:20:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] base: Warning: Wire presynth.\\wire3_11 is used but has no driver.\nSBY  3:20:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] base: Warning: Wire presynth.\\wire2_11 is used but has no driver.\nSBY  3:20:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] base: Warning: Wire presynth.\\wire24_46 is used but has no driver.\nSBY  3:20:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] base: finished (returncode=0)\nSBY  3:20:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:20:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] aig: Warning: Wire presynth.\\wire3_11 is used but has no driver.\nSBY  3:20:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] aig: Warning: Wire presynth.\\wire2_11 is used but has no driver.\nSBY  3:20:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] aig: Warning: Wire presynth.\\wire24_46 is used but has no driver.\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] aig: finished (returncode=0)\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] engine_0: Warning: The network has no constraints.\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] engine_0: finished (returncode=0)\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] engine_0: Status returned by engine: FAIL\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk'.\nSBY  3:20:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptt__86jk] DONE (FAIL, rc=2)\n", :err ""}}}