// Seed: 4059562908
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7
    , id_18,
    input wand id_8,
    input wor id_9,
    output supply0 id_10,
    input wand id_11,
    input uwire id_12
    , id_19,
    output uwire id_13,
    input supply0 id_14,
    input wor id_15,
    output wire id_16
);
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input supply0 id_2
);
  logic [1 'b0 : -1] id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0
  );
endmodule
