
*** Running vivado
    with args -log User_IHM_control_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source User_IHM_control_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 24 14:43:37 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source User_IHM_control_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1457.695 ; gain = 45.840 ; free physical = 3718 ; free virtual = 8026
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/ip_repo/control_v2_ip_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/MyIp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/louis/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top User_IHM_control_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_MCLK_gen_0_0/User_IHM_control_MCLK_gen_0_0.dcp' for cell 'User_IHM_control_i/MCLK_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_clk_slow_0_0/User_IHM_control_clk_slow_0_0.dcp' for cell 'User_IHM_control_i/clk_slow_0'
INFO: [Project 1-454] Reading design checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_control_v2_ip_0_0/User_IHM_control_control_v2_ip_0_0.dcp' for cell 'User_IHM_control_i/control_v2_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_processing_system7_0_0/User_IHM_control_processing_system7_0_0.dcp' for cell 'User_IHM_control_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_rst_ps7_0_50M_0/User_IHM_control_rst_ps7_0_50M_0.dcp' for cell 'User_IHM_control_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_auto_pc_0/User_IHM_control_auto_pc_0.dcp' for cell 'User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1836.469 ; gain = 0.000 ; free physical = 3341 ; free virtual = 7659
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_processing_system7_0_0/User_IHM_control_processing_system7_0_0.xdc] for cell 'User_IHM_control_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_processing_system7_0_0/User_IHM_control_processing_system7_0_0.xdc] for cell 'User_IHM_control_i/processing_system7_0/inst'
Parsing XDC File [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_rst_ps7_0_50M_0/User_IHM_control_rst_ps7_0_50M_0_board.xdc] for cell 'User_IHM_control_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_rst_ps7_0_50M_0/User_IHM_control_rst_ps7_0_50M_0_board.xdc] for cell 'User_IHM_control_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_rst_ps7_0_50M_0/User_IHM_control_rst_ps7_0_50M_0.xdc] for cell 'User_IHM_control_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_rst_ps7_0_50M_0/User_IHM_control_rst_ps7_0_50M_0.xdc] for cell 'User_IHM_control_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.srcs/constrs_1/new/zybo-z7-constraints.xdc]
Finished Parsing XDC File [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.srcs/constrs_1/new/zybo-z7-constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2060.027 ; gain = 0.000 ; free physical = 3096 ; free virtual = 7414
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2060.027 ; gain = 574.613 ; free physical = 3096 ; free virtual = 7414
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2068.668 ; gain = 8.641 ; free physical = 3078 ; free virtual = 7396

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2641394c7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2538.496 ; gain = 469.828 ; free physical = 2769 ; free virtual = 7087

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2641394c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2641394c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Phase 1 Initialization | Checksum: 2641394c7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2641394c7

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2641394c7

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Phase 2 Timer Update And Timing Data Collection | Checksum: 2641394c7

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a7871cf2

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Retarget | Checksum: 1a7871cf2
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b6e8b186

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Constant propagation | Checksum: 1b6e8b186
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 278b2aa55

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Sweep | Checksum: 278b2aa55
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 347 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 278b2aa55

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
BUFG optimization | Checksum: 278b2aa55
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 278b2aa55

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Shift Register Optimization | Checksum: 278b2aa55
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20a73500b

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Post Processing Netlist | Checksum: 20a73500b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2cae78368

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2cae78368

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Phase 9 Finalization | Checksum: 2cae78368

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             347  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2cae78368

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2cae78368

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2cae78368

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
Ending Netlist Obfuscation Task | Checksum: 2cae78368

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2852.332 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6812
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2852.332 ; gain = 792.305 ; free physical = 2494 ; free virtual = 6812
INFO: [Vivado 12-24828] Executing command : report_drc -file User_IHM_control_wrapper_drc_opted.rpt -pb User_IHM_control_wrapper_drc_opted.pb -rpx User_IHM_control_wrapper_drc_opted.rpx
Command: report_drc -file User_IHM_control_wrapper_drc_opted.rpt -pb User_IHM_control_wrapper_drc_opted.pb -rpx User_IHM_control_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/impl_1/User_IHM_control_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2474 ; free virtual = 6793
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2474 ; free virtual = 6793
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2474 ; free virtual = 6793
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2469 ; free virtual = 6788
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2469 ; free virtual = 6788
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2469 ; free virtual = 6789
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2469 ; free virtual = 6789
INFO: [Common 17-1381] The checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/impl_1/User_IHM_control_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2461 ; free virtual = 6781
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 208d49fb7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2461 ; free virtual = 6781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2461 ; free virtual = 6781

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1eea29ac4

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2460 ; free virtual = 6782

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c187a80d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6782

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c187a80d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6782
Phase 1 Placer Initialization | Checksum: 1c187a80d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6782

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2242f4469

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6782

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 278b15850

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6782

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 278b15850

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6782

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 243d69f95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2460 ; free virtual = 6785

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 13 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2460 ; free virtual = 6786

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ad66041b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6786
Phase 2.4 Global Placement Core | Checksum: 1cd88a400

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6787
Phase 2 Global Placement | Checksum: 1cd88a400

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6787

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b231aaaa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6787

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16c13d489

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6787

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 183274683

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6787

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1484e953b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6787

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 139221177

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6786

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1533af890

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6786

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19df24548

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6786
Phase 3 Detail Placement | Checksum: 19df24548

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2459 ; free virtual = 6786

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 175b1c048

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.419 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e993e2d

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 208396d7b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786
Phase 4.1.1.1 BUFG Insertion | Checksum: 175b1c048

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.419. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b0c3f676

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786
Phase 4.1 Post Commit Optimization | Checksum: 1b0c3f676

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b0c3f676

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b0c3f676

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786
Phase 4.3 Placer Reporting | Checksum: 1b0c3f676

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b2b11e1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786
Ending Placer Task | Checksum: 14813b16f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2458 ; free virtual = 6786
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file User_IHM_control_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2441 ; free virtual = 6769
INFO: [Vivado 12-24828] Executing command : report_utilization -file User_IHM_control_wrapper_utilization_placed.rpt -pb User_IHM_control_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file User_IHM_control_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2440 ; free virtual = 6767
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2439 ; free virtual = 6768
Wrote PlaceDB: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2431 ; free virtual = 6760
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2431 ; free virtual = 6760
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6759
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6759
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6760
Write Physdb Complete: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6760
INFO: [Common 17-1381] The checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/impl_1/User_IHM_control_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2423 ; free virtual = 6752
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 13.419 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2416 ; free virtual = 6746
Wrote PlaceDB: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2407 ; free virtual = 6737
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2407 ; free virtual = 6737
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2397 ; free virtual = 6728
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2397 ; free virtual = 6728
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2395 ; free virtual = 6727
Write Physdb Complete: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2908.359 ; gain = 0.000 ; free physical = 2395 ; free virtual = 6727
INFO: [Common 17-1381] The checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/impl_1/User_IHM_control_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6f930ea1 ConstDB: 0 ShapeSum: 6ee84ba3 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: a13af794 | NumContArr: c01fd335 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e6acc003

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2925.398 ; gain = 17.039 ; free physical = 2323 ; free virtual = 6656

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e6acc003

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2925.398 ; gain = 17.039 ; free physical = 2323 ; free virtual = 6656

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e6acc003

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2925.398 ; gain = 17.039 ; free physical = 2323 ; free virtual = 6656
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13ce0d983

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2307 ; free virtual = 6641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.585 | TNS=0.000  | WHS=-0.145 | THS=-11.320|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00703829 %
  Global Horizontal Routing Utilization  = 0.00229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1118
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1113
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 5

Phase 2 Router Initialization | Checksum: 1ef60b3e9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2307 ; free virtual = 6642

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1ef60b3e9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2307 ; free virtual = 6642

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b714498c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2307 ; free virtual = 6641
Phase 4 Initial Routing | Checksum: 1b714498c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2307 ; free virtual = 6641

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.255 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 243256310

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645
Phase 5 Rip-up And Reroute | Checksum: 243256310

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 240eeac49

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.255 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 240eeac49

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 240eeac49

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645
Phase 6 Delay and Skew Optimization | Checksum: 240eeac49

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.255 | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2179bb79f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645
Phase 7 Post Hold Fix | Checksum: 2179bb79f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.311655 %
  Global Horizontal Routing Utilization  = 0.457721 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2179bb79f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2179bb79f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6645

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28b085a5d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6646

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28b085a5d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6646

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.255 | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 28b085a5d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6646
Total Elapsed time in route_design: 12.54 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16b4cf666

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6646
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16b4cf666

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6646

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.461 ; gain = 41.102 ; free physical = 2311 ; free virtual = 6646
INFO: [Vivado 12-24828] Executing command : report_drc -file User_IHM_control_wrapper_drc_routed.rpt -pb User_IHM_control_wrapper_drc_routed.pb -rpx User_IHM_control_wrapper_drc_routed.rpx
Command: report_drc -file User_IHM_control_wrapper_drc_routed.rpt -pb User_IHM_control_wrapper_drc_routed.pb -rpx User_IHM_control_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/impl_1/User_IHM_control_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file User_IHM_control_wrapper_methodology_drc_routed.rpt -pb User_IHM_control_wrapper_methodology_drc_routed.pb -rpx User_IHM_control_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file User_IHM_control_wrapper_methodology_drc_routed.rpt -pb User_IHM_control_wrapper_methodology_drc_routed.pb -rpx User_IHM_control_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/impl_1/User_IHM_control_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file User_IHM_control_wrapper_timing_summary_routed.rpt -pb User_IHM_control_wrapper_timing_summary_routed.pb -rpx User_IHM_control_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file User_IHM_control_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file User_IHM_control_wrapper_route_status.rpt -pb User_IHM_control_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file User_IHM_control_wrapper_bus_skew_routed.rpt -pb User_IHM_control_wrapper_bus_skew_routed.pb -rpx User_IHM_control_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file User_IHM_control_wrapper_power_routed.rpt -pb User_IHM_control_wrapper_power_summary_routed.pb -rpx User_IHM_control_wrapper_power_routed.rpx
Command: report_power -file User_IHM_control_wrapper_power_routed.rpt -pb User_IHM_control_wrapper_power_summary_routed.pb -rpx User_IHM_control_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file User_IHM_control_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3022.133 ; gain = 0.000 ; free physical = 2272 ; free virtual = 6609
Wrote PlaceDB: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3022.133 ; gain = 0.000 ; free physical = 2272 ; free virtual = 6610
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3022.133 ; gain = 0.000 ; free physical = 2272 ; free virtual = 6610
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3022.133 ; gain = 0.000 ; free physical = 2272 ; free virtual = 6611
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3022.133 ; gain = 0.000 ; free physical = 2272 ; free virtual = 6611
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3022.133 ; gain = 0.000 ; free physical = 2272 ; free virtual = 6611
Write Physdb Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3022.133 ; gain = 0.000 ; free physical = 2272 ; free virtual = 6611
INFO: [Common 17-1381] The checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/impl_1/User_IHM_control_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force User_IHM_control_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]_i_2/O, cell User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[0]_i_2/O, cell User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./User_IHM_control_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3280.219 ; gain = 258.086 ; free physical = 1955 ; free virtual = 6300
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 14:45:07 2024...
