m255
K4
z2
13
cModel Technology
Z0 dE:\code\workspace_FPGA\vga_char\prj\simulation\modelsim
!i10d 8192
!i10e 25
!i10f 100
T_opt
!s110 1657117616
V8YE>Qc0fTM`f^hdi4>bNd0
04 11 4 work tb_vga_char fast 0
=1-48ba4e63e9b7-62c59bae-37a-6620
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.2;57
vclk_gen
Z1 !s110 1657117612
I[D8b==QD:8k`z19YXZ=Y20
Z2 V`JN@9S9cnhjKRR_L]QIcM3
Z3 dE:\code\workspace_FPGA\vga_char\prj\simulation\modelsim
w1656923452
8E:/code/workspace_FPGA/vga_char/prj/ipcore/clk_gen/clk_gen.v
FE:/code/workspace_FPGA/vga_char/prj/ipcore/clk_gen/clk_gen.v
L0 39
Z4 OL;L;10.2;57
r1
31
Z5 o-vlog01compat -work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!i10b 1
!s100 >=0@KIE2Q?^U2?6z3Y1M52
!s85 0
!s108 1657117612.538000
!s107 E:/code/workspace_FPGA/vga_char/prj/ipcore/clk_gen/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/vga_char/prj/ipcore/clk_gen|E:/code/workspace_FPGA/vga_char/prj/ipcore/clk_gen/clk_gen.v|
!s92 -vlog01compat -work work +incdir+E:/code/workspace_FPGA/vga_char/prj/ipcore/clk_gen -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vclk_gen_altpll
R1
Ib1R>HfcdPheJ_X:NCL>451
R2
R3
w1657117525
8E:/code/workspace_FPGA/vga_char/prj/db/clk_gen_altpll.v
FE:/code/workspace_FPGA/vga_char/prj/db/clk_gen_altpll.v
L0 29
R4
r1
31
R5
!i10b 1
!s100 4m[F]VjcZ]kZX<A?AInVa2
!s85 0
!s108 1657117612.715000
!s107 E:/code/workspace_FPGA/vga_char/prj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/vga_char/prj/db|E:/code/workspace_FPGA/vga_char/prj/db/clk_gen_altpll.v|
!s92 -vlog01compat -work work +incdir+E:/code/workspace_FPGA/vga_char/prj/db -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vtb_vga_char
R1
IGCjD]oK0`Ann[`4@M[nJH1
R2
R3
w1657117247
8E:/code/workspace_FPGA/vga_char/prj/../sim/tb_vga_char.v
FE:/code/workspace_FPGA/vga_char/prj/../sim/tb_vga_char.v
L0 3
R4
r1
31
R5
!i10b 1
!s100 51A;LB]QhXe`43<_>boYc2
!s85 0
!s108 1657117612.873000
!s107 E:/code/workspace_FPGA/vga_char/prj/../sim/tb_vga_char.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/vga_char/prj/../sim|E:/code/workspace_FPGA/vga_char/prj/../sim/tb_vga_char.v|
!s92 -vlog01compat -work work +incdir+E:/code/workspace_FPGA/vga_char/prj/../sim -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vvga_char
R1
IPSdHFjcHfWBfTi=5PMXEA3
R2
R3
w1657117119
8E:/code/workspace_FPGA/vga_char/rtl/vga_char.v
FE:/code/workspace_FPGA/vga_char/rtl/vga_char.v
L0 1
R4
r1
31
R5
Z6 !s92 -vlog01compat -work work +incdir+E:/code/workspace_FPGA/vga_char/rtl -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!i10b 1
!s100 ki`[ggIAmIFA4KKTCYfU;0
!s85 0
!s108 1657117612.381000
!s107 E:/code/workspace_FPGA/vga_char/rtl/vga_char.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/vga_char/rtl|E:/code/workspace_FPGA/vga_char/rtl/vga_char.v|
vvga_ctrl
R1
IJJHH3l0<_ZFn@Lo=h4PXO0
R2
R3
w1657073713
8E:/code/workspace_FPGA/vga_char/rtl/vga_ctrl.v
FE:/code/workspace_FPGA/vga_char/rtl/vga_ctrl.v
L0 1
R4
r1
31
R5
R6
!i10b 1
!s100 ne5L1AJW_R9V68gI;FCI23
!s85 0
!s108 1657117612.218000
!s107 E:/code/workspace_FPGA/vga_char/rtl/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/vga_char/rtl|E:/code/workspace_FPGA/vga_char/rtl/vga_ctrl.v|
vvga_pic
Ikgh9oYoheTDm[i@[J6d7k2
R2
R3
w1657117521
8E:/code/workspace_FPGA/vga_char/rtl/vga_pic.v
FE:/code/workspace_FPGA/vga_char/rtl/vga_pic.v
L0 1
R4
r1
31
R5
R1
R6
!i10b 1
!s100 Uc^;Gm?leTlkHkO<LjQfP0
!s85 0
!s108 1657117612.042000
!s107 E:/code/workspace_FPGA/vga_char/rtl/vga_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/vga_char/rtl|E:/code/workspace_FPGA/vga_char/rtl/vga_pic.v|
