   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "i2c.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.I2C_MASTER_IsTxBusy,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	I2C_MASTER_IsTxBusy:
  25              	.LFB427:
  26              	 .file 1 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER/i2c_master.h"
   1:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
   2:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @file i2c_master.h
   3:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @date 2021-01-08
   4:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
   5:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * NOTE:
   6:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * regenerated.
   8:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
   9:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
  10:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @cond
  11:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  **************************************************************************************************
  12:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * I2C_MASTER v4.1.34 Configures USIC channel to transmit & receive data using I2C protocol.
  13:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  14:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  15:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * All rights reserved.
  16:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  17:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  18:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * following conditions are met:
  19:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  20:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  21:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * disclaimer.
  22:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  23:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  24:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * following disclaimer in the documentation and/or other materials provided with the distribution.
  25:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  26:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  27:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * products derived from this software without specific prior written permission.
  28:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  29:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  30:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  31:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  32:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  33:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  34:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  35:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  37:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  38:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * with Infineon Technologies AG (dave@infineon.com).
  39:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  **************************************************************************************************
  40:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  41:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Change History
  42:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * --------------
  43:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  44:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 2015-02-16:
  45:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - Initial version<br>
  46:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  47:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 2015-06-10:
  48:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - AbortTransmit and AbortReceive API return type modified. <br>
  49:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  50:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 2015-08-31:
  51:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - DMA support APIs added
  52:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 2015-10-20:
  53:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - Code snippets updated
  54:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 2016-08-18:
  55:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - Documentation of slave address formatting improved.
  56:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 2017-11-17:
  57:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - Added tx_irqn and rx_irqn to I2C_MASTER_CONFIG_t
  58:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 2017-12-20:
  59:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - Added I2C_MASTER_FlushTxFifo(), I2C_MASTER_FlushRxFifo(), I2C_MASTER_DisableOutputs(), I2C
  60:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  61:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 2019-16-09:
  62:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - Added I2C_MASTER_START_TRANSMIT_RETRIES to control the wait to see the START symbol in the
  63:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - Added I2C_MASTER_STATUS_BUS_ERROR as possible return value from I2C_MASTER_StartTransmitIR
  64:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  65:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 2021-01-08:
  66:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     - Modified check for minimum XMCLib version
  67:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  68:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcond
  69:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
  70:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
  71:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
  72:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #ifndef I2C_MASTER_H
  73:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #define I2C_MASTER_H
  74:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
  75:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
  76:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
  77:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**************************************************************************************************
  78:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * HEADER FILES
  79:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  **************************************************************************************************
  80:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #include "xmc_gpio.h"
  81:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #include "xmc_i2c.h"
  82:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #include "i2c_master_conf.h"
  83:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
  84:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if(UC_FAMILY == XMC4)
  85:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if ((I2C_MASTER_DMA_TX_ENABLED == 1) || (I2C_MASTER_DMA_RX_ENABLED == 1))
  86:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #include "GLOBAL_DMA/global_dma.h"
  87:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
  88:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
  89:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
  90:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #include "DAVE_Common.h"
  91:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
  92:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
  93:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** typedef void(*i2c_master_fptr_cbhandler)(void);
  94:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
  95:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**************************************************************************************************
  96:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * MACROS
  97:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  **************************************************************************************************
  98:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #define I2C_MASTER_XMC_LIB_MAJOR_VERSION 2
  99:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #define I2C_MASTER_XMC_LIB_MINOR_VERSION 0
 100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #define I2C_MASTER_XMC_LIB_PATCH_VERSION 0
 101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if !((XMC_LIB_MAJOR_VERSION > I2C_MASTER_XMC_LIB_MAJOR_VERSION) ||\
 103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****       ((XMC_LIB_MAJOR_VERSION == I2C_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > I2C_
 104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****       ((XMC_LIB_MAJOR_VERSION == I2C_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == I2C
 105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #error "I2C_MASTER requires XMC Peripheral Library v2.0.0 or higher"
 106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #ifndef I2C_MASTER_START_TRANSMIT_RETRIES
 109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #define I2C_MASTER_START_TRANSMIT_RETRIES (0x7fff)
 110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**************************************************************************************************
 113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * ENUMS
 114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  **************************************************************************************************
 115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @ingroup I2C_MASTER_enumerations
 117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @{
 118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Initialization status.
 121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** typedef enum I2C_MASTER_STATUS
 123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
 124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_STATUS_SUCCESS = 0U,           /*!< I2C_MASTER SUCCESS */
 125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_STATUS_FAILURE = 1U,           /*!< I2C_MASTER FAILURE */
 126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_STATUS_BUSY = 2U,              /*!< I2C_MASTER BUSY */
 127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_STATUS_UNSUPPORTED_MODE = 3U,  /*!< I2C_MASTER UNSUPPORTED MODE */
 128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_STATUS_BUS_ERROR = 4U          /*!< I2C_MASTER BUS_ERROR */
 129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** } I2C_MASTER_STATUS_t;
 130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Direction
 133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** typedef enum I2C_MASTER_DIRECTION
 135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
 136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_DIRECTION_TRANSMIT = 0U,   /*!< Direction indicates transmit */
 137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_DIRECTION_RECEIVE = 1U     /*!< Direction indicates receive */
 138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** } I2C_MASTER_DIRECTION_t;
 139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Enum used to identify the transfer type used for either transmit or receive function.
 142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** typedef enum I2C_MASTER_TRANSFER_MODE
 144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
 145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_TRANSFER_MODE_INTERRUPT,  /**< Implement data transmit or receive using interrupts */
 146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_TRANSFER_MODE_DMA,        /**< Implement data transmit or receive using DMA */
 147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_TRANSFER_MODE_DIRECT      /**< This configuration exposes signals for external APP con
 148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** } I2C_MASTER_TRANSFER_MODE_t;
 149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @}
 151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**************************************************************************************************
 153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** * DATA STRUCTURES
 154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** ***************************************************************************************************
 155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @ingroup I2C_MASTER_datastructures
 158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @{
 159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Structure for DMA configuration.
 162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if ((I2C_MASTER_DMA_TX_ENABLED == 1) || (I2C_MASTER_DMA_RX_ENABLED == 1))
 164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** typedef struct I2C_MASTER_DMA_CONFIG
 165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
 166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   const XMC_DMA_CH_CONFIG_t * dma_ch_config;   /**< Pointer to the DMA channel configuration.*/
 167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   GLOBAL_DMA_t * global_dma;                   /**< Global DMA handle */
 168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint8_t dma_channel;                         /**< DMA channel number */
 169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** } I2C_MASTER_DMA_CONFIG_t;
 170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Constant structure for holding the configuration parameters of I2C channel.
 173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** typedef struct I2C_MASTER_CONFIG
 175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
 176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    const XMC_I2C_CH_CONFIG_t *brg_config;             /*!< Basic I2C configuration from the GUI wit
 177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if (I2C_MASTER_DMA_TX_ENABLED == 1)
 178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    const I2C_MASTER_DMA_CONFIG_t * const transmit_dma_config; /**< Pointer to the DMA channel confi
 179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                                    data transmission.*/
 180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if (I2C_MASTER_DMA_RX_ENABLED == 1)
 182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    const I2C_MASTER_DMA_CONFIG_t * const receive_dma_config;  /**< Pointer to the DMA channel confi
 183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                                    data reception.*/
 184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    i2c_master_fptr_cbhandler fptr_i2c_config;         /*!< Function pointer to configure the MUX va
 186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    i2c_master_fptr_cbhandler fptr_i2c_enable_io;      /*!< Function pointer to enable SDA/SCL outpu
 187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    i2c_master_fptr_cbhandler fptr_i2c_disable_io;     /*!< Function pointer to disable SDA/SCL outp
 188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    i2c_master_fptr_cbhandler tx_cbhandler;            /*!< Function pointer to hold the callback fu
 190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                            called when the transmission is complete
 191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    i2c_master_fptr_cbhandler rx_cbhandler;            /*!< Function pointer to hold the callback fu
 192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                            called when the reception is complete*/
 193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    i2c_master_fptr_cbhandler nack_cbhandler;          /*!< Function pointer to hold the callback fu
 194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                            called when nack is received*/
 195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    i2c_master_fptr_cbhandler arbitration_cbhandler;   /*!< Function pointer to hold the callback fu
 196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                            called when arbitration lost is occured*
 197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    i2c_master_fptr_cbhandler error_cbhandler;         /*!< Function pointer to hold the callback fu
 198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                            called when error is detected.*/
 199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    I2C_MASTER_TRANSFER_MODE_t transmit_mode;          /**< Mode used for transmitting data. Data ca
 200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                            interrupt, DMA or direct(using polling o
 201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    I2C_MASTER_TRANSFER_MODE_t receive_mode;           /**< Mode used for receiving data. Data can b
 202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                            interrupt, DMA or direct(using polling o
 203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    XMC_USIC_CH_FIFO_SIZE_t txFIFO_size;               /*!< TxFIFO size configuration*/
 205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    XMC_USIC_CH_FIFO_SIZE_t rxFIFO_size;               /*!< RxFIFO size configuration*/
 206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    IRQn_Type tx_irqn;
 208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    IRQn_Type rx_irqn; 
 209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** } I2C_MASTER_CONFIG_t;
 210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Structure to hold the dynamic variables for the I2C_MASTER communication.
 213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** typedef struct I2C_MASTER_RUNTIME
 215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
 216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint8_t * tx_data;                     /*!< Pointer to the transmit data buffer*/
 217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint8_t * rx_data;                     /*!< Pointer to the receive data buffer*/
 218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint32_t tx_data_count;                /*!< Number of bytes of data to be transmitted*/
 219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   volatile uint32_t tx_data_index;       /*!< Index to the byte to be transmitted next in the tx_da
 220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint32_t rx_data_count;                /*!< Number of bytes of data to be received*/
 221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if (I2C_MASTER_DMA_RX_ENABLED == 1)
 222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint32_t rx_dma_data_count;            /*!< Number of bytes of data to be received-DMA mode*/
 223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint32_t rx_dma_data_index;            /*!< Index of bytes of data to be received-DMA mode*/
 224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   volatile uint32_t rx_data_index;       /*!< Indicates the number of bytes currently available in 
 226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   volatile uint32_t direction;           /*!< Indicates TRANSMIT/RECEIVE */
 227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint32_t send_stop;                    /*!< Indicates to stop the I2C */
 228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint32_t send_nack;                    /*!< Indicates to send nack */
 229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint8_t tx_ack_sr;                         /*!< Service request number assigned to transmit inter
 230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   uint8_t rx_sr;                         /*!< Service request number assigned to receive interrupts
 231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   volatile bool tx_busy;                 /*!< Status flag to indicate busy when a transmission is a
 232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   volatile bool rx_busy;                 /*!< Status flag to indicate busy when a reception is assi
 233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   volatile bool bus_acquired;            /*!< flag to indicate whether bus is acquired or not */
 234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** } I2C_MASTER_RUNTIME_t;
 235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Handler structure with pointers to dynamic and static parameters.
 239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** typedef struct I2C_MASTER
 241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
 242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_USIC_CH_t *channel;                    /*!< USIC channel*/
 243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   const I2C_MASTER_CONFIG_t * const config;  /*!< I2C configuration structure pointer*/
 244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   I2C_MASTER_RUNTIME_t * const runtime;      /*!< Pointer to the structure holding all variables,
 245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****    	                                               that can change at runtime*/
 246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** } I2C_MASTER_t;
 247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @}
 250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #ifdef __cplusplus
 253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** extern "C" {
 254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @ingroup I2C_MASTER_apidoc
 259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @{
 260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**************************************************************************************************
 263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * API PROTOTYPES
 264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  **************************************************************************************************
 265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Get I2C_MASTER APP version.
 267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return \a DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description: </b><br>
 270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * The function can be used to check application software compatibility with a
 271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * specific version of the APP.
 272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
 275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_APP_VERSION_t version;
 279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_Init();
 280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    version = I2C_MASTER_GetAppVersion();
 281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(version.major != 4U)
 282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1)
 285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {}
 286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 0;
 287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
 288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
 289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** DAVE_APP_VERSION_t I2C_MASTER_GetAppVersion(void);
 291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief This function initializes the I2C_MASTER APP based on user provided configuration.
 293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None
 295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description: </b><br>
 297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * I2C configurations like channel selection,baud rate setting,
 298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * FIFO configuration etc are done in this API.
 299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Protocol specific interrupts can also be enabled using the I2C_MASTER_Init
 300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * function.
 301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * #include "DAVE.h"
 306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * int main(void)
 307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * {
 308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   // Initializing the modules and the multiplexer
 309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   DAVE_Init(); // I2C_MASTER_Init will be called from DAVE_Init()
 310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   while(1)
 311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   {}
 312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   return 0;
 313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * }
 314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
 315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_Init(const I2C_MASTER_t *const handle);
 319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief  Receives the data from I2C slave device.
 323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C device handle of type I2C_MASTER_t*
 324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_start Flag to indicate that the start condition need to be send.
 325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  address I2C slave device address.
 326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  data buffer to receive data.
 327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  count The number of bytes to be received from slave.
 328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_stop The flag to indicate that the stop condition need to be send.
 329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_nack The flag to indicate that the NACK condition need to be send for the last byte
 330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return @ref I2C_MASTER_STATUS_t Status.
 331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>NOTE: </b><br>
 332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * I2C_MASTER_Receive API can be used in Interrupt and Direct modes.\n
 333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
 334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * followed by 1-bit field for read/write).\n
 337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
 342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define BYTES_TO_READ 10
 344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define BYTES_TO_TRANSMIT 10
 345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  typedef enum PCA9502_REGADDR {
 347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_DIR    = 0xA << 3,
 348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_STATE  = 0xB << 3,
 349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_INTE   = 0xC << 3,
 350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_CTRL   = 0xE << 3
 351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  } PCA9502_REGADDR_t;
 352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t mem_address[2];
 354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t data = 0x55;
 355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t rx_data;
 356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   DAVE_STATUS_t init_status;  
 360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   init_status = DAVE_Init();
 361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   if(init_status == DAVE_STATUS_SUCCESS)
 362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   {
 363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     mem_address[0] = IO_STATE;//memory which need to be read from slave
 364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     //Write data to IO EXPANDER
 365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0,false,SLAVE_ADDRESS,&data,1,true);
 369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     //Read data from IO EXPANDER
 372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Receive(&I2C_MASTER_0,true,SLAVE_ADDRESS,&rx_data,1,true,true);
 376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   }
 378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   while(1)
 379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   { }
 380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  return 0;
 381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * }
 382:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 383:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
 384:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 385:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 386:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_Receive(I2C_MASTER_t *handle, bool send_start, const uint32_t addres
 387:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                        uint8_t * data, const uint32_t count, bool send_stop, bool s
 388:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 389:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 390:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Transmits data to I2C slave device.
 391:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 392:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C device handle of type I2C_MASTER_t*
 393:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_start The flag to indicate that the start condition need to be send.
 394:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  address I2C slave device address.
 395:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  data buffer containing the data to transmit.
 396:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  size The number of bytes to be send to slave.
 397:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_stop The flag to indicate that the stop condition need to be send.
 398:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 399:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return @ref I2C_MASTER_STATUS_t Status.
 400:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>NOTE: </b><br>
 401:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * I2C_MASTER_Transmit API can be used in Interrupt and Direct modes.\n
 402:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
 403:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 404:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 405:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * followed by 1-bit field for read/write). \n
 406:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 407:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 
 408:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 409:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 410:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
 411:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
 412:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  typedef enum PCA9502_REGADDR {
 413:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_DIR    = 0xA << 3,
 414:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_STATE  = 0xB << 3,
 415:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_INTE   = 0xC << 3,
 416:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_CTRL   = 0xE << 3
 417:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  } PCA9502_REGADDR_t;
 418:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 419:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t tx_buffer[64] = {0x01,0x02,0x03,0x04,0x05};
 420:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t mem_address[2];
 421:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 422:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 423:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 424:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
 425:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
 426:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 427:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 428:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      mem_address[0] = IO_STATE;//memory which need to be read from slave
 429:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Write data to IO EXPANDER
 430:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 431:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 432:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 433:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0,false,SLAVE_ADDRESS,tx_buffer,5,true);
 434:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 435:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 436:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1)
 437:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    { }
 438:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 439:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   return 0;
 440:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * }
 441:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 442:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
 443:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 444:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 445:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_Transmit(I2C_MASTER_t *handle, bool send_start, const uint32_t addre
 446:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 		                                uint8_t *data, const uint32_t size, bool send_stop);
 447:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 448:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 449:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Get the I2C flag status.
 450:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 451:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C device handle of type I2C_MASTER_t*
 452:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  flagtype   single or multiple flags, whose status need to be checked.
 453:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *			 	      bitwise OR operation on elements of enum XMC_I2C_CH_STATUS_FLAG_t can be used to selec
 454:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                    multiple flags.
 455:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 456:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return uint32_t Flag status.
 457:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 458:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 459:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 460:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 461:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 462:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
 463:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 464:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
 465:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 466:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 467:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
 468:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
 469:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 470:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 471:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
 472:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 473:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
 474:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
 475:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
 476:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 477:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1)
 478:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {}
 479:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 480:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   return 0;
 481:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
 482:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 483:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
 484:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 485:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 486:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** uint32_t I2C_MASTER_GetFlagStatus(const I2C_MASTER_t *handle, uint32_t flagtype);
 487:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 488:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 489:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Clear the I2C flag status.
 490:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 491:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C device handle of type I2C_MASTER_t*
 492:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  flagtype   single or multiple flags, whose status need to be checked.
 493:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                    The bitwise OR operation on elements of enum XMC_I2C_CH_STATUS_FLAG_t can be 
 494:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                    multiple flags.
 495:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 496:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None <BR>
 497:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 498:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 499:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 500:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
 501:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 502:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
 503:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 504:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 505:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
 506:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 507:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
 508:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 509:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 510:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
 511:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 512:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
 513:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
 514:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
 515:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 516:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 517:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1)
 518:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {}
 519:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 520:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   return 0;
 521:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * }
 522:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
 523:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 524:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 525:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** void I2C_MASTER_ClearFlag(const I2C_MASTER_t *handle, uint32_t flagtype);
 526:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 527:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 528:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Aborts the ongoing data transmission.
 529:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 530:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return I2C_MASTER_STATUS_t status
 531:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 532:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
 533:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * If there is a transmission in progress, it will be stopped. Once the transmission is stopped, 
 534:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * user can start a new transmission without delay.
 535:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 536:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 537:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 538:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 539:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
 540:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 541:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 542:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 543:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 544:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t tx_buf[50] = "ABCDEFGHIJKLMNOPQRSTUVWXYZ";
 545:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 546:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 547:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 548:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
 549:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
 550:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 551:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 552:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &tx_buf[0], 16, true);
 553:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_AbortTransmit(&I2C_MASTER_0);
 554:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStop(&I2C_MASTER_0);
 555:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &tx_buf[0], 16, true);
 556:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 557:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 558:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1U)
 559:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 560:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 561:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 562:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
 563:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
 564:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 565:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
 566:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 567:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 568:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_AbortTransmit(const I2C_MASTER_t *const handle);
 569:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 570:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 571:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** * @brief Stops the active data reception request.
 572:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 573:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return I2C_MASTER_STATUS_t status
 574:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 575:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
 576:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * If a reception is in progress, it will be stopped. When a reception request
 577:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * is active, user will not be able to place a new receive request till the active
 578:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * reception is complete. This API can stop the progressing reception to make
 579:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * a new receive request.
 580:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 581:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 582:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 583:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
 584:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 585:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 586:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 587:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 588:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 589:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 590:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   uint8_t rx_buf[25];
 591:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   uint8_t tx_buf[2];
 592:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   DAVE_STATUS_t init_status;
 593:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   init_status = DAVE_Init();
 594:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   if(init_status == DAVE_STATUS_SUCCESS)
 595:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   {
 596:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     //send the address from which data to be transfered
 597:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     tx_buf[0] = 0;
 598:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &tx_buf[0], 1, false);
 599:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 600:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Receive(&I2C_MASTER_0, true, SLAVE_ADDRESS, &rx_buf[0], 16, true, true);
 601:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_AbortReceive(&I2C_MASTER_0);
 602:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_SendStop(&I2C_MASTER_0);
 603:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &tx_buf[0], 1, false);
 604:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 605:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Receive(&I2C_MASTER_0, true, SLAVE_ADDRESS, &rx_buf[0], 16, true, true);
 606:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 607:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   }
 608:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   while(1U)
 609:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   {
 610:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   }
 611:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 612:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   return 1U;
 613:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * }
 614:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 615:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
 616:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 617:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 618:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_AbortReceive(const I2C_MASTER_t *const handle);
 619:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 620:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 621:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if (I2C_MASTER_DMA_TX_ENABLED == 1U) || defined(DOXYGEN)
 622:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 623:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Registers a request for transmitting data over I2C channel using DMA.
 624:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 625:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 626:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  block_size size of the block
 627:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  addr    address\n
 628:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \b Range: minimum= 1, maximum= 4095.
 629:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 630:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return  I2C_MASTER_STATUS_t: Status of transmit request.\n
 631:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_SUCCESS if the request is accepted.\n
 632:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_BUSY if a transmission is in progress.\n
 633:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 634:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 635:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * request is registered.
 636:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 637:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
 638:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * The data transmission is accomplished using DMA. User can configure a callback function in the A
 639:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * When the data is fully transmitted, the callback function will be executed. The function uses AP
 640:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * structure to store the status of transmission.
 641:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * This function only registers a data transmission request, if there is no active transmission in 
 642:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Actual data transmission happens through DMA channel.
 643:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * A maximum of 4095 bytes can be transmitted in one API call. This limit is because of the DMA sin
 644:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Callback function is executed when all the data bytes are transmitted.
 645:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 646:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for
 647:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * the completion of data transmission.
 648:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * If data more than the block size of 4095 have to be transmitted, user will have to transmit them
 649:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * calls to this API.
 650:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>NOTE: </b><br>
 651:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * I2C_MASTER_StartTransmitDMA API can be used in DMA mode.
 652:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Transmit should be configured as "DMA" mode in advanced settings tab. \n
 653:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Address(addr) should reserve an additional bit at the LSB for read/write indication. For example
 654:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 655:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 656:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * followed by 1-bit field for read/write).<br>
 657:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
 658:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 659:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 660:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 661:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 662:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 663:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t Send_Data[] = "Infineon Technologies";
 664:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 665:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 666:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
 667:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 668:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
 669:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 670:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 671:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
 672:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 673:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    {
 674:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	      // wait for ACK
 675:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    }
 676:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 677:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // write to address 0
 678:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
 679:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 680:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    {
 681:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	      // wait for ACK
 682:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    }
 683:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 684:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // trigger the DMA
 685:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitDMA(&I2C_MASTER_0, sizeof(Send_Data), Send_Data);
 686:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 687:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 688:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
 689:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 690:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
 691:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
 692:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
 693:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
 694:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 695:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
 696:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * }
 697:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
 698:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 699:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 700:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_StartTransmitDMA(const I2C_MASTER_t *const handle, uint32_t block_si
 701:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 702:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 703:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if (I2C_MASTER_DMA_RX_ENABLED == 1U) || defined(DOXYGEN)
 704:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 705:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Registers a request for receiving data over I2C_MASTER channel using DMA.
 706:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 707:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 708:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle  Pointer to I2C_MASTER_t handle structure
 709:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param block_size  size of the block
 710:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  addr  address \n
 711:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \b Range: minimum= 1, maximum= 4095.
 712:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 713:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return  I2C_MASTER_STATUS_t: Status for receive request.\n
 714:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_SUCCESS if the request is accepted.\n
 715:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_BUSY if a reception is in progress.\n
 716:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 717:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
 718:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Data will be received asynchronously. When the requested number of data bytes are received, opti
 719:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * configured callback function will be executed.
 720:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * This function only registers a request to receive a number of data bytes from a USIC channel.
 721:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * When all the requested number of data bytes are received, the configured callback function will 
 722:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * If a callback function is not configured, the user has to poll for the value of the variable, \a
 723:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * handle->runtime->rx_busy to be false. The value is updated to \a false when all the requested nu
 724:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * are received.
 725:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * A maximum of 4095 bytes can be received in one API call. This limit is because of the DMA single
 726:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 727:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>NOTE: </b><br>: I2C_MASTER_StartReceiveDMA API can be used only in DMA mode
 728:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Receive should be configured as "DMA" mode in advanced settings tab \n
 729:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Address(addr) should reserve an additional bit at the LSB for read/write indication. For example
 730:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 731:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 732:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * followed by 1-bit field for read/write).<br>
 733:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 734:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
 735:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 736:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 737:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 738:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 739:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  //Pre condition:
 740:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  //Transmit mode and receive mode should be configured to "DMA" in advanced settings tab
 741:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 742:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t ReadData[256];
 743:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 744:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 745:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
 746:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 747:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
 748:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 749:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 750:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
 751:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 752:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    {
 753:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	      // wait for ACK
 754:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    }
 755:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 756:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // write to address 0
 757:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
 758:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 759:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    {
 760:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	      // wait for ACK
 761:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    }
 762:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 763:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
 764:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 765:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    {
 766:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	      // wait for ACK
 767:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *	    }
 768:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 769:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  
 770:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartReceiveDMA(&I2C_MASTER_0, 200, ReadData);
 771:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 772:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 773:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
 774:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 775:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
 776:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
 777:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
 778:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
 779:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 780:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
 781:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
 782:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  @endcode
 783:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 784:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 785:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_StartReceiveDMA(const I2C_MASTER_t *const handle, uint32_t block_siz
 786:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 787:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 788:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if (I2C_MASTER_INTERRUPT_TX_ENABLED == 1U)
 789:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 790:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Registers a request for transmitting data over I2C_MASTER channel.
 791:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 792:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 793:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_start flag to indicate the start condition
 794:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  address slave address
 795:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  data    pointer to buffer
 796:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  size    number of bytes
 797:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_stop flag to indicate the stop condition\n
 798:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \b Range: minimum= 1, maximum= maximum supported by uint32_t.
 799:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 800:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return  I2C_MASTER_STATUS_t: Status of transmit request.\n
 801:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_SUCCESS if the request is accepted.\n
 802:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_BUSY if a transmission is in progress.\n
 803:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 804:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 805:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * request is registered.
 806:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 807:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
 808:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * The data transmission is accomplished using transmit interrupt. User can configure a callback fu
 809:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * When the data is fully transmitted, the callback function will be executed. If transmit FIFO is 
 810:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * the trigger limit is set to 1. So the transmit interrupt will be generated when all the data in 
 811:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * from FIFO. The function uses APP handle's runtime structure to store the data pointer, count, da
 812:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * status of transmission. This function only registers a data transmission request if there is no 
 813:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * in progress.
 814:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Actual data transmission happens in the transmit interrupt service routine. A trigger is generat
 815:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * interrupt to start loading the data. If transmit FIFO is configured, the data is filled into the
 816:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Transmit interrupt will be generated next time when the transmit FIFO is empty. At this point of
 817:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * some more data to be transmitted, it is loaded to the FIFO again. When FIFO is not enabled, data
 818:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * byte at a time. On transmission of each byte an interrupt is generated and the next byte is tran
 819:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * interrupt service routine. Callback function is executed when all the data bytes are transmitted
 820:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of t
 821:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * structure( \a handle->runtime->tx_busy ) to check for the completion of data transmission.<br>
 822:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>NOTE: </b><br>: I2C_MASTER_StartTransmitIRQ API can be used only in Interrupt mode.
 823:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Transmit should be configured as "Interrupt" mode in advanced settings tab.\n
 824:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
 825:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 826:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 827:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * followed by 1-bit field for read/write).
 828:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 829:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 830:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 831:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
 832:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 833:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t tx_buffer[64] = {0x01,0x02,0x03,0x04,0x05};
 834:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t mem_address[2];
 835:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 836:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 837:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 838:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
 839:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
 840:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 841:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 842:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      mem_address[0] = 0x00;//memory which need to be read from slave
 843:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Write data to IO EXPANDER
 844:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 845:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 846:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 847:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,false,SLAVE_ADDRESS,tx_buffer,64,true);
 848:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 849:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 850:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1)
 851:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    { }
 852:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 853:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 0;
 854:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
 855:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 856:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
 857:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 858:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 859:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 860:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_StartTransmitIRQ(I2C_MASTER_t *handle, bool send_start, const uint32
 861:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                 uint8_t *data, const uint32_t size, bool send_stop)
 862:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 863:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #if (I2C_MASTER_INTERRUPT_RX_ENABLED == 1U)
 864:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 865:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Registers a request for receiving data over I2C_MASTER channel.
 866:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 867:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 868:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle  Pointer to I2C_MASTER_t handle structure
 869:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_start flag to indicate the start condition
 870:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  address slave address
 871:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  data    pointer to buffer
 872:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  count    number of bytes
 873:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_stop flag to indicate the stop condition
 874:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  send_nack flag to indicate the nack condition\n
 875:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \b Range: minimum= 1, maximum= maximum value supported by type uint32_t.
 876:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 877:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return  I2C_MASTER_STATUS_t: Status for receive request.\n
 878:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_SUCCESS if the request is accepted.\n
 879:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_BUSY if a reception is in progress.\n
 880:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 881:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 882:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
 883:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Data will be received asynchronously. When the requested number of data bytes are received, opti
 884:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * configured callback function will be executed. Based on the UI configuration, either standard re
 885:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * receive FIFO is used for data reception. An interrupt is configured for reading received data fr
 886:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * function only registers a request to receive a number of data bytes from a USIC channel. If FIFO
 887:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * reception, the FIFO limit is dynamically configured to optimally utilize the CPU load.  When all
 888:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * of data bytes are received, the configured callback function will be executed. If a callback fun
 889:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * configured, the user has to poll for the value of the variable, \a handle->runtime->rx_busy to b
 890:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * is updated to \a false when all the requested number of data bytes are received.<br>
 891:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>NOTE: </b><br>: I2C_MASTER_StartReceiveIRQ API can be used only in Interrupt mode.
 892:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Receive should be configured as "Interrupt" mode in advanced settings tab.\n
 893:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
 894:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 895:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 896:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * followed by 1-bit field for read/write).
 897:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 898:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 899:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 900:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
 901:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 902:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t rx_buffer[64];
 903:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t mem_address[2];
 904:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 905:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 906:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 907:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
 908:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
 909:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 910:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 911:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      mem_address[0] = 0x00;//memory which need to be read from slave
 912:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     //Write data to IO EXPANDER
 913:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 914:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 915:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 916:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,rx_buffer,64,true, true);
 917:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 918:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 919:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1)
 920:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    { }
 921:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 0;
 922:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
 923:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 924:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
 925:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 926:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 927:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  I2C_MASTER_STATUS_t I2C_MASTER_StartReceiveIRQ(I2C_MASTER_t *handle, bool send_start, const uint32
 928:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****                                                uint8_t * data, const uint32_t count, bool send_stop
 929:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** #endif
 930:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 931:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 932:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 933:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Gets the transmit FIFO event flags.
 934:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 935:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 936:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 937:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return uint32_t: Status of the STBI and TBERI bits in TRBSR register in
 938:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                      their bit positions.\n
 939:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                      \b Range: Use type @ref XMC_USIC_CH_TXFIFO_EVENT_t for the bitmask of event
 940:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 941:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
 942:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Function reads the value of TRBSR register. It masks the standard transmit buffer interrupt flag
 943:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * buffer error flag before providing the value.
 944:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * User has to mask the bits of interest before checking the status.
 945:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>NOTE: </b><br>: Enable transmit fifo in Advanced settings tab. <br>
 946:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
 947:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 948:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
 949:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 950:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 951:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 952:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t mem_address[2];
 953:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
 954:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
 955:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
 956:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
 957:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 958:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 959:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      mem_address[0] = 0x00;//memory which need to be read from slave
 960:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Configure transmit fifo trigger limit as 10
 961:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SetTXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
 962:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 963:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 964:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,16,false);
 965:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Wait for FIFO transmit standard buffer interrupt to fill it again with remaining data
 966:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while((I2C_MASTER_GetTXFIFOStatus(&I2C_MASTER_0) & XMC_USIC_CH_TXFIFO_EVENT_STANDARD) == 0)
 967:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearTXFIFOStatus(&I2C_MASTER_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
 968:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,6,false);
 969:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 970:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
 971:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
 972:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
 973:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
 974:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
 975:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
 976:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
 977:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
 978:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
 979:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
 980:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 981:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
 982:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE uint32_t I2C_MASTER_GetTXFIFOStatus(const I2C_MASTER_t* const handle)
 983:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
 984:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_GetTXFIFOStatus: invalid handle", (handle != NULL));
 985:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   return XMC_USIC_CH_TXFIFO_GetEvent(handle->channel);
 986:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
 987:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
 988:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
 989:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Configures trigger limit for the transmit FIFO.
 990:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 991:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 992:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  size   FIFO size
 993:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  limit Value of transmit FIFO filling level, transition below which the interrupt should 
 994:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *               \bRange: 0 to transmit FIFO size.\n
 995:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *               e.g, If transmit FIFO size is 16, and limit is configured as 8, FIFO standard tran
 996:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *               will be generated when the FIFO filling level drops from 8 to 7.\n
 997:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
 998:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None\n
 999:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1000:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1001:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Transmit FIFO trigger limit is configured by setting its value in the TBCTR register.
1002:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Transmit FIFO is configured to generate interrupt when the FIFO filling level drops
1003:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * below the trigger limit.
1004:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1005:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1006:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1007:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1008:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1009:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1010:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1011:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t Send_Data[] = "Infineon Technologies";
1012:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1013:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1014:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1015:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1016:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1017:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1018:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1019:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Configure transmit fifo trigger limit, draining level as 10
1020:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SetTXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1021:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // Execution will happen two times in the interrupt handler as the limit is set to 10
1022:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, Send_Data, 16, true);
1023:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1024:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1025:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1026:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1027:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1028:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1029:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1030:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1031:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1032:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
1033:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1034:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1035:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1036:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1037:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SetTXFIFOTriggerLimit(I2C_MASTER_t * const handle, const uint32_t s
1038:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 		                                              const uint32_t limit)
1039:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1040:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SetTXFIFOTriggerLimit: invalid handle", (handle != NULL));
1041:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(handle->channel, (XMC_USIC_CH_FIFO_SIZE_t)size, limit);
1042:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1043:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1044:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Configures trigger limit for the receive FIFO.
1045:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1046:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1047:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  size   FIFO size
1048:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  limit Value of receive FIFO filling level, transition above which the interrupt should b
1049:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *               \bRange: 0 to receive FIFO size.\n
1050:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *               e.g, If receive FIFO size is 16, and limit is configured as 8, FIFO receive buffer
1051:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *               will be generated when the FIFO filling level rises from 8 to 9.\n
1052:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1053:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None\n
1054:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1055:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1056:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Receive FIFO trigger limit is configured by setting its value in the RBCTR register.
1057:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Receive FIFO is configured to generate interrupt when the FIFO filling level rises
1058:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * above the trigger limit.
1059:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1060:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1061:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1062:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1063:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1064:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1065:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1066:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1067:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t Rx_Data[256];
1068:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1069:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1070:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1071:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1072:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1073:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1074:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1075:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Configure receive fifo trigger limit to filling level as 10
1076:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SetRXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1077:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // Execution will happen two times in the receive interrupt handler as the limit is set to 
1078:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Receive(&I2C_MASTER_0, true, SLAVE_ADDRESS, Rx_Data, 16, true, true);
1079:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
1080:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1081:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1082:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1083:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1084:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1085:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1086:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1087:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1088:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
1089:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1090:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1091:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1092:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1093:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SetRXFIFOTriggerLimit(I2C_MASTER_t * const handle, const uint32_t s
1094:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 		                                              const uint32_t limit)
1095:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1096:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SetRXFIFOTriggerLimit: invalid handle", (handle != NULL));
1097:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel, (XMC_USIC_CH_FIFO_SIZE_t)size, limit);
1098:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1099:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Checks if the transmit FIFO is full.
1102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return bool Status of transmit FIFO filling level.
1106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *              \bRange: \atrue- if transmit FIFO is full.<br>
1107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                       \afalse- if transmit FIFO is not full.<br>
1108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Checks the status using the register TRBSR. Can be used while filling
1110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * data to the transmit FIFO.
1111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>NOTE: </b><br>: Transmit should be "Direct" mode in advanced settings tab.<br>
1112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t send_data[] = "Infineon Technologies";
1121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t status;
1124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    status = DAVE_Init();           // Initialization of DAVE APPs
1125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(status == DAVE_STATUS_FAILURE)
1127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("DAVE APPs initialization failed\n");
1129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &send_data[0], 10, false);
1135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  //Wait when Tx FIFO is full
1136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  while(!I2C_MASTER_IsTXFIFOFull(&I2C_MASTER_0))
1137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    I2C_MASTER_Transmit(&I2C_MASTER_0, false, SLAVE_ADDRESS, &send_data[0], 10, false);
1139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  while(1U)
1141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * }
1144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE bool I2C_MASTER_IsTXFIFOFull(const I2C_MASTER_t* const handle)
1147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_IsTXFIFOFull: invalid handle", (handle != NULL));
1149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   return XMC_USIC_CH_TXFIFO_IsFull(handle->channel);
1150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Checks if the receive FIFO is empty.
1154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return bool Status of receive FIFO filling level.
1158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *              \bRange: \atrue- if receive FIFO is empty.<br>
1159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *                       \afalse- if receive FIFO still has data.<br>
1160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Checks the status using the register TRBSR. Can be used while reading data from the receive FIFO
1162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
1168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    uint8_t rec_data[64];
1172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    uint8_t index = 0, loc_index = 0;
1173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // write to address 0
1183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(index < 16)
1196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        I2C_MASTER_ReceiveACK(&I2C_MASTER_0);
1198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        index++;
1199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Wait when Rx FIFO is empty
1201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(!I2C_MASTER_IsRXFIFOEmpty(&I2C_MASTER_0))
1202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        rec_data[loc_index++] = I2C_MASTER_GetReceivedByte(&I2C_MASTER_0);
1204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   while(1U)
1207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   {
1208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   }
1209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE bool I2C_MASTER_IsRXFIFOEmpty(const I2C_MASTER_t* const handle)
1213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_IsRXFIFOEmpty: invalid handle", (handle != NULL));
1215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   return XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel);
1216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Gets the status of event flags related to receive FIFO.
1220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return uint32_t: Status of standard receive buffer event, alternative receive buffer event and 
1225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * error event in their bit positions in TRBSR register.\n
1226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \b Range: Use type @ref XMC_USIC_CH_RXFIFO_EVENT_t for event bitmasks. Multiple events' status c
1227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * comparison using \a OR operation.
1228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * It provides the status of standard receive buffer event, alternative receive buffer event and re
1231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * event.
1232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Function masks the TRBSR register with the bitmask of SRBI, ARBI and RBERI flags. User has to ma
1233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * interest before checking the status.
1234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   #define SLAVE_ADDRESS 0xA0
1240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   uint8_t mem_address[2];
1241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   int main(void)
1242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   {
1243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     DAVE_STATUS_t init_status;
1244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     init_status = DAVE_Init();
1246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     if(init_status == DAVE_STATUS_SUCCESS)
1247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     {
1248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       mem_address[0] = 0x00;//memory which need to be read from slave
1249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       //Configure receive fifo trigger limit as 10
1250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       I2C_MASTER_SetRXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
1252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,16,true, true);
1254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       //Wait for FIFO transmit standard buffer interrupt to fill it again with remaining data
1255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       while((I2C_MASTER_GetRXFIFOStatus(&I2C_MASTER_0) & XMC_USIC_CH_RXFIFO_EVENT_STANDARD) == 0
1256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       I2C_MASTER_ClearRXFIFOStatus(&I2C_MASTER_0, XMC_USIC_CH_RXFIFO_EVENT_STANDARD);
1257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,6,false, false);
1258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     }
1259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     else
1260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     {
1261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     }
1266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      return 1U;
1267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   }
1268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE uint32_t I2C_MASTER_GetRXFIFOStatus(const I2C_MASTER_t* const handle)
1272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_GetRXFIFOStatus: invalid handle", (handle != NULL));
1274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   return XMC_USIC_CH_RXFIFO_GetEvent(handle->channel);
1275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Function clears the specified FIFO event flag related to
1279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * transmit FIFO.
1280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  flag Value with event bits at their bit positions in TRBSR register to be cleared.\n
1284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *             \b Range: Use type @ref XMC_USIC_CH_TXFIFO_EVENT_t. Multiple events can be combined 
1285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *             \a OR operation.
1286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return    None
1288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Function clears a status bit in TRBSR register using the TRBSCR register. But the function does 
1291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * value with the bit positions restricted to transmit FIFO status bits. User should ensure that th
1292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * appropriately masked.
1293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t mem_address[2];
1300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      mem_address[0] = 0x00; //memory which need to be read from slave
1308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Configure transmit fifo trigger limit as 10
1309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SetTXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
1311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,16,false);
1313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Wait for FIFO transmit standard buffer interrupt to fill it again with remaining data
1314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while((I2C_MASTER_GetTXFIFOStatus(&I2C_MASTER_0) & XMC_USIC_CH_TXFIFO_EVENT_STANDARD) == 0)
1315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearTXFIFOStatus(&I2C_MASTER_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
1316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,6,false);
1317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
1326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_ClearTXFIFOStatus(const I2C_MASTER_t* const handle, const uint32_t 
1331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_ClearTXFIFOStatus: invalid handle", (handle != NULL));
1333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_USIC_CH_TXFIFO_ClearEvent(handle->channel, flag);
1334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Function clears the specified FIFO event flag related to receive FIFO. It should be used 
1338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * of standard receive buffer interrupt, alternative receive buffer interrupt and receive buffer er
1339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  flag Value with event bits at the bit positions in TRBSR register to be cleared.\n
1343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *             \b Range: Use type @ref XMC_USIC_CH_RXFIFO_EVENT_t for providing events.
1344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *             Multiple events can be input by using \a OR operation.
1345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return    None
1347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Function clears a status bit in TRBSR using the TRBSCR register.
1350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * The function does not mask the input value to clear only receive buffer
1351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * events. So user should appropriately mask the input value before calling
1352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * the function.
1353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t mem_address[2];
1360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      mem_address[0] = 0x00;//memory which need to be read from slave
1368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Configure receive fifo trigger limit as 10
1369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SetRXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
1371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,16,true, true);
1373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Wait for FIFO transmit standard buffer interrupt to fill it again with remaining data
1374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while((I2C_MASTER_GetRXFIFOStatus(&I2C_MASTER_0) & XMC_USIC_CH_RXFIFO_EVENT_STANDARD) == 0)
1375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearRXFIFOStatus(&I2C_MASTER_0, XMC_USIC_CH_RXFIFO_EVENT_STANDARD);
1376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,6,false, false);
1377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1382:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1383:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1384:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1385:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
1386:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1387:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1388:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1389:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1390:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_ClearRXFIFOStatus(const I2C_MASTER_t* const handle, const uint32_t 
1391:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1392:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_ClearRXFIFOStatus: invalid handle", (handle != NULL));
1393:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_USIC_CH_RXFIFO_ClearEvent(handle->channel, flag);
1394:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1395:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1396:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1397:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Provides the received data from receive buffer.
1398:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1399:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1400:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return uint8_t: Data read from RBUF.\n
1401:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1402:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1403:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * This can be used in receive mode "Direct" to read the received data.
1404:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * If Rx FIFO is not configured, function reads the value of RBUF register.
1405:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Otherwise it reads the data from OUTR register.
1406:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1407:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1408:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1409:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1410:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1411:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1412:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1413:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1414:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    uint8_t rec_data[10];
1415:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    uint8_t index = 0,loc_index = 0;
1416:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1417:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1418:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1419:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1420:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1421:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1422:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1423:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1424:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1425:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1426:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // write to address 0
1427:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1428:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1429:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1430:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1431:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1432:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1433:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1434:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1435:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1436:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        // wait for ACK
1437:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1438:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1439:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(index < 16)
1440:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1441:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        I2C_MASTER_ReceiveACK(&I2C_MASTER_0);
1442:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *         index++;
1443:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1444:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Wait when Rx FIFO is empty
1445:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(!I2C_MASTER_IsRXFIFOEmpty(&I2C_MASTER_0))
1446:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1447:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        rec_data[loc_index++] = I2C_MASTER_GetReceivedByte(&I2C_MASTER_0);
1448:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1449:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1450:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1451:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1452:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1453:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1454:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1455:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1456:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1457:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
1458:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1459:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1460:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1461:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1462:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /* Wrapper to the LLD API for reading back the value of the RBUF or OUTR register */
1463:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE uint8_t I2C_MASTER_GetReceivedByte(I2C_MASTER_t * const handle)
1464:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1465:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_GetReceivedByte: invalid handle", (handle != NULL));
1466:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   return (uint8_t)XMC_I2C_CH_GetReceivedData(handle->channel);
1467:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1468:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1469:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1470:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Transmits single byte using I2C protocol.
1471:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1472:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1473:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  byte data byte to transmit. \n
1474:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None\n
1475:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 
1476:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1477:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1478:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1479:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1480:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1481:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1482:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1483:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1484:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1485:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t status;
1486:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1487:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    status = DAVE_Init();
1488:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1489:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(status == DAVE_STATUS_FAILURE)
1490:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1491:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("DAVE APPs initialization failed\n");
1492:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1493:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1494:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1495:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1496:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1497:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1498:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1499:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1500:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1501:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // wait for ACK
1502:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1503:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1504:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1505:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1506:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1507:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // wait for ACK
1508:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1509:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1510:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1U)
1511:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1512:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1513:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1514:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1515:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1516:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_TransmitByte(I2C_MASTER_t * const handle, uint8_t byte)
1517:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1518:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_TransmitByte: invalid handle", (handle != NULL));
1519:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_MasterTransmit(handle->channel, byte);
1520:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1521:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1522:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Enables the selected protocol events for interrupt generation.
1523:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1524:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1525:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  event  Protocol events to be enabled for interrupt generation. \n
1526:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *         \bRange: Use type \aXMC_I2C_CH_EVENT_t to select the event. Multiple events can be
1527:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *         combined using the bitwise OR operation.\n
1528:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None\n
1529:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1530:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1531:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Enables the events by configuring CCR or PCR register based on the event.
1532:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * When the event is enabled, an interrupt can be generated on occurrence of the event.
1533:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * The API should be used only for \a Direct mode related events. Using this API for non \a Direct 
1534:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * may not yield expected result.
1535:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1536:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1537:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1538:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1539:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1540:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1541:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1542:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1543:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t status;
1544:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1545:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    status = DAVE_Init();
1546:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1547:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(status == DAVE_STATUS_FAILURE)
1548:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1549:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("DAVE APPs initialization failed\n");
1550:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1551:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1552:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1553:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1554:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1555:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1556:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    I2C_MASTER_EnableEvent(&I2C_MASTER_0, XMC_I2C_CH_EVENT_NACK);
1557:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1U)
1558:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1559:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1560:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1561:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1562:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1563:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_EnableEvent(I2C_MASTER_t * const handle, uint32_t event)
1564:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1565:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_EnableEvent: invalid handle", (handle != NULL));
1566:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_EnableEvent(handle->channel, event);
1567:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1568:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1569:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Disables selected events from generating interrupt.
1570:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1571:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1572:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param  event  Events to be disabled from generating interrupt. \n
1573:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *         \bRange: Use type \aXMC_I2C_CH_EVENT_t to select the event. Multiple events can be
1574:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *         combined using the bitwise OR operation.\n
1575:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None
1576:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1577:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1578:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Events are disabled by clearing their respective bits in either CCR, TBCTR or RBCTR.
1579:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1580:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1581:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1582:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1583:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1584:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1585:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1586:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1587:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t status;
1588:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1589:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    status = DAVE_Init();
1590:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1591:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(status == DAVE_STATUS_FAILURE)
1592:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1593:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("DAVE APPs initialization failed\n");
1594:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1595:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1596:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1597:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1598:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1599:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1600:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    I2C_MASTER_DisableEvent(&I2C_MASTER_0, XMC_I2C_CH_EVENT_NACK);
1601:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1U)
1602:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1603:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1604:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1605:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1606:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1607:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1608:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_DisableEvent(I2C_MASTER_t * const handle, uint32_t event)
1609:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1610:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_DisableEvent: invalid handle", (handle != NULL));
1611:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_DisableEvent(handle->channel, event);
1612:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1613:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1614:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1615:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Receives the ACK from slave
1616:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1617:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None
1618:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1619:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1620:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * After transmitting a byte, master receives the ack from slave.<br>
1621:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
1622:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1623:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1624:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1625:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1626:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1627:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1628:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1629:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1630:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1631:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1632:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    uint8_t index = 0, loc_index = 0;
1633:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    uint8_t rec_data[64];
1634:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1635:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1636:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1637:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1638:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1639:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1640:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1641:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1642:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1643:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // write to address 0
1644:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1645:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1646:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1647:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1648:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1649:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1650:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1651:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1652:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1653:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1654:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1655:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1656:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(index < 16)
1657:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1658:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        I2C_MASTER_ReceiveACK(&I2C_MASTER_0);
1659:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        index++;
1660:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1661:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Wait when Rx FIFO is empty
1662:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(!I2C_MASTER_IsRXFIFOEmpty(&I2C_MASTER_0))
1663:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1664:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        rec_data[loc_index++] = I2C_MASTER_GetReceivedByte(&I2C_MASTER_0);
1665:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1666:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1667:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1668:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1669:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1670:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1671:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1672:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1673:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1674:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
1675:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1676:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1677:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** */
1678:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
1679:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1680:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL));
1681:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_MasterReceiveAck(handle->channel);
1682:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1683:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1684:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Receives the NACK from slave
1685:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1686:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None
1687:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1688:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1689:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * After transmitting a byte, master receives the nack from slave.<br>
1690:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
1691:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1692:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1693:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1694:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1695:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1696:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
1697:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1698:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1699:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1700:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    uint32_t index = 0, loc_index = 0;
1701:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    uint8_t rec_data[64];
1702:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1703:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1704:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1705:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1706:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1707:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1708:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1709:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1710:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1711:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // write to address 0
1712:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1713:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1714:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1715:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1716:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1717:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1718:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1719:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1720:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1721:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1722:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1723:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1724:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(index < 16)
1725:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1726:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        I2C_MASTER_ReceiveACK(&I2C_MASTER_0);
1727:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        index++;
1728:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1729:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      // only for the last byte
1730:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ReceiveNACK(&I2C_MASTER_0);
1731:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Wait when Rx FIFO is empty
1732:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(!I2C_MASTER_IsRXFIFOEmpty(&I2C_MASTER_0))
1733:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1734:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *        rec_data[loc_index++] = I2C_MASTER_GetReceivedByte(&I2C_MASTER_0);
1735:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1736:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1737:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1738:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1739:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1740:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1741:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1742:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1743:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1744:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
1745:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1746:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1747:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** */
1748:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
1749:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1750:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL));
1751:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_MasterReceiveNack(handle->channel);
1752:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1753:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1754:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Sends stop command to slave
1755:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1756:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None
1757:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1758:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1759:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * At the end of transmission, sends a stop command to slave <br>
1760:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.<br>
1761:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1762:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1763:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1764:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1765:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
1766:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1767:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1768:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1769:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1770:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1771:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1772:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1773:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1774:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1775:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1776:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       // wait for ACK
1777:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1778:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1779:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //send the address to which data to be transfered
1780:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_I2C_CH_MasterTransmit(I2C_MASTER_0.channel, 0x00);
1781:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED
1782:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1783:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1784:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1785:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1786:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStop(&I2C_MASTER_0);
1787:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1788:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1789:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1790:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1791:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1792:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1793:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1794:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1795:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
1796:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1797:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1798:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** */
1799:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SendStop(I2C_MASTER_t * const handle)
1800:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1801:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SendStop: invalid handle", (handle != NULL));
1802:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED);
1803:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_MasterStop(handle->channel);
1804:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1805:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1806:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Sends start command to slave
1807:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1808:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param address slave address
1809:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param cmd     command
1810:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None
1811:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1812:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1813:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Before start of transmission, sends a start command to slave. \n
1814:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
1815:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
1816:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
1817:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * followed by 1-bit field for read/write).<br>
1818:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet. <br
1819:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1820:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1821:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1822:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
1823:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1824:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1825:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1826:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1827:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1828:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1829:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1830:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1831:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1832:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED
1833:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1834:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1835:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1836:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1837:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //send the address to which data to be transfered
1838:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_I2C_CH_MasterTransmit(I2C_MASTER_0.channel, 0x00);
1839:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED
1840:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1841:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1842:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1843:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1844:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1845:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1846:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       XMC_DEBUG("main: Application initialization failed");
1847:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       while(1U)
1848:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       {
1849:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *       }
1850:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1851:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 1U;
1852:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   }
1853:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1854:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** */
1855:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SendStart(I2C_MASTER_t * const handle, const uint32_t address,
1856:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 		                                  const XMC_I2C_CH_CMD_t cmd)
1857:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1858:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SendStart: invalid handle", (handle != NULL));
1859:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED);
1860:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_MasterStart(handle->channel, (uint16_t)address, cmd);
1861:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1862:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1863:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Sends repeated start command to slave
1864:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1865:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param address slave address
1866:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param cmd     command
1867:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return None
1868:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1869:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * \par<b>Description:</b><br>
1870:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Before start of transmission, sends a repeatedstart command to slave if bus acquired is true.\n
1871:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
1872:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
1873:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
1874:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * followed by 1-bit field for read/write).<br>
1875:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet. <br
1876:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * Example Usage:
1877:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1878:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1879:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1880:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1881:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1882:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1883:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1884:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    uint8_t rx_buf[256];
1885:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1886:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1887:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1888:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1889:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_I2C_CH_MasterStart(I2C_MASTER_0.channel, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1890:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED
1891:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1892:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1893:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1894:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1895:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     //send the address to which data to be transfered
1896:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     XMC_I2C_CH_MasterTransmit(I2C_MASTER_0.channel, 0x00);
1897:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED)
1898:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     {
1899:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     }
1900:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1901:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1902:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1903:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED)
1904:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     {
1905:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     }
1906:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1907:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1908:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * 	   memset(rx_buf,0,16);
1909:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Receive(&I2C_MASTER_0, false, SLAVE_ADDRESS, rx_buf, 16, true, true);
1910:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1911:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    else
1912:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1913:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1914:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(1U)
1915:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      {
1916:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      }
1917:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1918:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *   return 1U;
1919:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1920:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode
1921:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** */
1922:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SendRepeatedStart(I2C_MASTER_t * const handle, const uint32_t addre
1923:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 		                                          const XMC_I2C_CH_CMD_t cmd)
1924:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
1925:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SendRepeatedStart: invalid handle", (handle != NULL));
1926:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEI
1927:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_I2C_CH_MasterRepeatedStart(handle->channel, (uint16_t)address, cmd);
1928:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
1929:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1930:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1931:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Sends the txbusy flag
1932:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1933:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return bool : status of txbusy flag
1934:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  
1935:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1936:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1937:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
1938:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
1939:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  typedef enum PCA9502_REGADDR {
1940:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_DIR    = 0xA << 3,
1941:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_STATE  = 0xB << 3,
1942:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_INTE   = 0xC << 3,
1943:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_CTRL   = 0xE << 3
1944:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  } PCA9502_REGADDR_t;
1945:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1946:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t tx_buffer[64] = {0x01,0x02,0x03,0x04,0x05};
1947:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t mem_address[2];
1948:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1949:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
1950:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
1951:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
1952:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
1953:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1954:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
1955:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     mem_address[0] = IO_STATE;//memory which need to be read from slave
1956:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     //Write data to IO EXPANDER
1957:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
1958:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1959:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1960:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0,false,SLAVE_ADDRESS,tx_buffer,5,true);
1961:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1962:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    }
1963:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    while(1)
1964:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    { }
1965:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1966:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 0;
1967:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
1968:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1969:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
1970:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1971:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
1972:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE bool I2C_MASTER_IsTxBusy(I2C_MASTER_t * const handle)
1973:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
  27              	 .loc 1 1973 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 7860     	 str r0,[r7,#4]
1974:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_IsTxBusy: invalid handle", (handle != NULL));
1975:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   return handle->runtime->tx_busy;
  43              	 .loc 1 1975 0
  44 0008 7B68     	 ldr r3,[r7,#4]
  45 000a 9B68     	 ldr r3,[r3,#8]
  46 000c 93F82630 	 ldrb r3,[r3,#38]
  47 0010 DBB2     	 uxtb r3,r3
1976:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
  48              	 .loc 1 1976 0
  49 0012 1846     	 mov r0,r3
  50 0014 0C37     	 adds r7,r7,#12
  51              	.LCFI3:
  52              	 .cfi_def_cfa_offset 4
  53 0016 BD46     	 mov sp,r7
  54              	.LCFI4:
  55              	 .cfi_def_cfa_register 13
  56              	 
  57 0018 5DF8047B 	 ldr r7,[sp],#4
  58              	.LCFI5:
  59              	 .cfi_restore 7
  60              	 .cfi_def_cfa_offset 0
  61 001c 7047     	 bx lr
  62              	 .cfi_endproc
  63              	.LFE427:
  65 001e 00BF     	 .section .text.I2C_MASTER_IsRxBusy,"ax",%progbits
  66              	 .align 2
  67              	 .thumb
  68              	 .thumb_func
  70              	I2C_MASTER_IsRxBusy:
  71              	.LFB428:
1977:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1978:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** /**
1979:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @brief Sends the rxbusy flag
1980:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1981:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @return bool : status of rxbusy flag
1982:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @code
1983:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1984:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #include "DAVE.h"
1985:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
1986:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define BYTES_TO_READ 10
1987:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  #define BYTES_TO_TRANSMIT 10
1988:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
1989:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  typedef enum PCA9502_REGADDR {
1990:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_DIR    = 0xA << 3,
1991:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_STATE  = 0xB << 3,
1992:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_INTE   = 0xC << 3,
1993:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    IO_CTRL   = 0xE << 3
1994:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  } PCA9502_REGADDR_t;
1995:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
1996:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t mem_address[2];
1997:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t data = 0x55;
1998:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  uint8_t rx_data;
1999:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
2000:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  int main(void)
2001:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  {
2002:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    DAVE_STATUS_t init_status;
2003:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    init_status = DAVE_Init();
2004:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
2005:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    {
2006:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      mem_address[0] = IO_STATE;//memory which need to be read from slave
2007:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Write data to IO EXPANDER
2008:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
2009:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
2010:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
2011:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0,false,SLAVE_ADDRESS,&data,1,true);
2012:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
2013:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
2014:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      //Read data from IO EXPANDER
2015:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
2016:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
2017:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
2018:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      I2C_MASTER_Receive(&I2C_MASTER_0,true,SLAVE_ADDRESS,&rx_data,1,true,true);
2019:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *      while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
2020:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     }
2021:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     while(1)
2022:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *     { }
2023:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** 
2024:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *    return 0;
2025:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *  }
2026:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
2027:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  * @endcode<BR> </p>
2028:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  *
2029:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****  */
2030:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** __STATIC_INLINE bool I2C_MASTER_IsRxBusy(I2C_MASTER_t * const handle)
2031:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** {
  72              	 .loc 1 2031 0
  73              	 .cfi_startproc
  74              	 
  75              	 
  76              	 
  77 0000 80B4     	 push {r7}
  78              	.LCFI6:
  79              	 .cfi_def_cfa_offset 4
  80              	 .cfi_offset 7,-4
  81 0002 83B0     	 sub sp,sp,#12
  82              	.LCFI7:
  83              	 .cfi_def_cfa_offset 16
  84 0004 00AF     	 add r7,sp,#0
  85              	.LCFI8:
  86              	 .cfi_def_cfa_register 7
  87 0006 7860     	 str r0,[r7,#4]
2032:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   XMC_ASSERT("I2C_MASTER_IsRxBusy: invalid handle", (handle != NULL));
2033:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h ****   return handle->runtime->rx_busy;
  88              	 .loc 1 2033 0
  89 0008 7B68     	 ldr r3,[r7,#4]
  90 000a 9B68     	 ldr r3,[r3,#8]
  91 000c 93F82730 	 ldrb r3,[r3,#39]
  92 0010 DBB2     	 uxtb r3,r3
2034:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/I2C_MASTER\i2c_master.h **** }
  93              	 .loc 1 2034 0
  94 0012 1846     	 mov r0,r3
  95 0014 0C37     	 adds r7,r7,#12
  96              	.LCFI9:
  97              	 .cfi_def_cfa_offset 4
  98 0016 BD46     	 mov sp,r7
  99              	.LCFI10:
 100              	 .cfi_def_cfa_register 13
 101              	 
 102 0018 5DF8047B 	 ldr r7,[sp],#4
 103              	.LCFI11:
 104              	 .cfi_restore 7
 105              	 .cfi_def_cfa_offset 0
 106 001c 7047     	 bx lr
 107              	 .cfi_endproc
 108              	.LFE428:
 110              	 .comm result,2,2
 111              	 .comm valor_LDR,2,2
 112              	 .comm valor_potenciometro,2,2
 113              	 .comm humidity,4,4
 114              	 .comm temperature,4,4
 115 001e 00BF     	 .section .rodata
 116              	 .align 2
 117              	.LC0:
 118 0000 AC       	 .byte -84
 119 0001 33       	 .byte 51
 120 0002 00       	 .byte 0
 121 0003 00       	 .section .text.StartMeasurement,"ax",%progbits
 122              	 .align 2
 123              	 .global StartMeasurement
 124              	 .thumb
 125              	 .thumb_func
 127              	StartMeasurement:
 128              	.LFB537:
 129              	 .file 2 "../i2c.c"
   1:../i2c.c      **** #include "i2c.h"
   2:../i2c.c      **** #include "main.h" // Para o SLAVE_ADDRESS
   3:../i2c.c      **** #include <stdio.h>
   4:../i2c.c      **** #include "DAVE.h"
   5:../i2c.c      **** 
   6:../i2c.c      **** extern I2C_MASTER_t I2C_MASTER_0; // Declaração do I2C_0
   7:../i2c.c      **** 
   8:../i2c.c      **** void StartMeasurement() {
 130              	 .loc 2 8 0
 131              	 .cfi_startproc
 132              	 
 133              	 
 134 0000 90B5     	 push {r4,r7,lr}
 135              	.LCFI12:
 136              	 .cfi_def_cfa_offset 12
 137              	 .cfi_offset 4,-12
 138              	 .cfi_offset 7,-8
 139              	 .cfi_offset 14,-4
 140 0002 85B0     	 sub sp,sp,#20
 141              	.LCFI13:
 142              	 .cfi_def_cfa_offset 32
 143 0004 02AF     	 add r7,sp,#8
 144              	.LCFI14:
 145              	 .cfi_def_cfa 7,24
   9:../i2c.c      ****     uint8_t tx_buffer[3] = {0xAC, 0x33, 0x00};  // Comando para medir temperatura e humidade
 146              	 .loc 2 9 0
 147 0006 0D4A     	 ldr r2,.L7
 148 0008 3B1D     	 adds r3,r7,#4
 149 000a 1188     	 ldrh r1,[r2]
 150 000c 9278     	 ldrb r2,[r2,#2]
 151 000e 1980     	 strh r1,[r3]
 152 0010 9A70     	 strb r2,[r3,#2]
  10:../i2c.c      ****     I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, tx_buffer, 3, true);
 153              	 .loc 2 10 0
 154 0012 3C1D     	 adds r4,r7,#4
 155 0014 0323     	 movs r3,#3
 156 0016 0093     	 str r3,[sp]
 157 0018 0123     	 movs r3,#1
 158 001a 0193     	 str r3,[sp,#4]
 159 001c 0848     	 ldr r0,.L7+4
 160 001e 0121     	 movs r1,#1
 161 0020 7022     	 movs r2,#112
 162 0022 2346     	 mov r3,r4
 163 0024 FFF7FEFF 	 bl I2C_MASTER_Transmit
  11:../i2c.c      ****     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 164              	 .loc 2 11 0
 165 0028 00BF     	 nop
 166              	.L6:
 167              	 .loc 2 11 0 is_stmt 0 discriminator 1
 168 002a 0548     	 ldr r0,.L7+4
 169 002c FFF7FEFF 	 bl I2C_MASTER_IsTxBusy
 170 0030 0346     	 mov r3,r0
 171 0032 002B     	 cmp r3,#0
 172 0034 F9D1     	 bne .L6
  12:../i2c.c      **** }
 173              	 .loc 2 12 0 is_stmt 1
 174 0036 0C37     	 adds r7,r7,#12
 175              	.LCFI15:
 176              	 .cfi_def_cfa_offset 12
 177 0038 BD46     	 mov sp,r7
 178              	.LCFI16:
 179              	 .cfi_def_cfa_register 13
 180              	 
 181 003a 90BD     	 pop {r4,r7,pc}
 182              	.L8:
 183              	 .align 2
 184              	.L7:
 185 003c 00000000 	 .word .LC0
 186 0040 00000000 	 .word I2C_MASTER_0
 187              	 .cfi_endproc
 188              	.LFE537:
 190              	 .section .text.Get_Temperature,"ax",%progbits
 191              	 .align 2
 192              	 .global Get_Temperature
 193              	 .thumb
 194              	 .thumb_func
 196              	Get_Temperature:
 197              	.LFB538:
  13:../i2c.c      **** 
  14:../i2c.c      **** float Get_Temperature() {
 198              	 .loc 2 14 0
 199              	 .cfi_startproc
 200              	 
 201              	 
 202 0000 90B5     	 push {r4,r7,lr}
 203              	.LCFI17:
 204              	 .cfi_def_cfa_offset 12
 205              	 .cfi_offset 4,-12
 206              	 .cfi_offset 7,-8
 207              	 .cfi_offset 14,-4
 208 0002 89B0     	 sub sp,sp,#36
 209              	.LCFI18:
 210              	 .cfi_def_cfa_offset 48
 211 0004 04AF     	 add r7,sp,#16
 212              	.LCFI19:
 213              	 .cfi_def_cfa 7,32
  15:../i2c.c      ****     uint8_t rx_buffer[6] = {0x00}; // Buffer para receber dados do sensor
 214              	 .loc 2 15 0
 215 0006 0023     	 movs r3,#0
 216 0008 7B60     	 str r3,[r7,#4]
 217 000a 0023     	 movs r3,#0
 218 000c 3B81     	 strh r3,[r7,#8]
  16:../i2c.c      ****     StartMeasurement();
 219              	 .loc 2 16 0
 220 000e FFF7FEFF 	 bl StartMeasurement
  17:../i2c.c      **** 
  18:../i2c.c      ****     I2C_MASTER_Receive(&I2C_MASTER_0, true, SLAVE_ADDRESS, rx_buffer, 6, true, true);
 221              	 .loc 2 18 0
 222 0012 3C1D     	 adds r4,r7,#4
 223 0014 0623     	 movs r3,#6
 224 0016 0093     	 str r3,[sp]
 225 0018 0123     	 movs r3,#1
 226 001a 0193     	 str r3,[sp,#4]
 227 001c 0123     	 movs r3,#1
 228 001e 0293     	 str r3,[sp,#8]
 229 0020 1748     	 ldr r0,.L12
 230 0022 0121     	 movs r1,#1
 231 0024 7022     	 movs r2,#112
 232 0026 2346     	 mov r3,r4
 233 0028 FFF7FEFF 	 bl I2C_MASTER_Receive
  19:../i2c.c      ****     while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 234              	 .loc 2 19 0
 235 002c 00BF     	 nop
 236              	.L10:
 237              	 .loc 2 19 0 is_stmt 0 discriminator 1
 238 002e 1448     	 ldr r0,.L12
 239 0030 FFF7FEFF 	 bl I2C_MASTER_IsRxBusy
 240 0034 0346     	 mov r3,r0
 241 0036 002B     	 cmp r3,#0
 242 0038 F9D1     	 bne .L10
  20:../i2c.c      **** 
  21:../i2c.c      ****     // Processamento do resultado
  22:../i2c.c      ****     float raw_temp = ((rx_buffer[3] & 0x0f) << 16) + (rx_buffer[4] << 8) + (rx_buffer[5]);
 243              	 .loc 2 22 0 is_stmt 1
 244 003a FB79     	 ldrb r3,[r7,#7]
 245 003c 03F00F03 	 and r3,r3,#15
 246 0040 1A04     	 lsls r2,r3,#16
 247 0042 3B7A     	 ldrb r3,[r7,#8]
 248 0044 1B02     	 lsls r3,r3,#8
 249 0046 1344     	 add r3,r3,r2
 250 0048 7A7A     	 ldrb r2,[r7,#9]
 251 004a 1344     	 add r3,r3,r2
 252 004c 07EE903A 	 fmsr s15,r3
 253 0050 F8EEE77A 	 fsitos s15,s15
 254 0054 C7ED037A 	 fsts s15,[r7,#12]
  23:../i2c.c      **** 
  24:../i2c.c      ****     return (raw_temp / 1048576) * 200 - 50; // Retorna temperatura
 255              	 .loc 2 24 0
 256 0058 D7ED037A 	 flds s15,[r7,#12]
 257 005c 9FED097A 	 flds s14,.L12+4
 258 0060 C7EE877A 	 fdivs s15,s15,s14
 259 0064 9FED087A 	 flds s14,.L12+8
 260 0068 67EE877A 	 fmuls s15,s15,s14
 261 006c 9FED077A 	 flds s14,.L12+12
 262 0070 77EEC77A 	 fsubs s15,s15,s14
 263 0074 17EE903A 	 fmrs r3,s15
  25:../i2c.c      **** }
 264              	 .loc 2 25 0
 265 0078 1846     	 mov r0,r3
 266 007a 1437     	 adds r7,r7,#20
 267              	.LCFI20:
 268              	 .cfi_def_cfa_offset 12
 269 007c BD46     	 mov sp,r7
 270              	.LCFI21:
 271              	 .cfi_def_cfa_register 13
 272              	 
 273 007e 90BD     	 pop {r4,r7,pc}
 274              	.L13:
 275              	 .align 2
 276              	.L12:
 277 0080 00000000 	 .word I2C_MASTER_0
 278 0084 00008049 	 .word 1233125376
 279 0088 00004843 	 .word 1128792064
 280 008c 00004842 	 .word 1112014848
 281              	 .cfi_endproc
 282              	.LFE538:
 284              	 .global __aeabi_ui2d
 285              	 .global __aeabi_ddiv
 286              	 .global __aeabi_dmul
 287              	 .global __aeabi_d2f
 288              	 .section .text.Get_Humidity,"ax",%progbits
 289              	 .align 2
 290              	 .global Get_Humidity
 291              	 .thumb
 292              	 .thumb_func
 294              	Get_Humidity:
 295              	.LFB539:
  26:../i2c.c      **** 
  27:../i2c.c      **** float Get_Humidity() {
 296              	 .loc 2 27 0
 297              	 .cfi_startproc
 298              	 
 299              	 
 300 0000 90B5     	 push {r4,r7,lr}
 301              	.LCFI22:
 302              	 .cfi_def_cfa_offset 12
 303              	 .cfi_offset 4,-12
 304              	 .cfi_offset 7,-8
 305              	 .cfi_offset 14,-4
 306 0002 89B0     	 sub sp,sp,#36
 307              	.LCFI23:
 308              	 .cfi_def_cfa_offset 48
 309 0004 04AF     	 add r7,sp,#16
 310              	.LCFI24:
 311              	 .cfi_def_cfa 7,32
  28:../i2c.c      ****     uint8_t rx_buffer[6] = {0x00}; // Buffer to receive data from the sensor
 312              	 .loc 2 28 0
 313 0006 0023     	 movs r3,#0
 314 0008 7B60     	 str r3,[r7,#4]
 315 000a 0023     	 movs r3,#0
 316 000c 3B81     	 strh r3,[r7,#8]
  29:../i2c.c      ****     StartMeasurement();
 317              	 .loc 2 29 0
 318 000e FFF7FEFF 	 bl StartMeasurement
  30:../i2c.c      **** 
  31:../i2c.c      ****     // Receive data from the sensor
  32:../i2c.c      ****     I2C_MASTER_Receive(&I2C_MASTER_0, true, SLAVE_ADDRESS, rx_buffer, 6, true, true);
 319              	 .loc 2 32 0
 320 0012 3C1D     	 adds r4,r7,#4
 321 0014 0623     	 movs r3,#6
 322 0016 0093     	 str r3,[sp]
 323 0018 0123     	 movs r3,#1
 324 001a 0193     	 str r3,[sp,#4]
 325 001c 0123     	 movs r3,#1
 326 001e 0293     	 str r3,[sp,#8]
 327 0020 1B48     	 ldr r0,.L17
 328 0022 0121     	 movs r1,#1
 329 0024 7022     	 movs r2,#112
 330 0026 2346     	 mov r3,r4
 331 0028 FFF7FEFF 	 bl I2C_MASTER_Receive
  33:../i2c.c      ****     while (I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 332              	 .loc 2 33 0
 333 002c 00BF     	 nop
 334              	.L15:
 335              	 .loc 2 33 0 is_stmt 0 discriminator 1
 336 002e 1848     	 ldr r0,.L17
 337 0030 FFF7FEFF 	 bl I2C_MASTER_IsRxBusy
 338 0034 0346     	 mov r3,r0
 339 0036 002B     	 cmp r3,#0
 340 0038 F9D1     	 bne .L15
  34:../i2c.c      **** 
  35:../i2c.c      ****     // Process the result
  36:../i2c.c      ****     uint32_t raw_hum = (rx_buffer[1] << 12) | (rx_buffer[2] << 4) | (rx_buffer[3] >> 4);
 341              	 .loc 2 36 0 is_stmt 1
 342 003a 7B79     	 ldrb r3,[r7,#5]
 343 003c 1A03     	 lsls r2,r3,#12
 344 003e BB79     	 ldrb r3,[r7,#6]
 345 0040 1B01     	 lsls r3,r3,#4
 346 0042 1343     	 orrs r3,r3,r2
 347 0044 FA79     	 ldrb r2,[r7,#7]
 348 0046 1209     	 lsrs r2,r2,#4
 349 0048 D2B2     	 uxtb r2,r2
 350 004a 1343     	 orrs r3,r3,r2
 351 004c FB60     	 str r3,[r7,#12]
  37:../i2c.c      ****     return (raw_hum / 1048576.0) * 100.0; // Return humidity in percentage
 352              	 .loc 2 37 0
 353 004e F868     	 ldr r0,[r7,#12]
 354 0050 FFF7FEFF 	 bl __aeabi_ui2d
 355 0054 0246     	 mov r2,r0
 356 0056 0B46     	 mov r3,r1
 357 0058 1046     	 mov r0,r2
 358 005a 1946     	 mov r1,r3
 359 005c 4FF00002 	 mov r2,#0
 360 0060 0C4B     	 ldr r3,.L17+4
 361 0062 FFF7FEFF 	 bl __aeabi_ddiv
 362 0066 0246     	 mov r2,r0
 363 0068 0B46     	 mov r3,r1
 364 006a 1046     	 mov r0,r2
 365 006c 1946     	 mov r1,r3
 366 006e 4FF00002 	 mov r2,#0
 367 0072 094B     	 ldr r3,.L17+8
 368 0074 FFF7FEFF 	 bl __aeabi_dmul
 369 0078 0246     	 mov r2,r0
 370 007a 0B46     	 mov r3,r1
 371 007c 1046     	 mov r0,r2
 372 007e 1946     	 mov r1,r3
 373 0080 FFF7FEFF 	 bl __aeabi_d2f
 374 0084 0346     	 mov r3,r0
  38:../i2c.c      **** }
 375              	 .loc 2 38 0
 376 0086 1846     	 mov r0,r3
 377 0088 1437     	 adds r7,r7,#20
 378              	.LCFI25:
 379              	 .cfi_def_cfa_offset 12
 380 008a BD46     	 mov sp,r7
 381              	.LCFI26:
 382              	 .cfi_def_cfa_register 13
 383              	 
 384 008c 90BD     	 pop {r4,r7,pc}
 385              	.L18:
 386 008e 00BF     	 .align 2
 387              	.L17:
 388 0090 00000000 	 .word I2C_MASTER_0
 389 0094 00003041 	 .word 1093664768
 390 0098 00005940 	 .word 1079574528
 391              	 .cfi_endproc
 392              	.LFE539:
 394              	 .section .text.updateTempAndHumidity,"ax",%progbits
 395              	 .align 2
 396              	 .global updateTempAndHumidity
 397              	 .thumb
 398              	 .thumb_func
 400              	updateTempAndHumidity:
 401              	.LFB540:
  39:../i2c.c      **** 
  40:../i2c.c      **** void updateTempAndHumidity(float* temp, float* humidity){
 402              	 .loc 2 40 0
 403              	 .cfi_startproc
 404              	 
 405              	 
 406 0000 90B5     	 push {r4,r7,lr}
 407              	.LCFI27:
 408              	 .cfi_def_cfa_offset 12
 409              	 .cfi_offset 4,-12
 410              	 .cfi_offset 7,-8
 411              	 .cfi_offset 14,-4
 412 0002 8BB0     	 sub sp,sp,#44
 413              	.LCFI28:
 414              	 .cfi_def_cfa_offset 56
 415 0004 04AF     	 add r7,sp,#16
 416              	.LCFI29:
 417              	 .cfi_def_cfa 7,40
 418 0006 7860     	 str r0,[r7,#4]
 419 0008 3960     	 str r1,[r7]
  41:../i2c.c      ****     StartMeasurement();
 420              	 .loc 2 41 0
 421 000a FFF7FEFF 	 bl StartMeasurement
  42:../i2c.c      ****     uint8_t rx_buffer[6] = {0x00}; // Buffer to receive data from the sensor
 422              	 .loc 2 42 0
 423 000e 0023     	 movs r3,#0
 424 0010 BB60     	 str r3,[r7,#8]
 425 0012 0023     	 movs r3,#0
 426 0014 BB81     	 strh r3,[r7,#12]
  43:../i2c.c      **** 
  44:../i2c.c      ****     // Receive data from the sensor
  45:../i2c.c      ****     I2C_MASTER_Receive(&I2C_MASTER_0, true, SLAVE_ADDRESS, rx_buffer, 6, true, true);
 427              	 .loc 2 45 0
 428 0016 07F10804 	 add r4,r7,#8
 429 001a 0623     	 movs r3,#6
 430 001c 0093     	 str r3,[sp]
 431 001e 0123     	 movs r3,#1
 432 0020 0193     	 str r3,[sp,#4]
 433 0022 0123     	 movs r3,#1
 434 0024 0293     	 str r3,[sp,#8]
 435 0026 2C48     	 ldr r0,.L21
 436 0028 0121     	 movs r1,#1
 437 002a 7022     	 movs r2,#112
 438 002c 2346     	 mov r3,r4
 439 002e FFF7FEFF 	 bl I2C_MASTER_Receive
  46:../i2c.c      ****     while (I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 440              	 .loc 2 46 0
 441 0032 00BF     	 nop
 442              	.L20:
 443              	 .loc 2 46 0 is_stmt 0 discriminator 1
 444 0034 2848     	 ldr r0,.L21
 445 0036 FFF7FEFF 	 bl I2C_MASTER_IsRxBusy
 446 003a 0346     	 mov r3,r0
 447 003c 002B     	 cmp r3,#0
 448 003e F9D1     	 bne .L20
  47:../i2c.c      **** 
  48:../i2c.c      ****     // Process the results
  49:../i2c.c      ****     float raw_temp = ((rx_buffer[3] & 0x0f) << 16) + (rx_buffer[4] << 8) + (rx_buffer[5]);
 449              	 .loc 2 49 0 is_stmt 1
 450 0040 FB7A     	 ldrb r3,[r7,#11]
 451 0042 03F00F03 	 and r3,r3,#15
 452 0046 1A04     	 lsls r2,r3,#16
 453 0048 3B7B     	 ldrb r3,[r7,#12]
 454 004a 1B02     	 lsls r3,r3,#8
 455 004c 1344     	 add r3,r3,r2
 456 004e 7A7B     	 ldrb r2,[r7,#13]
 457 0050 1344     	 add r3,r3,r2
 458 0052 07EE903A 	 fmsr s15,r3
 459 0056 F8EEE77A 	 fsitos s15,s15
 460 005a C7ED057A 	 fsts s15,[r7,#20]
  50:../i2c.c      ****     *temp = (raw_temp / 1048576) * 200 - 50;
 461              	 .loc 2 50 0
 462 005e D7ED057A 	 flds s15,[r7,#20]
 463 0062 9FED1E7A 	 flds s14,.L21+4
 464 0066 C7EE877A 	 fdivs s15,s15,s14
 465 006a 9FED1D7A 	 flds s14,.L21+8
 466 006e 67EE877A 	 fmuls s15,s15,s14
 467 0072 9FED1C7A 	 flds s14,.L21+12
 468 0076 77EEC77A 	 fsubs s15,s15,s14
 469 007a 7B68     	 ldr r3,[r7,#4]
 470 007c C3ED007A 	 fsts s15,[r3]
  51:../i2c.c      **** 
  52:../i2c.c      ****     uint32_t raw_hum = (rx_buffer[1] << 12) | (rx_buffer[2] << 4) | (rx_buffer[3] >> 4);
 471              	 .loc 2 52 0
 472 0080 7B7A     	 ldrb r3,[r7,#9]
 473 0082 1A03     	 lsls r2,r3,#12
 474 0084 BB7A     	 ldrb r3,[r7,#10]
 475 0086 1B01     	 lsls r3,r3,#4
 476 0088 1343     	 orrs r3,r3,r2
 477 008a FA7A     	 ldrb r2,[r7,#11]
 478 008c 1209     	 lsrs r2,r2,#4
 479 008e D2B2     	 uxtb r2,r2
 480 0090 1343     	 orrs r3,r3,r2
 481 0092 3B61     	 str r3,[r7,#16]
  53:../i2c.c      ****     *humidity = (raw_hum / 1048576.0) * 100.0;
 482              	 .loc 2 53 0
 483 0094 3869     	 ldr r0,[r7,#16]
 484 0096 FFF7FEFF 	 bl __aeabi_ui2d
 485 009a 0246     	 mov r2,r0
 486 009c 0B46     	 mov r3,r1
 487 009e 1046     	 mov r0,r2
 488 00a0 1946     	 mov r1,r3
 489 00a2 4FF00002 	 mov r2,#0
 490 00a6 104B     	 ldr r3,.L21+16
 491 00a8 FFF7FEFF 	 bl __aeabi_ddiv
 492 00ac 0246     	 mov r2,r0
 493 00ae 0B46     	 mov r3,r1
 494 00b0 1046     	 mov r0,r2
 495 00b2 1946     	 mov r1,r3
 496 00b4 4FF00002 	 mov r2,#0
 497 00b8 0C4B     	 ldr r3,.L21+20
 498 00ba FFF7FEFF 	 bl __aeabi_dmul
 499 00be 0246     	 mov r2,r0
 500 00c0 0B46     	 mov r3,r1
 501 00c2 1046     	 mov r0,r2
 502 00c4 1946     	 mov r1,r3
 503 00c6 FFF7FEFF 	 bl __aeabi_d2f
 504 00ca 0246     	 mov r2,r0
 505 00cc 3B68     	 ldr r3,[r7]
 506 00ce 1A60     	 str r2,[r3]
  54:../i2c.c      **** }
 507              	 .loc 2 54 0
 508 00d0 1C37     	 adds r7,r7,#28
 509              	.LCFI30:
 510              	 .cfi_def_cfa_offset 12
 511 00d2 BD46     	 mov sp,r7
 512              	.LCFI31:
 513              	 .cfi_def_cfa_register 13
 514              	 
 515 00d4 90BD     	 pop {r4,r7,pc}
 516              	.L22:
 517 00d6 00BF     	 .align 2
 518              	.L21:
 519 00d8 00000000 	 .word I2C_MASTER_0
 520 00dc 00008049 	 .word 1233125376
 521 00e0 00004843 	 .word 1128792064
 522 00e4 00004842 	 .word 1112014848
 523 00e8 00003041 	 .word 1093664768
 524 00ec 00005940 	 .word 1079574528
 525              	 .cfi_endproc
 526              	.LFE540:
 528              	 .text
 529              	.Letext0:
 530              	 .file 3 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 531              	 .file 4 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 532              	 .file 5 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Infineon/XMC4200_series/Include/XMC4200.h"
 533              	 .file 6 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc_vadc.h"
 534              	 .file 7 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc_usic.h"
 535              	 .file 8 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc_i2c.h"
 536              	 .file 9 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include/cmsis_gcc.h"
 537              	 .file 10 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include/core_cm4.h"
 538              	 .file 11 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Infineon/XMC4200_series/Include/system_XMC4200.h"
 539              	 .file 12 "../main.h"
DEFINED SYMBOLS
                            *ABS*:00000000 i2c.c
    {standard input}:20     .text.I2C_MASTER_IsTxBusy:00000000 $t
    {standard input}:24     .text.I2C_MASTER_IsTxBusy:00000000 I2C_MASTER_IsTxBusy
    {standard input}:66     .text.I2C_MASTER_IsRxBusy:00000000 $t
    {standard input}:70     .text.I2C_MASTER_IsRxBusy:00000000 I2C_MASTER_IsRxBusy
                            *COM*:00000002 result
                            *COM*:00000002 valor_LDR
                            *COM*:00000002 valor_potenciometro
                            *COM*:00000004 humidity
                            *COM*:00000004 temperature
    {standard input}:116    .rodata:00000000 $d
    {standard input}:122    .text.StartMeasurement:00000000 $t
    {standard input}:127    .text.StartMeasurement:00000000 StartMeasurement
    {standard input}:185    .text.StartMeasurement:0000003c $d
    {standard input}:191    .text.Get_Temperature:00000000 $t
    {standard input}:196    .text.Get_Temperature:00000000 Get_Temperature
    {standard input}:277    .text.Get_Temperature:00000080 $d
    {standard input}:289    .text.Get_Humidity:00000000 $t
    {standard input}:294    .text.Get_Humidity:00000000 Get_Humidity
    {standard input}:388    .text.Get_Humidity:00000090 $d
    {standard input}:395    .text.updateTempAndHumidity:00000000 $t
    {standard input}:400    .text.updateTempAndHumidity:00000000 updateTempAndHumidity
    {standard input}:519    .text.updateTempAndHumidity:000000d8 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
I2C_MASTER_Transmit
I2C_MASTER_0
I2C_MASTER_Receive
__aeabi_ui2d
__aeabi_ddiv
__aeabi_dmul
__aeabi_d2f
