

================================================================
== Vitis HLS Report for 'correlation'
================================================================
* Date:           Mon May  5 03:30:38 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.625 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   120542|  2665448|  0.603 ms|  13.327 ms|  120543|  2665449|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228  |correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2  |    40027|    40027|   0.200 ms|   0.200 ms|  40027|  40027|       no|
        |grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238                  |correlation_Pipeline_VITIS_LOOP_23_4                  |      451|      451|   2.255 us|   2.255 us|    451|    451|       no|
        |grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271  |correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6  |     8031|     8031|  40.155 us|  40.155 us|   8031|   8031|       no|
        |grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282                  |correlation_Pipeline_VITIS_LOOP_54_9                  |      410|      410|   2.050 us|   2.050 us|    410|    410|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_20_3   |    39600|    39600|          495|          -|          -|      80|        no|
        |- VITIS_LOOP_48_7   |    32864|  2577770|  416 ~ 32630|          -|          -|      79|        no|
        | + VITIS_LOOP_51_8  |      413|    32627|          413|          -|          -|  1 ~ 79|        no|
        +--------------------+---------+---------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      290|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        5|    69|    13163|    10429|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      755|    -|
|Register             |        -|     -|      394|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        5|    69|    13557|    11474|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-------+------+-----+
    |grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228  |correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2  |        0|   0|    523|   464|    0|
    |grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238                  |correlation_Pipeline_VITIS_LOOP_23_4                  |        5|  58|  11000|  8732|    0|
    |grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271  |correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6  |        0|   0|    569|   224|    0|
    |grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282                  |correlation_Pipeline_VITIS_LOOP_54_9                  |        0|   0|    302|   202|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U70                           |dadddsub_64ns_64ns_64_5_full_dsp_1                    |        0|   3|    457|   698|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U68                                  |dcmp_64ns_64ns_1_2_no_dsp_1                           |        0|   0|      0|     0|    0|
    |ddiv_64ns_64ns_64_22_no_dsp_1_U67                                |ddiv_64ns_64ns_64_22_no_dsp_1                         |        0|   0|      0|     0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U71                                |dmul_64ns_64ns_64_5_max_dsp_1                         |        0|   8|    312|   109|    0|
    |dsqrt_64ns_64ns_64_17_no_dsp_1_U69                               |dsqrt_64ns_64ns_64_17_no_dsp_1                        |        0|   0|      0|     0|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                            |                                                      |        5|  69|  13163| 10429|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_330_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln48_fu_515_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln49_1_fu_461_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln49_fu_455_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln51_1_fu_509_p2   |         +|   0|  0|  20|          13|           1|
    |add_ln51_fu_425_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln52_fu_481_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln57_1_fu_504_p2   |         +|   0|  0|  17|          13|          13|
    |add_ln57_fu_498_p2     |         +|   0|  0|  17|          13|          13|
    |and_ln31_fu_401_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_fu_324_p2    |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln31_1_fu_389_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln31_fu_383_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln48_fu_419_p2    |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln51_fu_475_p2    |      icmp|   0|  0|  12|          13|           7|
    |or_ln31_fu_395_p2      |        or|   0|  0|   2|           1|           1|
    |stddev_d0              |    select|   0|  0|  63|           1|          62|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 290|         192|         157|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  305|         69|    1|         69|
    |corr_address0        |   20|          4|   13|         52|
    |corr_d0              |   14|          3|   64|        192|
    |data_address0        |   26|          5|   13|         65|
    |data_address1        |   14|          3|   13|         39|
    |data_ce0             |   26|          5|    1|          5|
    |data_ce1             |   14|          3|    1|          3|
    |data_we0             |    9|          2|    1|          2|
    |grp_fu_292_ce        |   14|          3|    1|          3|
    |grp_fu_292_p0        |   20|          4|   64|        256|
    |grp_fu_292_p1        |   20|          4|   64|        256|
    |grp_fu_301_p1        |   14|          3|   64|        192|
    |grp_fu_674_ce        |   26|          5|    1|          5|
    |grp_fu_674_opcode    |   26|          5|    2|         10|
    |grp_fu_674_p0        |   26|          5|   64|        320|
    |grp_fu_674_p1        |   26|          5|   64|        320|
    |grp_fu_678_ce        |   14|          3|    1|          3|
    |grp_fu_678_p0        |   14|          3|   64|        192|
    |grp_fu_678_p1        |   14|          3|   64|        192|
    |i_fu_140             |    9|          2|    7|         14|
    |indvars_iv27_fu_136  |    9|          2|    7|         14|
    |j_2_reg_218          |    9|          2|   13|         26|
    |j_fu_124             |    9|          2|    7|         14|
    |mean_address0        |   20|          4|    7|         28|
    |mean_ce0             |   20|          4|    1|          4|
    |mean_we0             |    9|          2|    1|          2|
    |stddev_address0      |   14|          3|    7|         21|
    |stddev_ce0           |   14|          3|    1|          3|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  755|        161|  611|       2302|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln49_1_reg_646                                                            |  13|   0|   13|          0|
    |add_ln49_reg_641                                                              |   9|   0|   13|          4|
    |add_ln51_1_reg_669                                                            |  13|   0|   13|          0|
    |add_ln51_reg_631                                                              |   7|   0|    7|          0|
    |add_ln52_reg_659                                                              |  13|   0|   13|          0|
    |add_ln57_1_reg_664                                                            |  13|   0|   13|          0|
    |ap_CS_fsm                                                                     |  68|   0|   68|          0|
    |div1_reg_618                                                                  |  64|   0|   64|          0|
    |empty_63_reg_610                                                              |  64|   0|   64|          0|
    |grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start_reg  |   1|   0|    1|          0|
    |grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start_reg                  |   1|   0|    1|          0|
    |grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start_reg  |   1|   0|    1|          0|
    |grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start_reg                  |   1|   0|    1|          0|
    |i_2_reg_623                                                                   |   7|   0|    7|          0|
    |i_fu_140                                                                      |   7|   0|    7|          0|
    |indvars_iv27_fu_136                                                           |   7|   0|    7|          0|
    |j_1_reg_578                                                                   |   7|   0|    7|          0|
    |j_2_reg_218                                                                   |  13|   0|   13|          0|
    |j_fu_124                                                                      |   7|   0|    7|          0|
    |reg_310                                                                       |  64|   0|   64|          0|
    |zext_ln20_reg_586                                                             |   7|   0|   64|         57|
    |zext_ln49_reg_636                                                             |   7|   0|   13|          6|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 394|   0|  461|         67|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   correlation|  return value|
|float_n          |   in|   64|     ap_none|       float_n|        scalar|
|data_address0    |  out|   13|   ap_memory|          data|         array|
|data_ce0         |  out|    1|   ap_memory|          data|         array|
|data_we0         |  out|    1|   ap_memory|          data|         array|
|data_d0          |  out|   64|   ap_memory|          data|         array|
|data_q0          |   in|   64|   ap_memory|          data|         array|
|data_address1    |  out|   13|   ap_memory|          data|         array|
|data_ce1         |  out|    1|   ap_memory|          data|         array|
|data_q1          |   in|   64|   ap_memory|          data|         array|
|corr_address0    |  out|   13|   ap_memory|          corr|         array|
|corr_ce0         |  out|    1|   ap_memory|          corr|         array|
|corr_we0         |  out|    1|   ap_memory|          corr|         array|
|corr_d0          |  out|   64|   ap_memory|          corr|         array|
|corr_address1    |  out|   13|   ap_memory|          corr|         array|
|corr_ce1         |  out|    1|   ap_memory|          corr|         array|
|corr_we1         |  out|    1|   ap_memory|          corr|         array|
|corr_d1          |  out|   64|   ap_memory|          corr|         array|
|mean_address0    |  out|    7|   ap_memory|          mean|         array|
|mean_ce0         |  out|    1|   ap_memory|          mean|         array|
|mean_we0         |  out|    1|   ap_memory|          mean|         array|
|mean_d0          |  out|   64|   ap_memory|          mean|         array|
|mean_q0          |   in|   64|   ap_memory|          mean|         array|
|stddev_address0  |  out|    7|   ap_memory|        stddev|         array|
|stddev_ce0       |  out|    1|   ap_memory|        stddev|         array|
|stddev_we0       |  out|    1|   ap_memory|        stddev|         array|
|stddev_d0        |  out|   64|   ap_memory|        stddev|         array|
|stddev_q0        |   in|   64|   ap_memory|        stddev|         array|
+-----------------+-----+-----+------------+--------------+--------------+

