---
layout: default
title: 2.3 3Dç©å±¤æŠ€è¡“ - TSVã¨ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°
---

---

# ğŸ§± 2.3 3Dç©å±¤æŠ€è¡“ï¼šTSVã¨ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°  
**2.3 3D Stacking Technologies: TSV and Hybrid Bonding**

---

## ğŸ—ï¸ 3Dç©å±¤ã¨ã¯ï¼Ÿï½œWhat is 3D Stacking?

**3Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°**ã¨ã¯ã€è¤‡æ•°ã®ãƒãƒƒãƒ—ã‚’**å‚ç›´æ–¹å‘ã«ç©å±¤ã—ã€TSVã‚„ãƒãƒ³ãƒ—ãªã©ã§ç›´æ¥æ¥ç¶š**ã™ã‚‹å®Ÿè£…æŠ€è¡“ã§ã™ã€‚  
**3D packaging** stacks multiple chips **vertically**, connecting them using **TSVs, bumps, or hybrid bonding**.

| ğŸ’¡ æŠ€è¡“ / Technology | ğŸ“ èª¬æ˜ / Description |
|----------------------|------------------------|
| **TSV** | ã‚·ãƒªã‚³ãƒ³åŸºæ¿ã‚’è²«é€šã™ã‚‹å‚ç›´é…ç·š<br>Vertical wiring through the silicon substrate |
| **Hybrid Bonding** | é‡‘å±å±¤ã¨çµ¶ç¸å±¤ã®åŒæ™‚æ¥åˆ<br>Simultaneous bonding of metal and dielectric layers |
| **Î¼-bump stacking** | å¾®ç´°ãƒãƒ³ãƒ—ã«ã‚ˆã‚‹éšå±¤æ¥ç¶š<br>Hierarchical stacking via micro-bumps |

---

## ğŸ”© TSVï¼šã‚¹ãƒ«ãƒ¼ã‚·ãƒªã‚³ãƒ³ãƒ“ã‚¢ï½œThrough-Silicon Via

### âœ¦ æ¦‚è¦ / Overview

- ã‚·ãƒªã‚³ãƒ³ã‚’å‚ç›´ã«è²«é€šã™ã‚‹å°é€šãƒ“ã‚¢  
  *Conductive vias penetrating silicon vertically*  
- å¯¸æ³•ï¼š**ç›´å¾„ 3â€“10 Âµmã€æ·±ã• 50â€“150 Âµmï¼ˆAR > 10ï¼‰**  
  *Typical: 3â€“10 Âµm diameter, 50â€“150 Âµm depth (AR > 10)*

### âœ¦ å½¢æˆãƒ—ãƒ­ã‚»ã‚¹ï½œFabrication Steps

1. **DRIEã«ã‚ˆã‚‹æ·±å €ã‚Šã‚¨ãƒƒãƒãƒ³ã‚°**  
   *Deep Reactive Ion Etching (DRIE)*  
2. **çµ¶ç¸è†œå½¢æˆï¼ˆSiOâ‚‚ï¼‰**  
   *Oxide layer deposition*  
3. **ãƒãƒªã‚¢ãƒ»ã‚·ãƒ¼ãƒ‰å±¤å †ç©ï¼ˆTaN, Cuï¼‰**  
   *Barrier/seed layer deposition (TaN, Cu)*  
4. **Cué›»è§£ã‚ã£ã â†’ CMPã§ç ”ç£¨**  
   *Cu plating â†’ Chemical Mechanical Polishing*

### âœ¦ åˆ©ç‚¹ã¨èª²é¡Œï½œPros and Cons

| âœ… é …ç›® / Item | å†…å®¹ / Description |
|----------------|---------------------|
| **åˆ©ç‚¹**<br>Advantages | é«˜å¯†åº¦ï¼ä½é…å»¶ï¼å°é¢ç©<br>High density, low latency, compact footprint |
| **èª²é¡Œ**<br>Challenges | æ­©ç•™ã¾ã‚Šï¼ç†±ï¼å¿œåŠ›ã‚¯ãƒ©ãƒƒã‚¯<br>Yield, thermal dissipation, stress cracking |

---

## âš¡ Hybrid Bondingï¼ˆãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°ï¼‰

### âœ¦ åŸç† / Principle

- **é‡‘å±â€“é‡‘å±**ã¨**çµ¶ç¸ä½“â€“çµ¶ç¸ä½“**ã‚’**åŒæ™‚ã«æ¥åˆ**  
  *Simultaneous bonding of metal and dielectric layers*  
- **ä¸­é–“æä¸è¦ã®ãƒ€ã‚¤ãƒ¬ã‚¯ãƒˆæ¥åˆæ–¹å¼**  
  *No adhesive or bumps â€“ pure direct bonding*

### âœ¦ ä»£è¡¨æŠ€è¡“ / Key Techniques

| ğŸ’¡ æŠ€è¡“å / Technique | ç‰¹å¾´ / Features | æ¡ç”¨ä¾‹ / Applications |
|------------------------|------------------|------------------------|
| **Direct Cu-Cu Bonding** | æ¥µå°ãƒ”ãƒƒãƒãƒ»é«˜å¯†åº¦<br>Ultra-fine pitch, high density | TSMC SoIC, Sony CIS |
| **DBI (Direct Bond Interconnect)** | ãƒãƒ³ãƒ—ãƒ¬ã‚¹ãƒ»é«˜é€Ÿä¼é€<br>Bumpless, high-speed | Intel Foveros Direct, Xperi DBI |

---

## ğŸ” Î¼-bumpã¨ã®æ¯”è¼ƒï½œComparison with Î¼-bump

| ğŸ”§ ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ / Parameter | Î¼-bumpæ¥ç¶š / Î¼-bump | Hybrid Bonding |
|---------------------------|----------------------|----------------|
| **ãƒ”ãƒƒãƒ**<br>Pitch | 40â€“100 Âµm | 1â€“10 Âµm |
| **ä¼é€å¸¯åŸŸ**<br>Bandwidth | ï½10 GHz | ï½40 GHz ä»¥ä¸Š |
| **çµåˆç•Œé¢**<br>Bond Interface | ãƒãƒ³ãƒ—ï¼‹æ¥ç€å±¤<br>Bump + adhesive | ãƒ€ã‚¤ãƒ¬ã‚¯ãƒˆï¼ˆé‡‘å±ï¼‹çµ¶ç¸ä½“ï¼‰<br>Direct metal & dielectric |

---

## ğŸ§Š ç†±ã¨ãƒ†ã‚¹ãƒˆã®åˆ¶ç´„ï½œThermal and Test Challenges

| ğŸ§© é …ç›® / Item | ğŸ› ï¸ èª²é¡Œ / Challenge | ğŸ’¡ è§£æ±ºç­– / Solution |
|----------------|-----------------------|------------------------|
| **ç†±æ‹¡æ•£**<br>Thermal Spread | ä¸‹å±¤ãƒãƒƒãƒ—ãŒå†·å´å›°é›£<br>Bottom dies hard to cool | ã‚µãƒ¼ãƒãƒ«ãƒ“ã‚¢ãƒ»ãƒ’ãƒ¼ãƒˆã‚¹ãƒ—ãƒ¬ãƒƒãƒ€<br>Thermal vias, heat spreaders |
| **ãƒ†ã‚¹ãƒˆ**<br>Testing | ä¸­é–“å±¤ã‚¢ã‚¯ã‚»ã‚¹ãŒå›°é›£<br>Mid-layer test access difficult | BISTå°å…¥ãƒ»å€‹åˆ¥ãƒ†ã‚¹ãƒˆè¨­è¨ˆ<br>BIST, pre-stack testable dies |

---

## ğŸŒ å®Ÿç”¨ä¾‹ã¨ä»Šå¾Œï½œApplications and Outlook

| ğŸ¢ ä¼æ¥­ / Company | æŠ€è¡“ / Technology | å†…å®¹ / Description |
|------------------|-------------------|---------------------|
| **Intel** | Foveros / Foveros Direct | ãƒ­ã‚¸ãƒƒã‚¯åŒå£«ã®3Dç©å±¤<br>Logic-on-logic stacking |
| **TSMC** | SoIC | ãƒ€ã‚¤ãƒ¬ã‚¯ãƒˆãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°æŠ€è¡“<br>Die-to-die direct bonding |
| **Sony** | Stacked CIS | ç”»åƒã‚»ãƒ³ã‚µã®3Dé›†ç©<br>3D-integrated CMOS image sensors |

---

## ğŸ“ æ¬¡ç¯€ã¸ã®æ¥ç¶šï½œConnection to Next Section

æ¬¡ç¯€ [**2.4ï¼šå®Ÿä¾‹ç´¹ä»‹**](./f2_4_pkg_case_study.md) ã§ã¯ã€ã“ã‚Œã‚‰ã®**2.5D/3DæŠ€è¡“ã®å®Ÿç”¨åŒ–äº‹ä¾‹**ã‚’ç´¹ä»‹ã—ã€**ä¼æ¥­ã”ã¨ã®æ¡ç”¨æˆ¦ç•¥ã¨æ§‹æˆ**ã«ç€ç›®ã—ã¾ã™ã€‚  
*In the next section [**2.4: Case Studies**](./f2_4_pkg_case_study.md), we explore real-world use cases of 2.5D/3D technologies and how different companies implement them.*

---

## ğŸ ç‰¹åˆ¥ç·¨ ç¬¬2ç«  ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Chapter 2 Top

ğŸ”— [ğŸ“š ç‰¹åˆ¥ç·¨ ç¬¬2ç«  ãƒˆãƒƒãƒ—ã«æˆ»ã‚‹](./README.md)
