
*** Running vivado
    with args -log module_ads7056_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source module_ads7056_lmb_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source module_ads7056_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 317.012 ; gain = 80.125
INFO: [Synth 8-638] synthesizing module 'module_ads7056_lmb_bram_0' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_lmb_bram_0/synth/module_ads7056_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_lmb_bram_0' (11#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_lmb_bram_0/synth/module_ads7056_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:02:00 . Memory (MB): peak = 523.867 ; gain = 286.980
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:41 ; elapsed = 00:02:00 . Memory (MB): peak = 523.867 ; gain = 286.980
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 637.566 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:24 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:24 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:24 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:26 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:26 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:55 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:55 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:02:55 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:57 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:02:57 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:02:57 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:57 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Handling Custom Attributes : Time (s): cpu = 00:02:28 ; elapsed = 00:02:57 . Memory (MB): peak = 637.566 ; gain = 400.680
Finished Renaming Generated Nets : Time (s): cpu = 00:02:28 ; elapsed = 00:02:57 . Memory (MB): peak = 637.566 ; gain = 400.680

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    16|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:28 ; elapsed = 00:02:57 . Memory (MB): peak = 637.566 ; gain = 400.680
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:03:02 . Memory (MB): peak = 644.582 ; gain = 408.320
