testfixture.v
../dc/DT_syn.v 
+access+r 
-v /home/nfs_cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v 
+define+TB2
+define+SDF
+nc64bit
+ncmaxdelays
