V 53
K 33744733390 sample_hold
F Case
|R 14:57_4-5-18
Y 1
D 0 0 160 70
Z 10
i 3
U 0 -60 10 0 3 0 PINORDER=INPUT CLK OUTPUT
U 0 -50 10 0 3 0 VHDL_GENERIC_CLK_EDGE=STD_LOGIC:='1'
U 0 -40 10 0 3 0 VHDL_GENERIC_INITIAL=REAL:=0.0
U 0 -30 10 0 3 0 SIMMODEL=VHDL
U 0 -20 10 0 3 0 VHDL=SAMPLE_HOLD(DEFAULT)
U 0 -10 10 0 3 0 VHDLFILE=SAMPLE_HOLD.VHD
P 3 160 40 150 40 0 3 0
A 0 20 10 0 3 0 VHDL_TYPE=REAL
A 150 45 10 0 2 0 PINTYPE=OUT
L 150 40 10 0 8 0 1 0 OUTPUT
P 2 0 30 10 30 0 2 0
A 0 20 10 0 3 0 VHDL_TYPE=STD_LOGIC
A 30 35 10 0 2 0 PINTYPE=IN
L 10 30 10 0 2 0 1 0 CLK
P 1 0 40 10 40 0 2 0
A 0 20 10 0 3 0 VHDL_TYPE=ELECTRICAL
A 30 45 10 0 2 0 PINTYPE=TERMINAL
L 10 40 10 0 2 0 1 0 INPUT
b 10 10 150 60
E
