
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8d8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000708  0800ea68  0800ea68  0000fa68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f170  0800f170  0001107c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f170  0800f170  00010170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f178  0800f178  0001107c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f178  0800f178  00010178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f17c  0800f17c  0001017c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800f180  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001150  20000080  0800f1fc  00011080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200011d0  0800f1fc  000111d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001107c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020349  00000000  00000000  000110ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056d6  00000000  00000000  000313f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d70  00000000  00000000  00036ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000166a  00000000  00000000  00038840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029bff  00000000  00000000  00039eaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028027  00000000  00000000  00063aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa3ef  00000000  00000000  0008bad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00185ebf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080a4  00000000  00000000  00185f04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0018dfa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ea50 	.word	0x0800ea50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800ea50 	.word	0x0800ea50

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	4611      	mov	r1, r2
 80005a8:	461a      	mov	r2, r3
 80005aa:	460b      	mov	r3, r1
 80005ac:	71fb      	strb	r3, [r7, #7]
 80005ae:	4613      	mov	r3, r2
 80005b0:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d011      	beq.n	80005dc <has_header_tail+0x40>
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d90e      	bls.n	80005dc <has_header_tail+0x40>
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	79fa      	ldrb	r2, [r7, #7]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d109      	bne.n	80005dc <has_header_tail+0x40>
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	3b01      	subs	r3, #1
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	79ba      	ldrb	r2, [r7, #6]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d101      	bne.n	80005dc <has_header_tail+0x40>
 80005d8:	2301      	movs	r3, #1
 80005da:	e000      	b.n	80005de <has_header_tail+0x42>
 80005dc:	2300      	movs	r3, #0
}
 80005de:	4618      	mov	r0, r3
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <be16_read>:

// Leituras/escritas big-endian (formato no fio)
static inline uint16_t be16_read(const uint8_t *p) {
 80005ea:	b480      	push	{r7}
 80005ec:	b083      	sub	sp, #12
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	b21b      	sxth	r3, r3
 80005f8:	021b      	lsls	r3, r3, #8
 80005fa:	b21a      	sxth	r2, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3301      	adds	r3, #1
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	b21b      	sxth	r3, r3
 8000604:	4313      	orrs	r3, r2
 8000606:	b21b      	sxth	r3, r3
 8000608:	b29b      	uxth	r3, r3
}
 800060a:	4618      	mov	r0, r3
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 8000616:	b580      	push	{r7, lr}
 8000618:	b084      	sub	sp, #16
 800061a:	af00      	add	r7, sp, #0
 800061c:	60f8      	str	r0, [r7, #12]
 800061e:	60b9      	str	r1, [r7, #8]
 8000620:	603b      	str	r3, [r7, #0]
 8000622:	4613      	mov	r3, r2
 8000624:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d003      	beq.n	8000634 <frame_expect_req+0x1e>
 800062c:	68ba      	ldr	r2, [r7, #8]
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	429a      	cmp	r2, r3
 8000632:	d202      	bcs.n	800063a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	e012      	b.n	8000660 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800063a:	2355      	movs	r3, #85	@ 0x55
 800063c:	22aa      	movs	r2, #170	@ 0xaa
 800063e:	68b9      	ldr	r1, [r7, #8]
 8000640:	68f8      	ldr	r0, [r7, #12]
 8000642:	f7ff ffab 	bl	800059c <has_header_tail>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d005      	beq.n	8000658 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	3301      	adds	r3, #1
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	79fa      	ldrb	r2, [r7, #7]
 8000654:	429a      	cmp	r2, r3
 8000656:	d002      	beq.n	800065e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000658:	f06f 0301 	mvn.w	r3, #1
 800065c:	e000      	b.n	8000660 <frame_expect_req+0x4a>
	return PROTO_OK;
 800065e:	2300      	movs	r3, #0
}
 8000660:	4618      	mov	r0, r3
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
 800066e:	60f8      	str	r0, [r7, #12]
 8000670:	60b9      	str	r1, [r7, #8]
 8000672:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d002      	beq.n	8000680 <led_ctrl_req_decoder+0x18>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d102      	bne.n	8000686 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 8000680:	f04f 33ff 	mov.w	r3, #4294967295
 8000684:	e02a      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	2b2a      	cmp	r3, #42	@ 0x2a
 800068a:	d902      	bls.n	8000692 <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 800068c:	f06f 0303 	mvn.w	r3, #3
 8000690:	e024      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 8000692:	2309      	movs	r3, #9
 8000694:	2207      	movs	r2, #7
 8000696:	68b9      	ldr	r1, [r7, #8]
 8000698:	68f8      	ldr	r0, [r7, #12]
 800069a:	f7ff ffbc 	bl	8000616 <frame_expect_req>
 800069e:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <led_ctrl_req_decoder+0x42>
        return st;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	e018      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	3302      	adds	r3, #2
 80006ae:	781a      	ldrb	r2, [r3, #0]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	3303      	adds	r3, #3
 80006b8:	781a      	ldrb	r2, [r3, #0]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	3304      	adds	r3, #4
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	3305      	adds	r3, #5
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ff8c 	bl	80005ea <be16_read>
 80006d2:	4603      	mov	r3, r0
 80006d4:	461a      	mov	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 80006da:	2300      	movs	r3, #0
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3718      	adds	r7, #24
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	4611      	mov	r1, r2
 80006f0:	461a      	mov	r2, r3
 80006f2:	460b      	mov	r3, r1
 80006f4:	71fb      	strb	r3, [r7, #7]
 80006f6:	4613      	mov	r3, r2
 80006f8:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d011      	beq.n	8000724 <has_header_tail+0x40>
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d90e      	bls.n	8000724 <has_header_tail+0x40>
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	79fa      	ldrb	r2, [r7, #7]
 800070c:	429a      	cmp	r2, r3
 800070e:	d109      	bne.n	8000724 <has_header_tail+0x40>
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	3b01      	subs	r3, #1
 8000714:	68fa      	ldr	r2, [r7, #12]
 8000716:	4413      	add	r3, r2
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	79ba      	ldrb	r2, [r7, #6]
 800071c:	429a      	cmp	r2, r3
 800071e:	d101      	bne.n	8000724 <has_header_tail+0x40>
 8000720:	2301      	movs	r3, #1
 8000722:	e000      	b.n	8000726 <has_header_tail+0x42>
 8000724:	2300      	movs	r3, #0
}
 8000726:	4618      	mov	r0, r3
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr

08000732 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000732:	b580      	push	{r7, lr}
 8000734:	b084      	sub	sp, #16
 8000736:	af00      	add	r7, sp, #0
 8000738:	60f8      	str	r0, [r7, #12]
 800073a:	60b9      	str	r1, [r7, #8]
 800073c:	603b      	str	r3, [r7, #0]
 800073e:	4613      	mov	r3, r2
 8000740:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d003      	beq.n	8000750 <frame_expect_req+0x1e>
 8000748:	68ba      	ldr	r2, [r7, #8]
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	429a      	cmp	r2, r3
 800074e:	d202      	bcs.n	8000756 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000750:	f04f 33ff 	mov.w	r3, #4294967295
 8000754:	e012      	b.n	800077c <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000756:	2355      	movs	r3, #85	@ 0x55
 8000758:	22aa      	movs	r2, #170	@ 0xaa
 800075a:	68b9      	ldr	r1, [r7, #8]
 800075c:	68f8      	ldr	r0, [r7, #12]
 800075e:	f7ff ffc1 	bl	80006e4 <has_header_tail>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d005      	beq.n	8000774 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	3301      	adds	r3, #1
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	79fa      	ldrb	r2, [r7, #7]
 8000770:	429a      	cmp	r2, r3
 8000772:	d002      	beq.n	800077a <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000774:	f06f 0301 	mvn.w	r3, #1
 8000778:	e000      	b.n	800077c <frame_expect_req+0x4a>
	return PROTO_OK;
 800077a:	2300      	movs	r3, #0
}
 800077c:	4618      	mov	r0, r3
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d002      	beq.n	800079c <move_end_req_decoder+0x18>
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d102      	bne.n	80007a2 <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 800079c:	f04f 33ff 	mov.w	r3, #4294967295
 80007a0:	e011      	b.n	80007c6 <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 80007a2:	2304      	movs	r3, #4
 80007a4:	2206      	movs	r2, #6
 80007a6:	68b9      	ldr	r1, [r7, #8]
 80007a8:	68f8      	ldr	r0, [r7, #12]
 80007aa:	f7ff ffc2 	bl	8000732 <frame_expect_req>
 80007ae:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <move_end_req_decoder+0x36>
		return st;
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	e005      	b.n	80007c6 <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	3302      	adds	r3, #2
 80007be:	781a      	ldrb	r2, [r3, #0]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 80007c4:	2300      	movs	r3, #0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3718      	adds	r7, #24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <has_header_tail>:
		uint8_t header, uint8_t tail) {
 80007ce:	b480      	push	{r7}
 80007d0:	b085      	sub	sp, #20
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	60f8      	str	r0, [r7, #12]
 80007d6:	60b9      	str	r1, [r7, #8]
 80007d8:	4611      	mov	r1, r2
 80007da:	461a      	mov	r2, r3
 80007dc:	460b      	mov	r3, r1
 80007de:	71fb      	strb	r3, [r7, #7]
 80007e0:	4613      	mov	r3, r2
 80007e2:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d011      	beq.n	800080e <has_header_tail+0x40>
 80007ea:	68bb      	ldr	r3, [r7, #8]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d90e      	bls.n	800080e <has_header_tail+0x40>
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	79fa      	ldrb	r2, [r7, #7]
 80007f6:	429a      	cmp	r2, r3
 80007f8:	d109      	bne.n	800080e <has_header_tail+0x40>
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	3b01      	subs	r3, #1
 80007fe:	68fa      	ldr	r2, [r7, #12]
 8000800:	4413      	add	r3, r2
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	79ba      	ldrb	r2, [r7, #6]
 8000806:	429a      	cmp	r2, r3
 8000808:	d101      	bne.n	800080e <has_header_tail+0x40>
 800080a:	2301      	movs	r3, #1
 800080c:	e000      	b.n	8000810 <has_header_tail+0x42>
 800080e:	2300      	movs	r3, #0
}
 8000810:	4618      	mov	r0, r3
 8000812:	3714      	adds	r7, #20
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr

0800081c <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	b21b      	sxth	r3, r3
 800082a:	021b      	lsls	r3, r3, #8
 800082c:	b21a      	sxth	r2, r3
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	3301      	adds	r3, #1
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	b21b      	sxth	r3, r3
 8000836:	4313      	orrs	r3, r2
 8000838:	b21b      	sxth	r3, r3
 800083a:	b29b      	uxth	r3, r3
}
 800083c:	4618      	mov	r0, r3
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr

08000848 <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	061a      	lsls	r2, r3, #24
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3301      	adds	r3, #1
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	041b      	lsls	r3, r3, #16
 800085e:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	3302      	adds	r3, #2
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	021b      	lsls	r3, r3, #8
 8000868:	4313      	orrs	r3, r2
 800086a:	687a      	ldr	r2, [r7, #4]
 800086c:	3203      	adds	r2, #3
 800086e:	7812      	ldrb	r2, [r2, #0]
 8000870:	4313      	orrs	r3, r2
}
 8000872:	4618      	mov	r0, r3
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr

0800087e <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 800087e:	b580      	push	{r7, lr}
 8000880:	b084      	sub	sp, #16
 8000882:	af00      	add	r7, sp, #0
 8000884:	60f8      	str	r0, [r7, #12]
 8000886:	60b9      	str	r1, [r7, #8]
 8000888:	603b      	str	r3, [r7, #0]
 800088a:	4613      	mov	r3, r2
 800088c:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d003      	beq.n	800089c <frame_expect_req+0x1e>
 8000894:	68ba      	ldr	r2, [r7, #8]
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	429a      	cmp	r2, r3
 800089a:	d202      	bcs.n	80008a2 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 800089c:	f04f 33ff 	mov.w	r3, #4294967295
 80008a0:	e012      	b.n	80008c8 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80008a2:	2355      	movs	r3, #85	@ 0x55
 80008a4:	22aa      	movs	r2, #170	@ 0xaa
 80008a6:	68b9      	ldr	r1, [r7, #8]
 80008a8:	68f8      	ldr	r0, [r7, #12]
 80008aa:	f7ff ff90 	bl	80007ce <has_header_tail>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d005      	beq.n	80008c0 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	3301      	adds	r3, #1
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	79fa      	ldrb	r2, [r7, #7]
 80008bc:	429a      	cmp	r2, r3
 80008be:	d002      	beq.n	80008c6 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80008c0:	f06f 0301 	mvn.w	r3, #1
 80008c4:	e000      	b.n	80008c8 <frame_expect_req+0x4a>
	return PROTO_OK;
 80008c6:	2300      	movs	r3, #0
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	3710      	adds	r7, #16
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d002      	beq.n	80008e8 <move_queue_add_req_decoder+0x18>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d102      	bne.n	80008ee <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 80008e8:	f04f 33ff 	mov.w	r3, #4294967295
 80008ec:	e09a      	b.n	8000a24 <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 80008ee:	232a      	movs	r3, #42	@ 0x2a
 80008f0:	2201      	movs	r2, #1
 80008f2:	68b9      	ldr	r1, [r7, #8]
 80008f4:	68f8      	ldr	r0, [r7, #12]
 80008f6:	f7ff ffc2 	bl	800087e <frame_expect_req>
 80008fa:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <move_queue_add_req_decoder+0x36>
		return st;
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	e08e      	b.n	8000a24 <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	3302      	adds	r3, #2
 800090a:	781a      	ldrb	r2, [r3, #0]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	3303      	adds	r3, #3
 8000914:	781a      	ldrb	r2, [r3, #0]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	3304      	adds	r3, #4
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ff7c 	bl	800081c <be16_read>
 8000924:	4603      	mov	r3, r0
 8000926:	461a      	mov	r2, r3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	3306      	adds	r3, #6
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ff89 	bl	8000848 <be32_read>
 8000936:	4602      	mov	r2, r0
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	330a      	adds	r3, #10
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff6b 	bl	800081c <be16_read>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	330c      	adds	r3, #12
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff ff78 	bl	8000848 <be32_read>
 8000958:	4602      	mov	r2, r0
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	3310      	adds	r3, #16
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff ff5a 	bl	800081c <be16_read>
 8000968:	4603      	mov	r3, r0
 800096a:	461a      	mov	r2, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	3312      	adds	r3, #18
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff ff67 	bl	8000848 <be32_read>
 800097a:	4602      	mov	r2, r0
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	3316      	adds	r3, #22
 8000984:	4618      	mov	r0, r3
 8000986:	f7ff ff49 	bl	800081c <be16_read>
 800098a:	4603      	mov	r3, r0
 800098c:	461a      	mov	r2, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	3318      	adds	r3, #24
 8000996:	4618      	mov	r0, r3
 8000998:	f7ff ff40 	bl	800081c <be16_read>
 800099c:	4603      	mov	r3, r0
 800099e:	461a      	mov	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	331a      	adds	r3, #26
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff ff37 	bl	800081c <be16_read>
 80009ae:	4603      	mov	r3, r0
 80009b0:	461a      	mov	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	331c      	adds	r3, #28
 80009ba:	4618      	mov	r0, r3
 80009bc:	f7ff ff2e 	bl	800081c <be16_read>
 80009c0:	4603      	mov	r3, r0
 80009c2:	461a      	mov	r2, r3
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	331e      	adds	r3, #30
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff ff25 	bl	800081c <be16_read>
 80009d2:	4603      	mov	r3, r0
 80009d4:	461a      	mov	r2, r3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	3320      	adds	r3, #32
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff ff1c 	bl	800081c <be16_read>
 80009e4:	4603      	mov	r3, r0
 80009e6:	461a      	mov	r2, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	3322      	adds	r3, #34	@ 0x22
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff ff13 	bl	800081c <be16_read>
 80009f6:	4603      	mov	r3, r0
 80009f8:	461a      	mov	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	3324      	adds	r3, #36	@ 0x24
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ff0a 	bl	800081c <be16_read>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	3326      	adds	r3, #38	@ 0x26
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff ff01 	bl	800081c <be16_read>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000a22:	2300      	movs	r3, #0
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3718      	adds	r7, #24
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	4611      	mov	r1, r2
 8000a38:	461a      	mov	r2, r3
 8000a3a:	460b      	mov	r3, r1
 8000a3c:	71fb      	strb	r3, [r7, #7]
 8000a3e:	4613      	mov	r3, r2
 8000a40:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d011      	beq.n	8000a6c <has_header_tail+0x40>
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d90e      	bls.n	8000a6c <has_header_tail+0x40>
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	79fa      	ldrb	r2, [r7, #7]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d109      	bne.n	8000a6c <has_header_tail+0x40>
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	68fa      	ldr	r2, [r7, #12]
 8000a5e:	4413      	add	r3, r2
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	79ba      	ldrb	r2, [r7, #6]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d101      	bne.n	8000a6c <has_header_tail+0x40>
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e000      	b.n	8000a6e <has_header_tail+0x42>
 8000a6c:	2300      	movs	r3, #0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3714      	adds	r7, #20
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b084      	sub	sp, #16
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	60f8      	str	r0, [r7, #12]
 8000a82:	60b9      	str	r1, [r7, #8]
 8000a84:	603b      	str	r3, [r7, #0]
 8000a86:	4613      	mov	r3, r2
 8000a88:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d003      	beq.n	8000a98 <frame_expect_req+0x1e>
 8000a90:	68ba      	ldr	r2, [r7, #8]
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d202      	bcs.n	8000a9e <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a98:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9c:	e012      	b.n	8000ac4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a9e:	2355      	movs	r3, #85	@ 0x55
 8000aa0:	22aa      	movs	r2, #170	@ 0xaa
 8000aa2:	68b9      	ldr	r1, [r7, #8]
 8000aa4:	68f8      	ldr	r0, [r7, #12]
 8000aa6:	f7ff ffc1 	bl	8000a2c <has_header_tail>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d005      	beq.n	8000abc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	79fa      	ldrb	r2, [r7, #7]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d002      	beq.n	8000ac2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000abc:	f06f 0301 	mvn.w	r3, #1
 8000ac0:	e000      	b.n	8000ac4 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000ac2:	2300      	movs	r3, #0
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d002      	beq.n	8000ae4 <move_queue_status_req_decoder+0x18>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d102      	bne.n	8000aea <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae8:	e011      	b.n	8000b0e <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000aea:	2304      	movs	r3, #4
 8000aec:	2202      	movs	r2, #2
 8000aee:	68b9      	ldr	r1, [r7, #8]
 8000af0:	68f8      	ldr	r0, [r7, #12]
 8000af2:	f7ff ffc2 	bl	8000a7a <frame_expect_req>
 8000af6:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <move_queue_status_req_decoder+0x36>
		return st;
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	e005      	b.n	8000b0e <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	3302      	adds	r3, #2
 8000b06:	781a      	ldrb	r2, [r3, #0]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000b0c:	2300      	movs	r3, #0
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000b16:	b480      	push	{r7}
 8000b18:	b085      	sub	sp, #20
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	60b9      	str	r1, [r7, #8]
 8000b20:	4611      	mov	r1, r2
 8000b22:	461a      	mov	r2, r3
 8000b24:	460b      	mov	r3, r1
 8000b26:	71fb      	strb	r3, [r7, #7]
 8000b28:	4613      	mov	r3, r2
 8000b2a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d011      	beq.n	8000b56 <has_header_tail+0x40>
 8000b32:	68bb      	ldr	r3, [r7, #8]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d90e      	bls.n	8000b56 <has_header_tail+0x40>
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	79fa      	ldrb	r2, [r7, #7]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d109      	bne.n	8000b56 <has_header_tail+0x40>
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	3b01      	subs	r3, #1
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	4413      	add	r3, r2
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	79ba      	ldrb	r2, [r7, #6]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d101      	bne.n	8000b56 <has_header_tail+0x40>
 8000b52:	2301      	movs	r3, #1
 8000b54:	e000      	b.n	8000b58 <has_header_tail+0x42>
 8000b56:	2300      	movs	r3, #0
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	4613      	mov	r3, r2
 8000b72:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d003      	beq.n	8000b82 <frame_expect_req+0x1e>
 8000b7a:	68ba      	ldr	r2, [r7, #8]
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d202      	bcs.n	8000b88 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000b82:	f04f 33ff 	mov.w	r3, #4294967295
 8000b86:	e012      	b.n	8000bae <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000b88:	2355      	movs	r3, #85	@ 0x55
 8000b8a:	22aa      	movs	r2, #170	@ 0xaa
 8000b8c:	68b9      	ldr	r1, [r7, #8]
 8000b8e:	68f8      	ldr	r0, [r7, #12]
 8000b90:	f7ff ffc1 	bl	8000b16 <has_header_tail>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d005      	beq.n	8000ba6 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	79fa      	ldrb	r2, [r7, #7]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d002      	beq.n	8000bac <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000ba6:	f06f 0301 	mvn.w	r3, #1
 8000baa:	e000      	b.n	8000bae <frame_expect_req+0x4a>
	return PROTO_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b086      	sub	sp, #24
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d002      	beq.n	8000bce <start_move_req_decoder+0x18>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d102      	bne.n	8000bd4 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd2:	e011      	b.n	8000bf8 <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 8000bd4:	2304      	movs	r3, #4
 8000bd6:	2203      	movs	r2, #3
 8000bd8:	68b9      	ldr	r1, [r7, #8]
 8000bda:	68f8      	ldr	r0, [r7, #12]
 8000bdc:	f7ff ffc2 	bl	8000b64 <frame_expect_req>
 8000be0:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <start_move_req_decoder+0x36>
		return st;
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	e005      	b.n	8000bf8 <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3302      	adds	r3, #2
 8000bf0:	781a      	ldrb	r2, [r3, #0]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000bf6:	2300      	movs	r3, #0
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3718      	adds	r7, #24
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <xor_reduce_bytes>:
// =====================
// Conjunto genérico de auxiliares
// =====================

// XOR sobre bytes (paridade byte a byte)
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60bb      	str	r3, [r7, #8]
 8000c12:	e009      	b.n	8000c28 <xor_reduce_bytes+0x28>
		x ^= p[i];
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	4413      	add	r3, r2
 8000c1a:	781a      	ldrb	r2, [r3, #0]
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	4053      	eors	r3, r2
 8000c20:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	3301      	adds	r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	68ba      	ldr	r2, [r7, #8]
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d3f1      	bcc.n	8000c14 <xor_reduce_bytes+0x14>
	return x;
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <set_parity_byte>:
	if (!raw)
		return 0;
	return xor_reduce_bytes(raw + start, count) == raw[parity_index];
}
static inline int set_parity_byte(uint8_t *raw, uint32_t start, uint32_t count,
		uint32_t parity_index) {
 8000c3e:	b590      	push	{r4, r7, lr}
 8000c40:	b085      	sub	sp, #20
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	60f8      	str	r0, [r7, #12]
 8000c46:	60b9      	str	r1, [r7, #8]
 8000c48:	607a      	str	r2, [r7, #4]
 8000c4a:	603b      	str	r3, [r7, #0]
	if (!raw)
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d102      	bne.n	8000c58 <set_parity_byte+0x1a>
		return -1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	e00b      	b.n	8000c70 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	18d0      	adds	r0, r2, r3
 8000c5e:	68fa      	ldr	r2, [r7, #12]
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	18d4      	adds	r4, r2, r3
 8000c64:	6879      	ldr	r1, [r7, #4]
 8000c66:	f7ff ffcb 	bl	8000c00 <xor_reduce_bytes>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	7023      	strb	r3, [r4, #0]
	return 0;
 8000c6e:	2300      	movs	r3, #0
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd90      	pop	{r4, r7, pc}

08000c78 <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	460b      	mov	r3, r1
 8000c82:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	22ab      	movs	r2, #171	@ 0xab
 8000c88:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	78fa      	ldrb	r2, [r7, #3]
 8000c90:	701a      	strb	r2, [r3, #0]
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000c9e:	b480      	push	{r7}
 8000ca0:	b083      	sub	sp, #12
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
 8000ca6:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	4413      	add	r3, r2
 8000cae:	2254      	movs	r2, #84	@ 0x54
 8000cb0:	701a      	strb	r2, [r3, #0]
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b084      	sub	sp, #16
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	60f8      	str	r0, [r7, #12]
 8000cc6:	60b9      	str	r1, [r7, #8]
 8000cc8:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	68ba      	ldr	r2, [r7, #8]
 8000cce:	2101      	movs	r1, #1
 8000cd0:	68f8      	ldr	r0, [r7, #12]
 8000cd2:	f7ff ffb4 	bl	8000c3e <set_parity_byte>
 8000cd6:	4603      	mov	r3, r0
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d005      	beq.n	8000cfe <led_ctrl_resp_encoder+0x1e>
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d002      	beq.n	8000cfe <led_ctrl_resp_encoder+0x1e>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2b06      	cmp	r3, #6
 8000cfc:	d802      	bhi.n	8000d04 <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8000cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000d02:	e01c      	b.n	8000d3e <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 8000d04:	2107      	movs	r1, #7
 8000d06:	68b8      	ldr	r0, [r7, #8]
 8000d08:	f7ff ffb6 	bl	8000c78 <resp_init>
	raw[2] = in->frameId;
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	3302      	adds	r3, #2
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	7812      	ldrb	r2, [r2, #0]
 8000d14:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	3303      	adds	r3, #3
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	7852      	ldrb	r2, [r2, #1]
 8000d1e:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	3304      	adds	r3, #4
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	7892      	ldrb	r2, [r2, #2]
 8000d28:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 8000d2a:	2205      	movs	r2, #5
 8000d2c:	2104      	movs	r1, #4
 8000d2e:	68b8      	ldr	r0, [r7, #8]
 8000d30:	f7ff ffc5 	bl	8000cbe <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 8000d34:	2106      	movs	r1, #6
 8000d36:	68b8      	ldr	r0, [r7, #8]
 8000d38:	f7ff ffb1 	bl	8000c9e <resp_set_tail>
	return PROTO_OK;
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000d46:	b480      	push	{r7}
 8000d48:	b083      	sub	sp, #12
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
 8000d4e:	460b      	mov	r3, r1
 8000d50:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	22ab      	movs	r2, #171	@ 0xab
 8000d56:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	78fa      	ldrb	r2, [r7, #3]
 8000d5e:	701a      	strb	r2, [r3, #0]
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	2254      	movs	r2, #84	@ 0x54
 8000d7e:	701a      	strb	r2, [r3, #0]
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <move_end_resp_encoder>:
	if (st != PROTO_OK)
		return st;
	out->frameId = raw[2];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	60f8      	str	r0, [r7, #12]
 8000d94:	60b9      	str	r1, [r7, #8]
 8000d96:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 4)
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d005      	beq.n	8000daa <move_end_resp_encoder+0x1e>
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d002      	beq.n	8000daa <move_end_resp_encoder+0x1e>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b03      	cmp	r3, #3
 8000da8:	d802      	bhi.n	8000db0 <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8000daa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dae:	e00d      	b.n	8000dcc <move_end_resp_encoder+0x40>
	resp_init(raw, RESP_MOVE_END);
 8000db0:	2106      	movs	r1, #6
 8000db2:	68b8      	ldr	r0, [r7, #8]
 8000db4:	f7ff ffc7 	bl	8000d46 <resp_init>
	raw[2] = in->frameId;
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	3302      	adds	r3, #2
 8000dbc:	68fa      	ldr	r2, [r7, #12]
 8000dbe:	7812      	ldrb	r2, [r2, #0]
 8000dc0:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 3);
 8000dc2:	2103      	movs	r1, #3
 8000dc4:	68b8      	ldr	r0, [r7, #8]
 8000dc6:	f7ff ffd1 	bl	8000d6c <resp_set_tail>
	return PROTO_OK;
 8000dca:	2300      	movs	r3, #0
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000de2:	2300      	movs	r3, #0
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	e009      	b.n	8000dfc <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 8000de8:	687a      	ldr	r2, [r7, #4]
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	4413      	add	r3, r2
 8000dee:	781a      	ldrb	r2, [r3, #0]
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	4053      	eors	r3, r2
 8000df4:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	60bb      	str	r3, [r7, #8]
 8000dfc:	68ba      	ldr	r2, [r7, #8]
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d3f1      	bcc.n	8000de8 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	091b      	lsrs	r3, r3, #4
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	4053      	eors	r3, r2
 8000e0e:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
 8000e12:	089b      	lsrs	r3, r3, #2
 8000e14:	b2da      	uxtb	r2, r3
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
 8000e18:	4053      	eors	r3, r2
 8000e1a:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8000e1c:	7bfb      	ldrb	r3, [r7, #15]
 8000e1e:	085b      	lsrs	r3, r3, #1
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	7bfb      	ldrb	r3, [r7, #15]
 8000e24:	4053      	eors	r3, r2
 8000e26:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	b2db      	uxtb	r3, r3
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3714      	adds	r7, #20
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <set_parity_bit>:
		uint32_t parity_index) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
 8000e48:	603b      	str	r3, [r7, #0]
	if (!raw)
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d102      	bne.n	8000e56 <set_parity_bit+0x1a>
		return -1;
 8000e50:	f04f 33ff 	mov.w	r3, #4294967295
 8000e54:	e010      	b.n	8000e78 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	6879      	ldr	r1, [r7, #4]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff ffb8 	bl	8000dd4 <xor_bit_reduce_bytes>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4619      	mov	r1, r3
 8000e68:	68fa      	ldr	r2, [r7, #12]
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	f001 0201 	and.w	r2, r1, #1
 8000e72:	b2d2      	uxtb	r2, r2
 8000e74:	701a      	strb	r2, [r3, #0]
	return 0;
 8000e76:	2300      	movs	r3, #0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3710      	adds	r7, #16
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	22ab      	movs	r2, #171	@ 0xab
 8000e90:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	3301      	adds	r3, #1
 8000e96:	78fa      	ldrb	r2, [r7, #3]
 8000e98:	701a      	strb	r2, [r3, #0]
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000ea6:	b480      	push	{r7}
 8000ea8:	b083      	sub	sp, #12
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8000eb0:	687a      	ldr	r2, [r7, #4]
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	2254      	movs	r2, #84	@ 0x54
 8000eb8:	701a      	strb	r2, [r3, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b084      	sub	sp, #16
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	60f8      	str	r0, [r7, #12]
 8000ece:	60b9      	str	r1, [r7, #8]
 8000ed0:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	68ba      	ldr	r2, [r7, #8]
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	68f8      	ldr	r0, [r7, #12]
 8000eda:	f7ff ffaf 	bl	8000e3c <set_parity_bit>
 8000ede:	4603      	mov	r3, r0
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d005      	beq.n	8000f06 <move_queue_add_ack_resp_encoder+0x1e>
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d002      	beq.n	8000f06 <move_queue_add_ack_resp_encoder+0x1e>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2b05      	cmp	r3, #5
 8000f04:	d802      	bhi.n	8000f0c <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8000f06:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0a:	e017      	b.n	8000f3c <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	68b8      	ldr	r0, [r7, #8]
 8000f10:	f7ff ffb6 	bl	8000e80 <resp_init>
	raw[2] = in->frameId;
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	3302      	adds	r3, #2
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	7812      	ldrb	r2, [r2, #0]
 8000f1c:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	3303      	adds	r3, #3
 8000f22:	68fa      	ldr	r2, [r7, #12]
 8000f24:	7852      	ldrb	r2, [r2, #1]
 8000f26:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 8000f28:	2204      	movs	r2, #4
 8000f2a:	2103      	movs	r1, #3
 8000f2c:	68b8      	ldr	r0, [r7, #8]
 8000f2e:	f7ff ffca 	bl	8000ec6 <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 8000f32:	2105      	movs	r1, #5
 8000f34:	68b8      	ldr	r0, [r7, #8]
 8000f36:	f7ff ffb6 	bl	8000ea6 <resp_set_tail>
	return PROTO_OK;
 8000f3a:	2300      	movs	r3, #0
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3710      	adds	r7, #16
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	e009      	b.n	8000f6c <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	781a      	ldrb	r2, [r3, #0]
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	4053      	eors	r3, r2
 8000f64:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d3f1      	bcc.n	8000f58 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	091b      	lsrs	r3, r3, #4
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	4053      	eors	r3, r2
 8000f7e:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	089b      	lsrs	r3, r3, #2
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	4053      	eors	r3, r2
 8000f8a:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	085b      	lsrs	r3, r3, #1
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	4053      	eors	r3, r2
 8000f96:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	b2db      	uxtb	r3, r3
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3714      	adds	r7, #20
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <set_parity_bit>:
		uint32_t parity_index) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
 8000fb8:	603b      	str	r3, [r7, #0]
	if (!raw)
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <set_parity_bit+0x1a>
		return -1;
 8000fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc4:	e010      	b.n	8000fe8 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	4413      	add	r3, r2
 8000fcc:	6879      	ldr	r1, [r7, #4]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ffb8 	bl	8000f44 <xor_bit_reduce_bytes>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	4413      	add	r3, r2
 8000fde:	f001 0201 	and.w	r2, r1, #1
 8000fe2:	b2d2      	uxtb	r2, r2
 8000fe4:	701a      	strb	r2, [r3, #0]
	return 0;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	22ab      	movs	r2, #171	@ 0xab
 8001000:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3301      	adds	r3, #1
 8001006:	78fa      	ldrb	r2, [r7, #3]
 8001008:	701a      	strb	r2, [r3, #0]
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	4413      	add	r3, r2
 8001026:	2254      	movs	r2, #84	@ 0x54
 8001028:	701a      	strb	r2, [r3, #0]
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <parity_set_bit_1N>:
		uint32_t parity_index) {
 8001036:	b580      	push	{r7, lr}
 8001038:	b084      	sub	sp, #16
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68ba      	ldr	r2, [r7, #8]
 8001046:	2101      	movs	r1, #1
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f7ff ffaf 	bl	8000fac <set_parity_bit>
 800104e:	4603      	mov	r3, r0
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d005      	beq.n	8001076 <move_queue_status_resp_encoder+0x1e>
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <move_queue_status_resp_encoder+0x1e>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b0b      	cmp	r3, #11
 8001074:	d802      	bhi.n	800107c <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001076:	f04f 33ff 	mov.w	r3, #4294967295
 800107a:	e035      	b.n	80010e8 <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 800107c:	2102      	movs	r1, #2
 800107e:	68b8      	ldr	r0, [r7, #8]
 8001080:	f7ff ffb6 	bl	8000ff0 <resp_init>
	raw[2] = in->frameId;
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	3302      	adds	r3, #2
 8001088:	68fa      	ldr	r2, [r7, #12]
 800108a:	7812      	ldrb	r2, [r2, #0]
 800108c:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	3303      	adds	r3, #3
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	7852      	ldrb	r2, [r2, #1]
 8001096:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	3304      	adds	r3, #4
 800109c:	68fa      	ldr	r2, [r7, #12]
 800109e:	7892      	ldrb	r2, [r2, #2]
 80010a0:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	3305      	adds	r3, #5
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	78d2      	ldrb	r2, [r2, #3]
 80010aa:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	3306      	adds	r3, #6
 80010b0:	68fa      	ldr	r2, [r7, #12]
 80010b2:	7912      	ldrb	r2, [r2, #4]
 80010b4:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	3307      	adds	r3, #7
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	7952      	ldrb	r2, [r2, #5]
 80010be:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	3308      	adds	r3, #8
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	7992      	ldrb	r2, [r2, #6]
 80010c8:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	3309      	adds	r3, #9
 80010ce:	68fa      	ldr	r2, [r7, #12]
 80010d0:	79d2      	ldrb	r2, [r2, #7]
 80010d2:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 80010d4:	220a      	movs	r2, #10
 80010d6:	2109      	movs	r1, #9
 80010d8:	68b8      	ldr	r0, [r7, #8]
 80010da:	f7ff ffac 	bl	8001036 <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 80010de:	210b      	movs	r1, #11
 80010e0:	68b8      	ldr	r0, [r7, #8]
 80010e2:	f7ff ff98 	bl	8001016 <resp_set_tail>
	return PROTO_OK;
 80010e6:	2300      	movs	r3, #0
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	22ab      	movs	r2, #171	@ 0xab
 8001100:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	3301      	adds	r3, #1
 8001106:	78fa      	ldrb	r2, [r7, #3]
 8001108:	701a      	strb	r2, [r3, #0]
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001116:	b480      	push	{r7}
 8001118:	b083      	sub	sp, #12
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
 800111e:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	4413      	add	r3, r2
 8001126:	2254      	movs	r2, #84	@ 0x54
 8001128:	701a      	strb	r2, [r3, #0]
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <start_move_resp_encoder>:
		return st;
	out->frameId = raw[2];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 4)
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d005      	beq.n	8001154 <start_move_resp_encoder+0x1e>
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d002      	beq.n	8001154 <start_move_resp_encoder+0x1e>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b03      	cmp	r3, #3
 8001152:	d802      	bhi.n	800115a <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001154:	f04f 33ff 	mov.w	r3, #4294967295
 8001158:	e00d      	b.n	8001176 <start_move_resp_encoder+0x40>
	resp_init(raw, RESP_START_MOVE);
 800115a:	2103      	movs	r1, #3
 800115c:	68b8      	ldr	r0, [r7, #8]
 800115e:	f7ff ffc7 	bl	80010f0 <resp_init>
	raw[2] = in->frameId;
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	3302      	adds	r3, #2
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	7812      	ldrb	r2, [r2, #0]
 800116a:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 3);
 800116c:	2103      	movs	r1, #3
 800116e:	68b8      	ldr	r0, [r7, #8]
 8001170:	f7ff ffd1 	bl	8001116 <resp_set_tail>
	return PROTO_OK;
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 800117e:	b580      	push	{r7, lr}
 8001180:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 8001182:	210c      	movs	r1, #12
 8001184:	2001      	movs	r0, #1
 8001186:	f00c fa63 	bl	800d650 <calloc>
 800118a:	4603      	mov	r3, r0
}
 800118c:	4618      	mov	r0, r3
 800118e:	bd80      	pop	{r7, pc}

08001190 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d005      	beq.n	80011ae <resp_fifo_push+0x1e>
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d002      	beq.n	80011ae <resp_fifo_push+0x1e>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d102      	bne.n	80011b4 <resp_fifo_push+0x24>
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
 80011b2:	e03d      	b.n	8001230 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 80011b4:	200c      	movs	r0, #12
 80011b6:	f00c fa67 	bl	800d688 <malloc>
 80011ba:	4603      	mov	r3, r0
 80011bc:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d102      	bne.n	80011ca <resp_fifo_push+0x3a>
 80011c4:	f06f 0302 	mvn.w	r3, #2
 80011c8:	e032      	b.n	8001230 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f00c fa5c 	bl	800d688 <malloc>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d105      	bne.n	80011ec <resp_fifo_push+0x5c>
 80011e0:	6978      	ldr	r0, [r7, #20]
 80011e2:	f00c fa59 	bl	800d698 <free>
 80011e6:	f06f 0302 	mvn.w	r3, #2
 80011ea:	e021      	b.n	8001230 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	68b9      	ldr	r1, [r7, #8]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f00c fd98 	bl	800dd2a <memcpy>
    n->len = len;
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d004      	beq.n	8001218 <resp_fifo_push+0x88>
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	697a      	ldr	r2, [r7, #20]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	e002      	b.n	800121e <resp_fifo_push+0x8e>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	697a      	ldr	r2, [r7, #20]
 800121c:	601a      	str	r2, [r3, #0]
    q->tail = n;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	697a      	ldr	r2, [r7, #20]
 8001222:	605a      	str	r2, [r3, #4]
    q->count++;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	1c5a      	adds	r2, r3, #1
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 800122e:	2300      	movs	r3, #0
}
 8001230:	4618      	mov	r0, r3
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d006      	beq.n	8001258 <resp_fifo_pop+0x20>
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d002      	beq.n	8001258 <resp_fifo_pop+0x20>
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <resp_fifo_pop+0x24>
 8001258:	2300      	movs	r3, #0
 800125a:	e02e      	b.n	80012ba <resp_fifo_pop+0x82>
    node_t *n = q->head;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	429a      	cmp	r2, r3
 800126a:	d202      	bcs.n	8001272 <resp_fifo_pop+0x3a>
 800126c:	f06f 0303 	mvn.w	r3, #3
 8001270:	e023      	b.n	80012ba <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	6819      	ldr	r1, [r3, #0]
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	461a      	mov	r2, r3
 800127c:	68b8      	ldr	r0, [r7, #8]
 800127e:	f00c fd54 	bl	800dd2a <memcpy>
    int ret = (int)n->len;
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	689a      	ldr	r2, [r3, #8]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d102      	bne.n	800129e <resp_fifo_pop+0x66>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2200      	movs	r2, #0
 800129c:	605a      	str	r2, [r3, #4]
    q->count--;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	1e5a      	subs	r2, r3, #1
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	609a      	str	r2, [r3, #8]
    free(n->buf);
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f00c f9f3 	bl	800d698 <free>
    free(n);
 80012b2:	6978      	ldr	r0, [r7, #20]
 80012b4:	f00c f9f0 	bl	800d698 <free>
    return ret;
 80012b8:	693b      	ldr	r3, [r7, #16]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 80012c4:	b5b0      	push	{r4, r5, r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
    if (!r) return;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d01a      	beq.n	800130c <router_init+0x48>
    memset(r, 0, sizeof(*r));
 80012d6:	2248      	movs	r2, #72	@ 0x48
 80012d8:	2100      	movs	r1, #0
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f00c fc9a 	bl	800dc14 <memset>
    r->resp = resp_fifo;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 80012e6:	2224      	movs	r2, #36	@ 0x24
 80012e8:	2100      	movs	r1, #0
 80012ea:	480a      	ldr	r0, [pc, #40]	@ (8001314 <router_init+0x50>)
 80012ec:	f00c fc92 	bl	800dc14 <memset>
    if (h) g_handlers = *h;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00b      	beq.n	800130e <router_init+0x4a>
 80012f6:	4a07      	ldr	r2, [pc, #28]	@ (8001314 <router_init+0x50>)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4614      	mov	r4, r2
 80012fc:	461d      	mov	r5, r3
 80012fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001302:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001306:	682b      	ldr	r3, [r5, #0]
 8001308:	6023      	str	r3, [r4, #0]
 800130a:	e000      	b.n	800130e <router_init+0x4a>
    if (!r) return;
 800130c:	bf00      	nop
}
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	bdb0      	pop	{r4, r5, r7, pc}
 8001314:	2000009c 	.word	0x2000009c

08001318 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2b00      	cmp	r3, #0
 8001328:	f000 80c0 	beq.w	80014ac <dispatch+0x194>
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 80bc 	beq.w	80014ac <dispatch+0x194>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b03      	cmp	r3, #3
 8001338:	f240 80b8 	bls.w	80014ac <dispatch+0x194>
    uint8_t type = f[1];
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	3301      	adds	r3, #1
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001344:	7dfb      	ldrb	r3, [r7, #23]
 8001346:	2b20      	cmp	r3, #32
 8001348:	dc4a      	bgt.n	80013e0 <dispatch+0xc8>
 800134a:	2b00      	cmp	r3, #0
 800134c:	f340 80b0 	ble.w	80014b0 <dispatch+0x198>
 8001350:	3b01      	subs	r3, #1
 8001352:	2b1f      	cmp	r3, #31
 8001354:	f200 80ac 	bhi.w	80014b0 <dispatch+0x198>
 8001358:	a201      	add	r2, pc, #4	@ (adr r2, 8001360 <dispatch+0x48>)
 800135a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800135e:	bf00      	nop
 8001360:	080013e7 	.word	0x080013e7
 8001364:	080013fd 	.word	0x080013fd
 8001368:	08001413 	.word	0x08001413
 800136c:	08001429 	.word	0x08001429
 8001370:	0800143f 	.word	0x0800143f
 8001374:	08001455 	.word	0x08001455
 8001378:	0800146b 	.word	0x0800146b
 800137c:	080014b1 	.word	0x080014b1
 8001380:	080014b1 	.word	0x080014b1
 8001384:	080014b1 	.word	0x080014b1
 8001388:	080014b1 	.word	0x080014b1
 800138c:	080014b1 	.word	0x080014b1
 8001390:	080014b1 	.word	0x080014b1
 8001394:	080014b1 	.word	0x080014b1
 8001398:	080014b1 	.word	0x080014b1
 800139c:	080014b1 	.word	0x080014b1
 80013a0:	080014b1 	.word	0x080014b1
 80013a4:	080014b1 	.word	0x080014b1
 80013a8:	080014b1 	.word	0x080014b1
 80013ac:	080014b1 	.word	0x080014b1
 80013b0:	080014b1 	.word	0x080014b1
 80013b4:	080014b1 	.word	0x080014b1
 80013b8:	080014b1 	.word	0x080014b1
 80013bc:	080014b1 	.word	0x080014b1
 80013c0:	080014b1 	.word	0x080014b1
 80013c4:	080014b1 	.word	0x080014b1
 80013c8:	080014b1 	.word	0x080014b1
 80013cc:	080014b1 	.word	0x080014b1
 80013d0:	080014b1 	.word	0x080014b1
 80013d4:	080014b1 	.word	0x080014b1
 80013d8:	080014b1 	.word	0x080014b1
 80013dc:	08001481 	.word	0x08001481
 80013e0:	2b68      	cmp	r3, #104	@ 0x68
 80013e2:	d058      	beq.n	8001496 <dispatch+0x17e>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
        case REQ_MOVE_END:           CALL(on_move_end);           break;
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
        case REQ_FPGA_STATUS:        CALL(on_fpga_status);        break;
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
        default: /* desconhecido */  break;
 80013e4:	e064      	b.n	80014b0 <dispatch+0x198>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 80013e6:	4b3d      	ldr	r3, [pc, #244]	@ (80014dc <dispatch+0x1c4>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d062      	beq.n	80014b4 <dispatch+0x19c>
 80013ee:	4b3b      	ldr	r3, [pc, #236]	@ (80014dc <dispatch+0x1c4>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	68b9      	ldr	r1, [r7, #8]
 80013f6:	68f8      	ldr	r0, [r7, #12]
 80013f8:	4798      	blx	r3
 80013fa:	e05b      	b.n	80014b4 <dispatch+0x19c>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 80013fc:	4b37      	ldr	r3, [pc, #220]	@ (80014dc <dispatch+0x1c4>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d059      	beq.n	80014b8 <dispatch+0x1a0>
 8001404:	4b35      	ldr	r3, [pc, #212]	@ (80014dc <dispatch+0x1c4>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	68b9      	ldr	r1, [r7, #8]
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	4798      	blx	r3
 8001410:	e052      	b.n	80014b8 <dispatch+0x1a0>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001412:	4b32      	ldr	r3, [pc, #200]	@ (80014dc <dispatch+0x1c4>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d050      	beq.n	80014bc <dispatch+0x1a4>
 800141a:	4b30      	ldr	r3, [pc, #192]	@ (80014dc <dispatch+0x1c4>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	4798      	blx	r3
 8001426:	e049      	b.n	80014bc <dispatch+0x1a4>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001428:	4b2c      	ldr	r3, [pc, #176]	@ (80014dc <dispatch+0x1c4>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d047      	beq.n	80014c0 <dispatch+0x1a8>
 8001430:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <dispatch+0x1c4>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	68b9      	ldr	r1, [r7, #8]
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	4798      	blx	r3
 800143c:	e040      	b.n	80014c0 <dispatch+0x1a8>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 800143e:	4b27      	ldr	r3, [pc, #156]	@ (80014dc <dispatch+0x1c4>)
 8001440:	691b      	ldr	r3, [r3, #16]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d03e      	beq.n	80014c4 <dispatch+0x1ac>
 8001446:	4b25      	ldr	r3, [pc, #148]	@ (80014dc <dispatch+0x1c4>)
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	68b9      	ldr	r1, [r7, #8]
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	4798      	blx	r3
 8001452:	e037      	b.n	80014c4 <dispatch+0x1ac>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001454:	4b21      	ldr	r3, [pc, #132]	@ (80014dc <dispatch+0x1c4>)
 8001456:	695b      	ldr	r3, [r3, #20]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d035      	beq.n	80014c8 <dispatch+0x1b0>
 800145c:	4b1f      	ldr	r3, [pc, #124]	@ (80014dc <dispatch+0x1c4>)
 800145e:	695b      	ldr	r3, [r3, #20]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	68b9      	ldr	r1, [r7, #8]
 8001464:	68f8      	ldr	r0, [r7, #12]
 8001466:	4798      	blx	r3
 8001468:	e02e      	b.n	80014c8 <dispatch+0x1b0>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 800146a:	4b1c      	ldr	r3, [pc, #112]	@ (80014dc <dispatch+0x1c4>)
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d02c      	beq.n	80014cc <dispatch+0x1b4>
 8001472:	4b1a      	ldr	r3, [pc, #104]	@ (80014dc <dispatch+0x1c4>)
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	68b9      	ldr	r1, [r7, #8]
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	4798      	blx	r3
 800147e:	e025      	b.n	80014cc <dispatch+0x1b4>
        case REQ_FPGA_STATUS:        CALL(on_fpga_status);        break;
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <dispatch+0x1c4>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d023      	beq.n	80014d0 <dispatch+0x1b8>
 8001488:	4b14      	ldr	r3, [pc, #80]	@ (80014dc <dispatch+0x1c4>)
 800148a:	69db      	ldr	r3, [r3, #28]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	68b9      	ldr	r1, [r7, #8]
 8001490:	68f8      	ldr	r0, [r7, #12]
 8001492:	4798      	blx	r3
 8001494:	e01c      	b.n	80014d0 <dispatch+0x1b8>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001496:	4b11      	ldr	r3, [pc, #68]	@ (80014dc <dispatch+0x1c4>)
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d01a      	beq.n	80014d4 <dispatch+0x1bc>
 800149e:	4b0f      	ldr	r3, [pc, #60]	@ (80014dc <dispatch+0x1c4>)
 80014a0:	6a1b      	ldr	r3, [r3, #32]
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	68b9      	ldr	r1, [r7, #8]
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	4798      	blx	r3
 80014aa:	e013      	b.n	80014d4 <dispatch+0x1bc>
    if (!r || !f || len < 4) return;
 80014ac:	bf00      	nop
 80014ae:	e012      	b.n	80014d6 <dispatch+0x1be>
        default: /* desconhecido */  break;
 80014b0:	bf00      	nop
 80014b2:	e010      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 80014b4:	bf00      	nop
 80014b6:	e00e      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 80014b8:	bf00      	nop
 80014ba:	e00c      	b.n	80014d6 <dispatch+0x1be>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 80014bc:	bf00      	nop
 80014be:	e00a      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 80014c0:	bf00      	nop
 80014c2:	e008      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 80014c4:	bf00      	nop
 80014c6:	e006      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 80014c8:	bf00      	nop
 80014ca:	e004      	b.n	80014d6 <dispatch+0x1be>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 80014cc:	bf00      	nop
 80014ce:	e002      	b.n	80014d6 <dispatch+0x1be>
        case REQ_FPGA_STATUS:        CALL(on_fpga_status);        break;
 80014d0:	bf00      	nop
 80014d2:	e000      	b.n	80014d6 <dispatch+0x1be>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 80014d4:	bf00      	nop
    }
    #undef CALL
}
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	2000009c 	.word	0x2000009c

080014e0 <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d016      	beq.n	8001520 <router_feed_bytes+0x40>
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d013      	beq.n	8001520 <router_feed_bytes+0x40>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b03      	cmp	r3, #3
 80014fc:	d910      	bls.n	8001520 <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2baa      	cmp	r3, #170	@ 0xaa
 8001504:	d10e      	bne.n	8001524 <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	3b01      	subs	r3, #1
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	4413      	add	r3, r2
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b55      	cmp	r3, #85	@ 0x55
 8001512:	d109      	bne.n	8001528 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	68b9      	ldr	r1, [r7, #8]
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	f7ff fefd 	bl	8001318 <dispatch>
 800151e:	e004      	b.n	800152a <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8001520:	bf00      	nop
 8001522:	e002      	b.n	800152a <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8001524:	bf00      	nop
 8001526:	e000      	b.n	800152a <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8001528:	bf00      	nop
}
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 8001536:	4b0b      	ldr	r3, [pc, #44]	@ (8001564 <home_service_init+0x34>)
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 800153c:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <home_service_init+0x34>)
 800153e:	2200      	movs	r2, #0
 8001540:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8001542:	4a09      	ldr	r2, [pc, #36]	@ (8001568 <home_service_init+0x38>)
 8001544:	4b09      	ldr	r3, [pc, #36]	@ (800156c <home_service_init+0x3c>)
 8001546:	9302      	str	r3, [sp, #8]
 8001548:	4b09      	ldr	r3, [pc, #36]	@ (8001570 <home_service_init+0x40>)
 800154a:	9301      	str	r3, [sp, #4]
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <home_service_init+0x44>)
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	4613      	mov	r3, r2
 8001552:	2200      	movs	r2, #0
 8001554:	2100      	movs	r1, #0
 8001556:	2003      	movs	r0, #3
 8001558:	f000 fcd2 	bl	8001f00 <log_event_auto>
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200000c0 	.word	0x200000c0
 8001568:	0800ea68 	.word	0x0800ea68
 800156c:	0800ea70 	.word	0x0800ea70
 8001570:	0800ea74 	.word	0x0800ea74
 8001574:	0800ea78 	.word	0x0800ea78

08001578 <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af04      	add	r7, sp, #16
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8001582:	4a08      	ldr	r2, [pc, #32]	@ (80015a4 <home_on_move_home+0x2c>)
 8001584:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <home_on_move_home+0x30>)
 8001586:	9302      	str	r3, [sp, #8]
 8001588:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <home_on_move_home+0x34>)
 800158a:	9301      	str	r3, [sp, #4]
 800158c:	4b08      	ldr	r3, [pc, #32]	@ (80015b0 <home_on_move_home+0x38>)
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	4613      	mov	r3, r2
 8001592:	2200      	movs	r2, #0
 8001594:	2101      	movs	r1, #1
 8001596:	2003      	movs	r0, #3
 8001598:	f000 fcb2 	bl	8001f00 <log_event_auto>
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	0800ea68 	.word	0x0800ea68
 80015a8:	0800ea80 	.word	0x0800ea80
 80015ac:	0800ea74 	.word	0x0800ea74
 80015b0:	0800ea90 	.word	0x0800ea90

080015b4 <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b088      	sub	sp, #32
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
    if (!led)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d019      	beq.n	80015f6 <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 80015c2:	f107 030c 	add.w	r3, r7, #12
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
 80015d0:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	889b      	ldrh	r3, [r3, #4]
 80015d6:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 80015d8:	2301      	movs	r3, #1
 80015da:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2300      	movs	r3, #0
 80015e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f107 020c 	add.w	r2, r7, #12
 80015ec:	4611      	mov	r1, r2
 80015ee:	4618      	mov	r0, r3
 80015f0:	f004 f9e0 	bl	80059b4 <HAL_GPIO_Init>
 80015f4:	e000      	b.n	80015f8 <led_gpio_config_output+0x44>
        return;
 80015f6:	bf00      	nop
}
 80015f8:	3720      	adds	r7, #32
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 80015fe:	b580      	push	{r7, lr}
 8001600:	b088      	sub	sp, #32
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
    if (!led)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d01c      	beq.n	8001646 <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 800160c:	f107 030c 	add.w	r3, r7, #12
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
 800161a:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	889b      	ldrh	r3, [r3, #4]
 8001620:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f107 020c 	add.w	r2, r7, #12
 800163c:	4611      	mov	r1, r2
 800163e:	4618      	mov	r0, r3
 8001640:	f004 f9b8 	bl	80059b4 <HAL_GPIO_Init>
 8001644:	e000      	b.n	8001648 <led_gpio_config_pwm+0x4a>
        return;
 8001646:	bf00      	nop
}
 8001648:	3720      	adds	r7, #32
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af02      	add	r7, sp, #8
 8001656:	4603      	mov	r3, r0
 8001658:	71fb      	strb	r3, [r7, #7]
 800165a:	460b      	mov	r3, r1
 800165c:	71bb      	strb	r3, [r7, #6]
 800165e:	4613      	mov	r3, r2
 8001660:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	733b      	strb	r3, [r7, #12]
 8001666:	79bb      	ldrb	r3, [r7, #6]
 8001668:	737b      	strb	r3, [r7, #13]
 800166a:	797b      	ldrb	r3, [r7, #5]
 800166c:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 800166e:	f107 0110 	add.w	r1, r7, #16
 8001672:	f107 030c 	add.w	r3, r7, #12
 8001676:	2207      	movs	r2, #7
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fb31 	bl	8000ce0 <led_ctrl_resp_encoder>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d00c      	beq.n	800169e <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8001684:	4a12      	ldr	r2, [pc, #72]	@ (80016d0 <led_push_response+0x80>)
 8001686:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <led_push_response+0x84>)
 8001688:	9301      	str	r3, [sp, #4]
 800168a:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <led_push_response+0x88>)
 800168c:	9300      	str	r3, [sp, #0]
 800168e:	4613      	mov	r3, r2
 8001690:	f06f 0201 	mvn.w	r2, #1
 8001694:	2164      	movs	r1, #100	@ 0x64
 8001696:	2001      	movs	r0, #1
 8001698:	f000 fc32 	bl	8001f00 <log_event_auto>
 800169c:	e014      	b.n	80016c8 <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 800169e:	f107 0310 	add.w	r3, r7, #16
 80016a2:	2107      	movs	r1, #7
 80016a4:	4618      	mov	r0, r3
 80016a6:	f002 fae7 	bl	8003c78 <app_resp_push>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d00b      	beq.n	80016c8 <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 80016b0:	4a07      	ldr	r2, [pc, #28]	@ (80016d0 <led_push_response+0x80>)
 80016b2:	4b0a      	ldr	r3, [pc, #40]	@ (80016dc <led_push_response+0x8c>)
 80016b4:	9301      	str	r3, [sp, #4]
 80016b6:	4b08      	ldr	r3, [pc, #32]	@ (80016d8 <led_push_response+0x88>)
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	4613      	mov	r3, r2
 80016bc:	f06f 0203 	mvn.w	r2, #3
 80016c0:	2164      	movs	r1, #100	@ 0x64
 80016c2:	2001      	movs	r0, #1
 80016c4:	f000 fc1c 	bl	8001f00 <log_event_auto>
    }
}
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	0800ea9c 	.word	0x0800ea9c
 80016d4:	0800eaa0 	.word	0x0800eaa0
 80016d8:	0800eabc 	.word	0x0800eabc
 80016dc:	0800eac4 	.word	0x0800eac4

080016e0 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 80016e6:	f006 f91d 	bl	8007924 <HAL_RCC_GetPCLK2Freq>
 80016ea:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 80016ec:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <led_timer_get_clock+0x34>)
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80016f4:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <led_timer_get_clock+0x28>
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <led_timer_get_clock+0x28>
        clk *= 2u;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8001708:	687b      	ldr	r3, [r7, #4]
}
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40021000 	.word	0x40021000

08001718 <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8001718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800171c:	b094      	sub	sp, #80	@ 0x50
 800171e:	af00      	add	r7, sp, #0
 8001720:	4603      	mov	r3, r0
 8001722:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8001724:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <led_compute_period_ticks+0x16>
        return 0u;
 800172a:	2300      	movs	r3, #0
 800172c:	e066      	b.n	80017fc <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 800172e:	f7ff ffd7 	bl	80016e0 <led_timer_get_clock>
 8001732:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8001734:	4b34      	ldr	r3, [pc, #208]	@ (8001808 <led_compute_period_ticks+0xf0>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	3301      	adds	r3, #1
 800173a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 800173c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <led_compute_period_ticks+0x2e>
        return 0u;
 8001742:	2300      	movs	r3, #0
 8001744:	e05a      	b.n	80017fc <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8001746:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800174a:	fbb2 f3f3 	udiv	r3, r2, r3
 800174e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8001750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <led_compute_period_ticks+0x42>
        return 0u;
 8001756:	2300      	movs	r3, #0
 8001758:	e050      	b.n	80017fc <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 800175a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800175c:	2200      	movs	r2, #0
 800175e:	4698      	mov	r8, r3
 8001760:	4691      	mov	r9, r2
 8001762:	4642      	mov	r2, r8
 8001764:	464b      	mov	r3, r9
 8001766:	1891      	adds	r1, r2, r2
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	415b      	adcs	r3, r3
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001772:	eb12 0408 	adds.w	r4, r2, r8
 8001776:	eb43 0509 	adc.w	r5, r3, r9
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	f04f 0300 	mov.w	r3, #0
 8001782:	016b      	lsls	r3, r5, #5
 8001784:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001788:	0162      	lsls	r2, r4, #5
 800178a:	eb14 0a02 	adds.w	sl, r4, r2
 800178e:	eb45 0b03 	adc.w	fp, r5, r3
 8001792:	eb1a 0308 	adds.w	r3, sl, r8
 8001796:	603b      	str	r3, [r7, #0]
 8001798:	eb4b 0309 	adc.w	r3, fp, r9
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017a2:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 80017a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017a8:	085b      	lsrs	r3, r3, #1
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	2200      	movs	r2, #0
 80017b0:	623b      	str	r3, [r7, #32]
 80017b2:	627a      	str	r2, [r7, #36]	@ 0x24
 80017b4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80017b8:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80017bc:	4621      	mov	r1, r4
 80017be:	1889      	adds	r1, r1, r2
 80017c0:	61b9      	str	r1, [r7, #24]
 80017c2:	4629      	mov	r1, r5
 80017c4:	eb43 0101 	adc.w	r1, r3, r1
 80017c8:	61f9      	str	r1, [r7, #28]
 80017ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017cc:	2200      	movs	r2, #0
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	617a      	str	r2, [r7, #20]
 80017d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80017d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017da:	f7fe fd49 	bl	8000270 <__aeabi_uldivmod>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 80017e6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d305      	bcc.n	80017fa <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 80017ee:	f04f 32ff 	mov.w	r2, #4294967295
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 80017fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3750      	adds	r7, #80	@ 0x50
 8001800:	46bd      	mov	sp, r7
 8001802:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001806:	bf00      	nop
 8001808:	20000fac 	.word	0x20000fac

0800180c <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d101      	bne.n	8001820 <led_apply_pwm+0x14>
        period_ticks = 1u;
 800181c:	2301      	movs	r3, #1
 800181e:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	429a      	cmp	r2, r3
 8001826:	d901      	bls.n	800182c <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d002      	beq.n	8001838 <led_apply_pwm+0x2c>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	3b01      	subs	r3, #1
 8001836:	e000      	b.n	800183a <led_apply_pwm+0x2e>
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 800183c:	4b0a      	ldr	r3, [pc, #40]	@ (8001868 <led_apply_pwm+0x5c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001844:	4a08      	ldr	r2, [pc, #32]	@ (8001868 <led_apply_pwm+0x5c>)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 800184a:	4b07      	ldr	r3, [pc, #28]	@ (8001868 <led_apply_pwm+0x5c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 8001852:	2101      	movs	r1, #1
 8001854:	4804      	ldr	r0, [pc, #16]	@ (8001868 <led_apply_pwm+0x5c>)
 8001856:	f009 fbd7 	bl	800b008 <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 800185a:	4a03      	ldr	r2, [pc, #12]	@ (8001868 <led_apply_pwm+0x5c>)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	60d3      	str	r3, [r2, #12]
}
 8001860:	bf00      	nop
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000fac 	.word	0x20000fac

0800186c <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af04      	add	r7, sp, #16
 8001872:	6078      	str	r0, [r7, #4]
    if (!led)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d029      	beq.n	80018ce <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 800187a:	f000 f913 	bl	8001aa4 <led_pwm_stop>
 800187e:	4603      	mov	r3, r0
 8001880:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d00d      	beq.n	80018a4 <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8001888:	4a13      	ldr	r2, [pc, #76]	@ (80018d8 <led_force_off+0x6c>)
 800188a:	7bfb      	ldrb	r3, [r7, #15]
 800188c:	9302      	str	r3, [sp, #8]
 800188e:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <led_force_off+0x70>)
 8001890:	9301      	str	r3, [sp, #4]
 8001892:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <led_force_off+0x74>)
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	4613      	mov	r3, r2
 8001898:	f06f 0203 	mvn.w	r2, #3
 800189c:	2164      	movs	r1, #100	@ 0x64
 800189e:	2001      	movs	r0, #1
 80018a0:	f000 fb2e 	bl	8001f00 <log_event_auto>
    }
    led_gpio_config_output(led);
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff fe85 	bl	80015b4 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6818      	ldr	r0, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	889b      	ldrh	r3, [r3, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	4619      	mov	r1, r3
 80018b6:	f004 fb29 	bl	8005f0c <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	735a      	strb	r2, [r3, #13]
 80018cc:	e000      	b.n	80018d0 <led_force_off+0x64>
        return;
 80018ce:	bf00      	nop
}
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	0800ea9c 	.word	0x0800ea9c
 80018dc:	0800eadc 	.word	0x0800eadc
 80018e0:	0800eb00 	.word	0x0800eb00

080018e4 <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b088      	sub	sp, #32
 80018e8:	af04      	add	r7, sp, #16
 80018ea:	6078      	str	r0, [r7, #4]
    if (!led)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d029      	beq.n	8001946 <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 80018f2:	f000 f8d7 	bl	8001aa4 <led_pwm_stop>
 80018f6:	4603      	mov	r3, r0
 80018f8:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80018fa:	7bfb      	ldrb	r3, [r7, #15]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00d      	beq.n	800191c <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8001900:	4a13      	ldr	r2, [pc, #76]	@ (8001950 <led_force_on+0x6c>)
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	9302      	str	r3, [sp, #8]
 8001906:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <led_force_on+0x70>)
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	4b13      	ldr	r3, [pc, #76]	@ (8001958 <led_force_on+0x74>)
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	4613      	mov	r3, r2
 8001910:	f06f 0203 	mvn.w	r2, #3
 8001914:	2164      	movs	r1, #100	@ 0x64
 8001916:	2001      	movs	r0, #1
 8001918:	f000 faf2 	bl	8001f00 <log_event_auto>
    }
    led_gpio_config_output(led);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff fe49 	bl	80015b4 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6818      	ldr	r0, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	889b      	ldrh	r3, [r3, #4]
 800192a:	2201      	movs	r2, #1
 800192c:	4619      	mov	r1, r3
 800192e:	f004 faed 	bl	8005f0c <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2201      	movs	r2, #1
 8001936:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2201      	movs	r2, #1
 8001942:	735a      	strb	r2, [r3, #13]
 8001944:	e000      	b.n	8001948 <led_force_on+0x64>
        return;
 8001946:	bf00      	nop
}
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	0800ea9c 	.word	0x0800ea9c
 8001954:	0800eadc 	.word	0x0800eadc
 8001958:	0800eb00 	.word	0x0800eb00

0800195c <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af02      	add	r7, sp, #8
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d03c      	beq.n	80019e8 <led_force_blink+0x8c>
 800196e:	887b      	ldrh	r3, [r7, #2]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d039      	beq.n	80019e8 <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 8001974:	887b      	ldrh	r3, [r7, #2]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fece 	bl	8001718 <led_compute_period_ticks>
 800197c:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d801      	bhi.n	8001988 <led_force_blink+0x2c>
        period_ticks = 2u;
 8001984:	2302      	movs	r3, #2
 8001986:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800198e:	d902      	bls.n	8001996 <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 8001990:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001994:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	085b      	lsrs	r3, r3, #1
 800199a:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f7ff fe2e 	bl	80015fe <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 80019a2:	68b9      	ldr	r1, [r7, #8]
 80019a4:	68f8      	ldr	r0, [r7, #12]
 80019a6:	f7ff ff31 	bl	800180c <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 80019aa:	f000 f85d 	bl	8001a68 <led_pwm_start>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d00f      	beq.n	80019d4 <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 80019b4:	4a0e      	ldr	r2, [pc, #56]	@ (80019f0 <led_force_blink+0x94>)
 80019b6:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <led_force_blink+0x98>)
 80019b8:	9301      	str	r3, [sp, #4]
 80019ba:	4b0f      	ldr	r3, [pc, #60]	@ (80019f8 <led_force_blink+0x9c>)
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	4613      	mov	r3, r2
 80019c0:	f06f 0203 	mvn.w	r2, #3
 80019c4:	2164      	movs	r1, #100	@ 0x64
 80019c6:	2001      	movs	r0, #1
 80019c8:	f000 fa9a 	bl	8001f00 <log_event_auto>
        led_force_off(led);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff ff4d 	bl	800186c <led_force_off>
        return;
 80019d2:	e00a      	b.n	80019ea <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2202      	movs	r2, #2
 80019d8:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	887a      	ldrh	r2, [r7, #2]
 80019de:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	735a      	strb	r2, [r3, #13]
 80019e6:	e000      	b.n	80019ea <led_force_blink+0x8e>
        return;
 80019e8:	bf00      	nop
}
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	0800ea9c 	.word	0x0800ea9c
 80019f4:	0800eb08 	.word	0x0800eb08
 80019f8:	0800eb00 	.word	0x0800eb00

080019fc <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	460b      	mov	r3, r1
 8001a06:	70fb      	strb	r3, [r7, #3]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	803b      	strh	r3, [r7, #0]
    if (!led)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d026      	beq.n	8001a60 <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 8001a12:	78fb      	ldrb	r3, [r7, #3]
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a1c:	f3ef 8310 	mrs	r3, PRIMASK
 8001a20:	60bb      	str	r3, [r7, #8]
  return(result);
 8001a22:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 8001a24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a26:	b672      	cpsid	i
}
 8001a28:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 8001a2a:	78fb      	ldrb	r3, [r7, #3]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d103      	bne.n	8001a38 <led_apply_config+0x3c>
        led_force_on(led);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff57 	bl	80018e4 <led_force_on>
 8001a36:	e00e      	b.n	8001a56 <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8001a38:	78fb      	ldrb	r3, [r7, #3]
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d108      	bne.n	8001a50 <led_apply_config+0x54>
 8001a3e:	883b      	ldrh	r3, [r7, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d005      	beq.n	8001a50 <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 8001a44:	883b      	ldrh	r3, [r7, #0]
 8001a46:	4619      	mov	r1, r3
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f7ff ff87 	bl	800195c <led_force_blink>
 8001a4e:	e002      	b.n	8001a56 <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff ff0b 	bl	800186c <led_force_off>
    }

    if (primask == 0u) {
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d102      	bne.n	8001a62 <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8001a5c:	b662      	cpsie	i
}
 8001a5e:	e000      	b.n	8001a62 <led_apply_config+0x66>
        return;
 8001a60:	bf00      	nop
        __enable_irq();
    }
}
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 8001a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a9c <led_pwm_start+0x34>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <led_pwm_start+0x12>
        return HAL_OK;
 8001a76:	2300      	movs	r3, #0
 8001a78:	e00c      	b.n	8001a94 <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4808      	ldr	r0, [pc, #32]	@ (8001aa0 <led_pwm_start+0x38>)
 8001a7e:	f008 fa09 	bl	8009e94 <HAL_TIM_PWM_Start>
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d102      	bne.n	8001a92 <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 8001a8c:	4b03      	ldr	r3, [pc, #12]	@ (8001a9c <led_pwm_start+0x34>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8001a92:	79fb      	ldrb	r3, [r7, #7]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	200000c2 	.word	0x200000c2
 8001aa0:	20000fac 	.word	0x20000fac

08001aa4 <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 8001aaa:	4b17      	ldr	r3, [pc, #92]	@ (8001b08 <led_pwm_stop+0x64>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <led_pwm_stop+0x12>
        return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e024      	b.n	8001b00 <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4814      	ldr	r0, [pc, #80]	@ (8001b0c <led_pwm_stop+0x68>)
 8001aba:	f008 fb9b 	bl	800a1f4 <HAL_TIM_PWM_Stop>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d11a      	bne.n	8001afe <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 8001ac8:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <led_pwm_stop+0x68>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6a1a      	ldr	r2, [r3, #32]
 8001ace:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d10f      	bne.n	8001af8 <led_pwm_stop+0x54>
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <led_pwm_stop+0x68>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6a1a      	ldr	r2, [r3, #32]
 8001ade:	f240 4344 	movw	r3, #1092	@ 0x444
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d107      	bne.n	8001af8 <led_pwm_stop+0x54>
 8001ae8:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <led_pwm_stop+0x68>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <led_pwm_stop+0x68>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f022 0201 	bic.w	r2, r2, #1
 8001af6:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 8001af8:	4b03      	ldr	r3, [pc, #12]	@ (8001b08 <led_pwm_stop+0x64>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8001afe:	79fb      	ldrb	r3, [r7, #7]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	200000c2 	.word	0x200000c2
 8001b0c:	20000fac 	.word	0x20000fac

08001b10 <led_service_init>:

void led_service_init(void) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08a      	sub	sp, #40	@ 0x28
 8001b14:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 8001b16:	4b42      	ldr	r3, [pc, #264]	@ (8001c20 <led_service_init+0x110>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]
 8001b20:	e02d      	b.n	8001b7e <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	4a3f      	ldr	r2, [pc, #252]	@ (8001c24 <led_service_init+0x114>)
 8001b28:	4413      	add	r3, r2
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fd42 	bl	80015b4 <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 8001b30:	4a3c      	ldr	r2, [pc, #240]	@ (8001c24 <led_service_init+0x114>)
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	011b      	lsls	r3, r3, #4
 8001b36:	4413      	add	r3, r2
 8001b38:	6818      	ldr	r0, [r3, #0]
 8001b3a:	4a3a      	ldr	r2, [pc, #232]	@ (8001c24 <led_service_init+0x114>)
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	011b      	lsls	r3, r3, #4
 8001b40:	4413      	add	r3, r2
 8001b42:	3304      	adds	r3, #4
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	2200      	movs	r2, #0
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f004 f9df 	bl	8005f0c <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 8001b4e:	4a35      	ldr	r2, [pc, #212]	@ (8001c24 <led_service_init+0x114>)
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	011b      	lsls	r3, r3, #4
 8001b54:	4413      	add	r3, r2
 8001b56:	330c      	adds	r3, #12
 8001b58:	2200      	movs	r2, #0
 8001b5a:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 8001b5c:	4a31      	ldr	r2, [pc, #196]	@ (8001c24 <led_service_init+0x114>)
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	011b      	lsls	r3, r3, #4
 8001b62:	4413      	add	r3, r2
 8001b64:	330e      	adds	r3, #14
 8001b66:	2200      	movs	r2, #0
 8001b68:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 8001b6a:	4a2e      	ldr	r2, [pc, #184]	@ (8001c24 <led_service_init+0x114>)
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	011b      	lsls	r3, r3, #4
 8001b70:	4413      	add	r3, r2
 8001b72:	330d      	adds	r3, #13
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	61fb      	str	r3, [r7, #28]
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d0ce      	beq.n	8001b22 <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 8001b84:	4b28      	ldr	r3, [pc, #160]	@ (8001c28 <led_service_init+0x118>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a28      	ldr	r2, [pc, #160]	@ (8001c2c <led_service_init+0x11c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d001      	beq.n	8001b92 <led_service_init+0x82>
        MX_TIM15_Init();
 8001b8e:	f002 ff9d 	bl	8004acc <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 8001b92:	4825      	ldr	r0, [pc, #148]	@ (8001c28 <led_service_init+0x118>)
 8001b94:	f008 f86a 	bl	8009c6c <HAL_TIM_PWM_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00c      	beq.n	8001bb8 <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 8001b9e:	4a24      	ldr	r2, [pc, #144]	@ (8001c30 <led_service_init+0x120>)
 8001ba0:	4b24      	ldr	r3, [pc, #144]	@ (8001c34 <led_service_init+0x124>)
 8001ba2:	9301      	str	r3, [sp, #4]
 8001ba4:	4b24      	ldr	r3, [pc, #144]	@ (8001c38 <led_service_init+0x128>)
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	f06f 0203 	mvn.w	r2, #3
 8001bae:	2164      	movs	r1, #100	@ 0x64
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	f000 f9a5 	bl	8001f00 <log_event_auto>
        return;
 8001bb6:	e02f      	b.n	8001c18 <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 8001bb8:	463b      	mov	r3, r7
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	605a      	str	r2, [r3, #4]
 8001bc0:	609a      	str	r2, [r3, #8]
 8001bc2:	60da      	str	r2, [r3, #12]
 8001bc4:	611a      	str	r2, [r3, #16]
 8001bc6:	615a      	str	r2, [r3, #20]
 8001bc8:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 8001bca:	2360      	movs	r3, #96	@ 0x60
 8001bcc:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 8001be2:	2300      	movs	r3, #0
 8001be4:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 8001be6:	463b      	mov	r3, r7
 8001be8:	2200      	movs	r2, #0
 8001bea:	4619      	mov	r1, r3
 8001bec:	480e      	ldr	r0, [pc, #56]	@ (8001c28 <led_service_init+0x118>)
 8001bee:	f008 ffbd 	bl	800ab6c <HAL_TIM_PWM_ConfigChannel>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00c      	beq.n	8001c12 <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 8001bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8001c30 <led_service_init+0x120>)
 8001bfa:	4b10      	ldr	r3, [pc, #64]	@ (8001c3c <led_service_init+0x12c>)
 8001bfc:	9301      	str	r3, [sp, #4]
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001c38 <led_service_init+0x128>)
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	4613      	mov	r3, r2
 8001c04:	f06f 0203 	mvn.w	r2, #3
 8001c08:	2164      	movs	r1, #100	@ 0x64
 8001c0a:	2001      	movs	r0, #1
 8001c0c:	f000 f978 	bl	8001f00 <log_event_auto>
        return;
 8001c10:	e002      	b.n	8001c18 <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 8001c12:	4804      	ldr	r0, [pc, #16]	@ (8001c24 <led_service_init+0x114>)
 8001c14:	f7ff fe2a 	bl	800186c <led_force_off>
}
 8001c18:	3720      	adds	r7, #32
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200000c2 	.word	0x200000c2
 8001c24:	20000000 	.word	0x20000000
 8001c28:	20000fac 	.word	0x20000fac
 8001c2c:	40014000 	.word	0x40014000
 8001c30:	0800ea9c 	.word	0x0800ea9c
 8001c34:	0800eb28 	.word	0x0800eb28
 8001c38:	0800eb00 	.word	0x0800eb00
 8001c3c:	0800eb4c 	.word	0x0800eb4c

08001c40 <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8001c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c42:	b097      	sub	sp, #92	@ 0x5c
 8001c44:	af0a      	add	r7, sp, #40	@ 0x28
 8001c46:	6178      	str	r0, [r7, #20]
 8001c48:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	f000 80d2 	beq.w	8001df6 <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	2b08      	cmp	r3, #8
 8001c56:	d902      	bls.n	8001c5e <led_on_led_ctrl+0x1e>
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c5c:	d90e      	bls.n	8001c7c <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 8001c5e:	4a68      	ldr	r2, [pc, #416]	@ (8001e00 <led_on_led_ctrl+0x1c0>)
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	9302      	str	r3, [sp, #8]
 8001c64:	4b67      	ldr	r3, [pc, #412]	@ (8001e04 <led_on_led_ctrl+0x1c4>)
 8001c66:	9301      	str	r3, [sp, #4]
 8001c68:	4b67      	ldr	r3, [pc, #412]	@ (8001e08 <led_on_led_ctrl+0x1c8>)
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	f06f 0203 	mvn.w	r2, #3
 8001c72:	2164      	movs	r1, #100	@ 0x64
 8001c74:	2001      	movs	r0, #1
 8001c76:	f000 f943 	bl	8001f00 <log_event_auto>
        return;
 8001c7a:	e0bd      	b.n	8001df8 <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 8001c7c:	f107 031c 	add.w	r3, r7, #28
 8001c80:	461a      	mov	r2, r3
 8001c82:	6939      	ldr	r1, [r7, #16]
 8001c84:	6978      	ldr	r0, [r7, #20]
 8001c86:	f7fe fcef 	bl	8000668 <led_ctrl_req_decoder>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 8001c90:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d00f      	beq.n	8001cb8 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 8001c98:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001c9c:	4958      	ldr	r1, [pc, #352]	@ (8001e00 <led_on_led_ctrl+0x1c0>)
 8001c9e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001ca2:	9302      	str	r3, [sp, #8]
 8001ca4:	4b59      	ldr	r3, [pc, #356]	@ (8001e0c <led_on_led_ctrl+0x1cc>)
 8001ca6:	9301      	str	r3, [sp, #4]
 8001ca8:	4b59      	ldr	r3, [pc, #356]	@ (8001e10 <led_on_led_ctrl+0x1d0>)
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	460b      	mov	r3, r1
 8001cae:	2164      	movs	r1, #100	@ 0x64
 8001cb0:	2001      	movs	r0, #1
 8001cb2:	f000 f925 	bl	8001f00 <log_event_auto>
        return;
 8001cb6:	e09f      	b.n	8001df8 <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 8001cb8:	7f7b      	ldrb	r3, [r7, #29]
 8001cba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001cd4:	e02d      	b.n	8001d32 <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8001cdc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001ce0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d01e      	beq.n	8001d2a <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 8001cec:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001cf0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 8001cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cfc:	011b      	lsls	r3, r3, #4
 8001cfe:	4a45      	ldr	r2, [pc, #276]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001d00:	1898      	adds	r0, r3, r2
 8001d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	3320      	adds	r3, #32
 8001d08:	f107 0210 	add.w	r2, r7, #16
 8001d0c:	4413      	add	r3, r2
 8001d0e:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 8001d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	3320      	adds	r3, #32
 8001d18:	f107 0210 	add.w	r2, r7, #16
 8001d1c:	4413      	add	r3, r2
 8001d1e:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001d22:	461a      	mov	r2, r3
 8001d24:	f7ff fe6a 	bl	80019fc <led_apply_config>
 8001d28:	e000      	b.n	8001d2c <led_on_led_ctrl+0xec>
            continue;
 8001d2a:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d2e:	3301      	adds	r3, #1
 8001d30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d0ce      	beq.n	8001cd6 <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8001d38:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d44:	4013      	ands	r3, r2
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001d52:	e00a      	b.n	8001d6a <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 8001d54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d106      	bne.n	8001d6a <led_on_led_ctrl+0x12a>
 8001d5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d002      	beq.n	8001d6a <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 8001d64:	2301      	movs	r3, #1
 8001d66:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 8001d6a:	7f3b      	ldrb	r3, [r7, #28]
 8001d6c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001d70:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff fc6b 	bl	8001650 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 8001d7a:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8001d7e:	4e20      	ldr	r6, [pc, #128]	@ (8001e00 <led_on_led_ctrl+0x1c0>)
 8001d80:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001d84:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8001d88:	4b22      	ldr	r3, [pc, #136]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001d8a:	7b1b      	ldrb	r3, [r3, #12]
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	4b21      	ldr	r3, [pc, #132]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001d90:	89db      	ldrh	r3, [r3, #14]
 8001d92:	4821      	ldr	r0, [pc, #132]	@ (8001e18 <led_on_led_ctrl+0x1d8>)
 8001d94:	fba0 0303 	umull	r0, r3, r0, r3
 8001d98:	095b      	lsrs	r3, r3, #5
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001da0:	89db      	ldrh	r3, [r3, #14]
 8001da2:	481d      	ldr	r0, [pc, #116]	@ (8001e18 <led_on_led_ctrl+0x1d8>)
 8001da4:	fba0 5003 	umull	r5, r0, r0, r3
 8001da8:	0940      	lsrs	r0, r0, #5
 8001daa:	2564      	movs	r5, #100	@ 0x64
 8001dac:	fb05 f000 	mul.w	r0, r5, r0
 8001db0:	1a1b      	subs	r3, r3, r0
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	461d      	mov	r5, r3
 8001db6:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001db8:	7b5b      	ldrb	r3, [r3, #13]
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	4b17      	ldr	r3, [pc, #92]	@ (8001e1c <led_on_led_ctrl+0x1dc>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	4815      	ldr	r0, [pc, #84]	@ (8001e1c <led_on_led_ctrl+0x1dc>)
 8001dc6:	6800      	ldr	r0, [r0, #0]
 8001dc8:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8001dca:	9009      	str	r0, [sp, #36]	@ 0x24
 8001dcc:	9308      	str	r3, [sp, #32]
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	9007      	str	r0, [sp, #28]
 8001dd2:	9506      	str	r5, [sp, #24]
 8001dd4:	68b8      	ldr	r0, [r7, #8]
 8001dd6:	9005      	str	r0, [sp, #20]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	9304      	str	r3, [sp, #16]
 8001ddc:	9103      	str	r1, [sp, #12]
 8001dde:	9202      	str	r2, [sp, #8]
 8001de0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e20 <led_on_led_ctrl+0x1e0>)
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <led_on_led_ctrl+0x1e4>)
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	4633      	mov	r3, r6
 8001dea:	4622      	mov	r2, r4
 8001dec:	2102      	movs	r1, #2
 8001dee:	2001      	movs	r0, #1
 8001df0:	f000 f886 	bl	8001f00 <log_event_auto>
 8001df4:	e000      	b.n	8001df8 <led_on_led_ctrl+0x1b8>
        return;
 8001df6:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
}
 8001df8:	3734      	adds	r7, #52	@ 0x34
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	0800ea9c 	.word	0x0800ea9c
 8001e04:	0800eb74 	.word	0x0800eb74
 8001e08:	0800eb90 	.word	0x0800eb90
 8001e0c:	0800eb94 	.word	0x0800eb94
 8001e10:	0800ebb8 	.word	0x0800ebb8
 8001e14:	20000000 	.word	0x20000000
 8001e18:	51eb851f 	.word	0x51eb851f
 8001e1c:	20000fac 	.word	0x20000fac
 8001e20:	0800ebc0 	.word	0x0800ebc0
 8001e24:	0800ec10 	.word	0x0800ec10

08001e28 <log_service_init>:
#include <stdio.h>
#include <stdarg.h>
#include <string.h>
#include "usart.h"

void log_service_init(void){
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 8001e2c:	4b04      	ldr	r3, [pc, #16]	@ (8001e40 <log_service_init+0x18>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6898      	ldr	r0, [r3, #8]
 8001e32:	2300      	movs	r3, #0
 8001e34:	2202      	movs	r2, #2
 8001e36:	2100      	movs	r1, #0
 8001e38:	f00b fdb8 	bl	800d9ac <setvbuf>
}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	2000002c 	.word	0x2000002c

08001e44 <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	603a      	str	r2, [r7, #0]
 8001e4e:	71fb      	strb	r3, [r7, #7]
 8001e50:	460b      	mov	r3, r1
 8001e52:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 8001e54:	79f9      	ldrb	r1, [r7, #7]
 8001e56:	79ba      	ldrb	r2, [r7, #6]
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	4803      	ldr	r0, [pc, #12]	@ (8001e68 <log_event_ids+0x24>)
 8001e5c:	f00b fd94 	bl	800d988 <iprintf>
}
 8001e60:	bf00      	nop
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	0800ec18 	.word	0x0800ec18

08001e6c <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <log_event_names+0x16>
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001eac <log_event_names+0x40>)
 8001e80:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <log_event_names+0x20>
 8001e88:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <log_event_names+0x40>)
 8001e8a:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <log_event_names+0x2a>
 8001e92:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <log_event_names+0x40>)
 8001e94:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	68f9      	ldr	r1, [r7, #12]
 8001e9c:	4804      	ldr	r0, [pc, #16]	@ (8001eb0 <log_event_names+0x44>)
 8001e9e:	f00b fd73 	bl	800d988 <iprintf>
}
 8001ea2:	bf00      	nop
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	0800ec38 	.word	0x0800ec38
 8001eb0:	0800ec3c 	.word	0x0800ec3c

08001eb4 <_write>:

// Mantém _write exatamente igual: utilizado pelo printf para enviar à USART1.
int _write(int fd, char *ptr, int len) {
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d002      	beq.n	8001ecc <_write+0x18>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d111      	bne.n	8001ef0 <_write+0x3c>
      hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	68b9      	ldr	r1, [r7, #8]
 8001ed6:	4809      	ldr	r0, [pc, #36]	@ (8001efc <_write+0x48>)
 8001ed8:	f00a fcf8 	bl	800c8cc <HAL_UART_Transmit>
 8001edc:	4603      	mov	r3, r0
 8001ede:	75fb      	strb	r3, [r7, #23]
      if (hstatus == HAL_OK)
 8001ee0:	7dfb      	ldrb	r3, [r7, #23]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <_write+0x36>
        return len;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	e004      	b.n	8001ef4 <_write+0x40>
      else
        return -1;
 8001eea:	f04f 33ff 	mov.w	r3, #4294967295
 8001eee:	e001      	b.n	8001ef4 <_write+0x40>
    }
    return -1;
 8001ef0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20000ff8 	.word	0x20000ff8

08001f00 <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b0a8      	sub	sp, #160	@ 0xa0
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60ba      	str	r2, [r7, #8]
 8001f08:	607b      	str	r3, [r7, #4]
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	73fb      	strb	r3, [r7, #15]
 8001f0e:	460b      	mov	r3, r1
 8001f10:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 8001f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d010      	beq.n	8001f3c <log_event_auto+0x3c>
 8001f1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00b      	beq.n	8001f3c <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8001f24:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001f28:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8001f2a:	f107 0018 	add.w	r0, r7, #24
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001f34:	2180      	movs	r1, #128	@ 0x80
 8001f36:	f00b fe5f 	bl	800dbf8 <vsniprintf>
    if(fmt && fmt[0]){
 8001f3a:	e003      	b.n	8001f44 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8001f3c:	233f      	movs	r3, #63	@ 0x3f
 8001f3e:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8001f40:	2300      	movs	r3, #0
 8001f42:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <log_event_auto+0x4e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	e000      	b.n	8001f50 <log_event_auto+0x50>
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f84 <log_event_auto+0x84>)
 8001f50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 8001f54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d002      	beq.n	8001f62 <log_event_auto+0x62>
 8001f5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f60:	e000      	b.n	8001f64 <log_event_auto+0x64>
 8001f62:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <log_event_auto+0x84>)
 8001f64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8001f68:	f107 0318 	add.w	r3, r7, #24
 8001f6c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001f70:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8001f74:	4804      	ldr	r0, [pc, #16]	@ (8001f88 <log_event_auto+0x88>)
 8001f76:	f00b fd07 	bl	800d988 <iprintf>
}
 8001f7a:	bf00      	nop
 8001f7c:	37a0      	adds	r7, #160	@ 0xa0
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	0800ec38 	.word	0x0800ec38
 8001f88:	0800ec3c 	.word	0x0800ec3c

08001f8c <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOA, GPIO_PIN_8,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	460b      	mov	r3, r1
 8001f96:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d003      	beq.n	8001fa6 <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 8001f9e:	887a      	ldrh	r2, [r7, #2]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	619a      	str	r2, [r3, #24]
 8001fa4:	e000      	b.n	8001fa8 <gpio_bsrr_set+0x1c>
    if (!port) return;
 8001fa6:	bf00      	nop
}
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d004      	beq.n	8001fce <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 8001fc4:	887b      	ldrh	r3, [r7, #2]
 8001fc6:	041a      	lsls	r2, r3, #16
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	619a      	str	r2, [r3, #24]
 8001fcc:	e000      	b.n	8001fd0 <gpio_bsrr_reset+0x1e>
    if (!port) return;
 8001fce:	bf00      	nop
}
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
	...

08001fdc <motion_hw_init>:

void motion_hw_init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	71fb      	strb	r3, [r7, #7]
 8001fe6:	e02b      	b.n	8002040 <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 8001fe8:	79fa      	ldrb	r2, [r7, #7]
 8001fea:	4937      	ldr	r1, [pc, #220]	@ (80020c8 <motion_hw_init+0xec>)
 8001fec:	4613      	mov	r3, r2
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	6818      	ldr	r0, [r3, #0]
 8001ff8:	79fa      	ldrb	r2, [r7, #7]
 8001ffa:	4933      	ldr	r1, [pc, #204]	@ (80020c8 <motion_hw_init+0xec>)
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	4413      	add	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	440b      	add	r3, r1
 8002006:	3304      	adds	r3, #4
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	4619      	mov	r1, r3
 800200c:	f7ff ffd1 	bl	8001fb2 <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 8002010:	79fa      	ldrb	r2, [r7, #7]
 8002012:	492d      	ldr	r1, [pc, #180]	@ (80020c8 <motion_hw_init+0xec>)
 8002014:	4613      	mov	r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	4413      	add	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	440b      	add	r3, r1
 800201e:	3310      	adds	r3, #16
 8002020:	6818      	ldr	r0, [r3, #0]
 8002022:	79fa      	ldrb	r2, [r7, #7]
 8002024:	4928      	ldr	r1, [pc, #160]	@ (80020c8 <motion_hw_init+0xec>)
 8002026:	4613      	mov	r3, r2
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	4413      	add	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	440b      	add	r3, r1
 8002030:	3314      	adds	r3, #20
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	4619      	mov	r1, r3
 8002036:	f7ff ffa9 	bl	8001f8c <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	3301      	adds	r3, #1
 800203e:	71fb      	strb	r3, [r7, #7]
 8002040:	79fb      	ldrb	r3, [r7, #7]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d9d0      	bls.n	8001fe8 <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002046:	2300      	movs	r3, #0
 8002048:	71bb      	strb	r3, [r7, #6]
 800204a:	e034      	b.n	80020b6 <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 800204c:	79ba      	ldrb	r2, [r7, #6]
 800204e:	4613      	mov	r3, r2
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	4413      	add	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4a1c      	ldr	r2, [pc, #112]	@ (80020c8 <motion_hw_init+0xec>)
 8002058:	4413      	add	r3, r2
 800205a:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	7d9b      	ldrb	r3, [r3, #22]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d110      	bne.n	8002086 <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	213c      	movs	r1, #60	@ 0x3c
 8002074:	4618      	mov	r0, r3
 8002076:	f008 fbb3 	bl	800a7e0 <HAL_TIM_Encoder_Start>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d017      	beq.n	80020b0 <motion_hw_init+0xd4>
                Error_Handler();
 8002080:	f002 f9c4 	bl	800440c <Error_Handler>
 8002084:	e014      	b.n	80020b0 <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	7d9b      	ldrb	r3, [r3, #22]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d110      	bne.n	80020b0 <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	4618      	mov	r0, r3
 8002094:	f004 fa34 	bl	8006500 <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80020a0:	4618      	mov	r0, r3
 80020a2:	f004 f9a3 	bl	80063ec <HAL_LPTIM_Encoder_Start>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <motion_hw_init+0xd4>
                Error_Handler();
 80020ac:	f002 f9ae 	bl	800440c <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80020b0:	79bb      	ldrb	r3, [r7, #6]
 80020b2:	3301      	adds	r3, #1
 80020b4:	71bb      	strb	r3, [r7, #6]
 80020b6:	79bb      	ldrb	r3, [r7, #6]
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d9c7      	bls.n	800204c <motion_hw_init+0x70>
#if defined(LPTIM_CR_COUNTRST)
            __HAL_LPTIM_RESET_COUNTER(axis->lptim);
#endif
        }
    }
}
 80020bc:	bf00      	nop
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	0800f080 	.word	0x0800f080

080020cc <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	460a      	mov	r2, r1
 80020d6:	71fb      	strb	r3, [r7, #7]
 80020d8:	4613      	mov	r3, r2
 80020da:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d82e      	bhi.n	8002140 <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 80020e2:	79bb      	ldrb	r3, [r7, #6]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d015      	beq.n	8002114 <motion_hw_set_dir+0x48>
 80020e8:	79fa      	ldrb	r2, [r7, #7]
 80020ea:	4917      	ldr	r1, [pc, #92]	@ (8002148 <motion_hw_set_dir+0x7c>)
 80020ec:	4613      	mov	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4413      	add	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	440b      	add	r3, r1
 80020f6:	3308      	adds	r3, #8
 80020f8:	6818      	ldr	r0, [r3, #0]
 80020fa:	79fa      	ldrb	r2, [r7, #7]
 80020fc:	4912      	ldr	r1, [pc, #72]	@ (8002148 <motion_hw_set_dir+0x7c>)
 80020fe:	4613      	mov	r3, r2
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	4413      	add	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	440b      	add	r3, r1
 8002108:	330c      	adds	r3, #12
 800210a:	881b      	ldrh	r3, [r3, #0]
 800210c:	4619      	mov	r1, r3
 800210e:	f7ff ff3d 	bl	8001f8c <gpio_bsrr_set>
 8002112:	e016      	b.n	8002142 <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002114:	79fa      	ldrb	r2, [r7, #7]
 8002116:	490c      	ldr	r1, [pc, #48]	@ (8002148 <motion_hw_set_dir+0x7c>)
 8002118:	4613      	mov	r3, r2
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	4413      	add	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	440b      	add	r3, r1
 8002122:	3308      	adds	r3, #8
 8002124:	6818      	ldr	r0, [r3, #0]
 8002126:	79fa      	ldrb	r2, [r7, #7]
 8002128:	4907      	ldr	r1, [pc, #28]	@ (8002148 <motion_hw_set_dir+0x7c>)
 800212a:	4613      	mov	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	4413      	add	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	330c      	adds	r3, #12
 8002136:	881b      	ldrh	r3, [r3, #0]
 8002138:	4619      	mov	r1, r3
 800213a:	f7ff ff3a 	bl	8001fb2 <gpio_bsrr_reset>
 800213e:	e000      	b.n	8002142 <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002140:	bf00      	nop
}
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	0800f080 	.word	0x0800f080

0800214c <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	460a      	mov	r2, r1
 8002156:	71fb      	strb	r3, [r7, #7]
 8002158:	4613      	mov	r3, r2
 800215a:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	2b02      	cmp	r3, #2
 8002160:	d82e      	bhi.n	80021c0 <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002162:	79bb      	ldrb	r3, [r7, #6]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d015      	beq.n	8002194 <motion_hw_enable+0x48>
 8002168:	79fa      	ldrb	r2, [r7, #7]
 800216a:	4917      	ldr	r1, [pc, #92]	@ (80021c8 <motion_hw_enable+0x7c>)
 800216c:	4613      	mov	r3, r2
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	4413      	add	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	440b      	add	r3, r1
 8002176:	3310      	adds	r3, #16
 8002178:	6818      	ldr	r0, [r3, #0]
 800217a:	79fa      	ldrb	r2, [r7, #7]
 800217c:	4912      	ldr	r1, [pc, #72]	@ (80021c8 <motion_hw_enable+0x7c>)
 800217e:	4613      	mov	r3, r2
 8002180:	00db      	lsls	r3, r3, #3
 8002182:	4413      	add	r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	440b      	add	r3, r1
 8002188:	3314      	adds	r3, #20
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	4619      	mov	r1, r3
 800218e:	f7ff ff10 	bl	8001fb2 <gpio_bsrr_reset>
 8002192:	e016      	b.n	80021c2 <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002194:	79fa      	ldrb	r2, [r7, #7]
 8002196:	490c      	ldr	r1, [pc, #48]	@ (80021c8 <motion_hw_enable+0x7c>)
 8002198:	4613      	mov	r3, r2
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	4413      	add	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	3310      	adds	r3, #16
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	79fa      	ldrb	r2, [r7, #7]
 80021a8:	4907      	ldr	r1, [pc, #28]	@ (80021c8 <motion_hw_enable+0x7c>)
 80021aa:	4613      	mov	r3, r2
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	4413      	add	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	3314      	adds	r3, #20
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	4619      	mov	r1, r3
 80021ba:	f7ff fee7 	bl	8001f8c <gpio_bsrr_set>
 80021be:	e000      	b.n	80021c2 <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 80021c0:	bf00      	nop
}
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	0800f080 	.word	0x0800f080

080021cc <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d814      	bhi.n	8002206 <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 80021dc:	79fa      	ldrb	r2, [r7, #7]
 80021de:	490c      	ldr	r1, [pc, #48]	@ (8002210 <motion_hw_step_high+0x44>)
 80021e0:	4613      	mov	r3, r2
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	4413      	add	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	6818      	ldr	r0, [r3, #0]
 80021ec:	79fa      	ldrb	r2, [r7, #7]
 80021ee:	4908      	ldr	r1, [pc, #32]	@ (8002210 <motion_hw_step_high+0x44>)
 80021f0:	4613      	mov	r3, r2
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	4413      	add	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	3304      	adds	r3, #4
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	4619      	mov	r1, r3
 8002200:	f7ff fec4 	bl	8001f8c <gpio_bsrr_set>
 8002204:	e000      	b.n	8002208 <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002206:	bf00      	nop
}
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	0800f080 	.word	0x0800f080

08002214 <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	2b02      	cmp	r3, #2
 8002222:	d814      	bhi.n	800224e <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002224:	79fa      	ldrb	r2, [r7, #7]
 8002226:	490c      	ldr	r1, [pc, #48]	@ (8002258 <motion_hw_step_low+0x44>)
 8002228:	4613      	mov	r3, r2
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	4413      	add	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	440b      	add	r3, r1
 8002232:	6818      	ldr	r0, [r3, #0]
 8002234:	79fa      	ldrb	r2, [r7, #7]
 8002236:	4908      	ldr	r1, [pc, #32]	@ (8002258 <motion_hw_step_low+0x44>)
 8002238:	4613      	mov	r3, r2
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	4413      	add	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	440b      	add	r3, r1
 8002242:	3304      	adds	r3, #4
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	4619      	mov	r1, r3
 8002248:	f7ff feb3 	bl	8001fb2 <gpio_bsrr_reset>
 800224c:	e000      	b.n	8002250 <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 800224e:	bf00      	nop
}
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	0800f080 	.word	0x0800f080

0800225c <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	4603      	mov	r3, r0
 8002264:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	2b02      	cmp	r3, #2
 800226a:	d901      	bls.n	8002270 <motion_hw_encoder_read_raw+0x14>
 800226c:	2300      	movs	r3, #0
 800226e:	e015      	b.n	800229c <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 8002270:	79fa      	ldrb	r2, [r7, #7]
 8002272:	4613      	mov	r3, r2
 8002274:	00db      	lsls	r3, r3, #3
 8002276:	4413      	add	r3, r2
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	4a0b      	ldr	r2, [pc, #44]	@ (80022a8 <motion_hw_encoder_read_raw+0x4c>)
 800227c:	4413      	add	r3, r2
 800227e:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	7d9b      	ldrb	r3, [r3, #22]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d104      	bne.n	8002292 <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002290:	e004      	b.n	800229c <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	b29b      	uxth	r3, r3
    }
}
 800229c:	4618      	mov	r0, r3
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	0800f080 	.word	0x0800f080

080022ac <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d901      	bls.n	80022c0 <motion_hw_encoder_bits+0x14>
 80022bc:	2300      	movs	r3, #0
 80022be:	e008      	b.n	80022d2 <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 80022c0:	79fa      	ldrb	r2, [r7, #7]
 80022c2:	4907      	ldr	r1, [pc, #28]	@ (80022e0 <motion_hw_encoder_bits+0x34>)
 80022c4:	4613      	mov	r3, r2
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	4413      	add	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	3320      	adds	r3, #32
 80022d0:	781b      	ldrb	r3, [r3, #0]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	0800f080 	.word	0x0800f080

080022e4 <motion_lock>:
static int64_t g_encoder_origin[MOTION_AXIS_COUNT];
// Flags de teste/demonstração
static volatile uint8_t g_demo_continuous = 0u; // quando 1, gera passos continuamente
static const uint16_t g_demo_speed_table[4] = { 5u, 10u, 20u, 40u }; // ksteps/s aprox (1kHz)
static volatile uint8_t g_demo_speed_idx = 1u; // default ≈10k steps/s (compatível com versão anterior)
static inline uint32_t motion_lock(void) {
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022ea:	f3ef 8310 	mrs	r3, PRIMASK
 80022ee:	603b      	str	r3, [r7, #0]
  return(result);
 80022f0:	683b      	ldr	r3, [r7, #0]
	uint32_t primask = __get_PRIMASK();
 80022f2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80022f4:	b672      	cpsid	i
}
 80022f6:	bf00      	nop
	__disable_irq();
	return primask;
 80022f8:	687b      	ldr	r3, [r7, #4]
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 8002306:	b480      	push	{r7}
 8002308:	b085      	sub	sp, #20
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f383 8810 	msr	PRIMASK, r3
}
 8002318:	bf00      	nop
	__set_PRIMASK(primask);
}
 800231a:	bf00      	nop
 800231c:	3714      	adds	r7, #20
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <motion_total_for_axis>:
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req,
		uint8_t axis) {
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	460b      	mov	r3, r1
 8002330:	70fb      	strb	r3, [r7, #3]
	switch (axis) {
 8002332:	78fb      	ldrb	r3, [r7, #3]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <motion_total_for_axis+0x18>
 8002338:	2b01      	cmp	r3, #1
 800233a:	d003      	beq.n	8002344 <motion_total_for_axis+0x1e>
 800233c:	e005      	b.n	800234a <motion_total_for_axis+0x24>
	case AXIS_X:
		return req->sx;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	e004      	b.n	800234e <motion_total_for_axis+0x28>
	case AXIS_Y:
		return req->sy;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	e001      	b.n	800234e <motion_total_for_axis+0x28>
	case AXIS_Z:
	default:
		return req->sz;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	695b      	ldr	r3, [r3, #20]
	}
}
 800234e:	4618      	mov	r0, r3
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <motion_velocity_for_axis>:
static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req,
		uint8_t axis) {
 800235a:	b480      	push	{r7}
 800235c:	b083      	sub	sp, #12
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
 8002362:	460b      	mov	r3, r1
 8002364:	70fb      	strb	r3, [r7, #3]
	switch (axis) {
 8002366:	78fb      	ldrb	r3, [r7, #3]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d002      	beq.n	8002372 <motion_velocity_for_axis+0x18>
 800236c:	2b01      	cmp	r3, #1
 800236e:	d003      	beq.n	8002378 <motion_velocity_for_axis+0x1e>
 8002370:	e005      	b.n	800237e <motion_velocity_for_axis+0x24>
	case AXIS_X:
		return req->vx;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	885b      	ldrh	r3, [r3, #2]
 8002376:	e004      	b.n	8002382 <motion_velocity_for_axis+0x28>
	case AXIS_Y:
		return req->vy;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	891b      	ldrh	r3, [r3, #8]
 800237c:	e001      	b.n	8002382 <motion_velocity_for_axis+0x28>
	case AXIS_Z:
	default:
		return req->vz;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	8a1b      	ldrh	r3, [r3, #16]
	}
}
 8002382:	4618      	mov	r0, r3
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <motion_kp_for_axis>:
static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req,
		uint8_t axis) {
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	460b      	mov	r3, r1
 8002398:	70fb      	strb	r3, [r7, #3]
	switch (axis) {
 800239a:	78fb      	ldrb	r3, [r7, #3]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d002      	beq.n	80023a6 <motion_kp_for_axis+0x18>
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d003      	beq.n	80023ac <motion_kp_for_axis+0x1e>
 80023a4:	e005      	b.n	80023b2 <motion_kp_for_axis+0x24>
	case AXIS_X:
		return req->kp_x;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	8b1b      	ldrh	r3, [r3, #24]
 80023aa:	e004      	b.n	80023b6 <motion_kp_for_axis+0x28>
	case AXIS_Y:
		return req->kp_y;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	8bdb      	ldrh	r3, [r3, #30]
 80023b0:	e001      	b.n	80023b6 <motion_kp_for_axis+0x28>
	case AXIS_Z:
	default:
		return req->kp_z;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
	}
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <motion_ki_for_axis>:
static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req,
		uint8_t axis) {
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
 80023ca:	460b      	mov	r3, r1
 80023cc:	70fb      	strb	r3, [r7, #3]
	switch (axis) {
 80023ce:	78fb      	ldrb	r3, [r7, #3]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d002      	beq.n	80023da <motion_ki_for_axis+0x18>
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d003      	beq.n	80023e0 <motion_ki_for_axis+0x1e>
 80023d8:	e005      	b.n	80023e6 <motion_ki_for_axis+0x24>
	case AXIS_X:
		return req->ki_x;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	8b5b      	ldrh	r3, [r3, #26]
 80023de:	e004      	b.n	80023ea <motion_ki_for_axis+0x28>
	case AXIS_Y:
		return req->ki_y;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	8c1b      	ldrh	r3, [r3, #32]
 80023e4:	e001      	b.n	80023ea <motion_ki_for_axis+0x28>
	case AXIS_Z:
	default:
		return req->ki_z;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
	}
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <motion_kd_for_axis>:
static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req,
		uint8_t axis) {
 80023f6:	b480      	push	{r7}
 80023f8:	b083      	sub	sp, #12
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
 80023fe:	460b      	mov	r3, r1
 8002400:	70fb      	strb	r3, [r7, #3]
	switch (axis) {
 8002402:	78fb      	ldrb	r3, [r7, #3]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d002      	beq.n	800240e <motion_kd_for_axis+0x18>
 8002408:	2b01      	cmp	r3, #1
 800240a:	d003      	beq.n	8002414 <motion_kd_for_axis+0x1e>
 800240c:	e005      	b.n	800241a <motion_kd_for_axis+0x24>
	case AXIS_X:
		return req->kd_x;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	8b9b      	ldrh	r3, [r3, #28]
 8002412:	e004      	b.n	800241e <motion_kd_for_axis+0x28>
	case AXIS_Y:
		return req->kd_y;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8002418:	e001      	b.n	800241e <motion_kd_for_axis+0x28>
	case AXIS_Z:
	default:
		return req->kd_z;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
	}
}
 800241e:	4618      	mov	r0, r3
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <motion_clamp_error>:
static inline int8_t motion_clamp_error(int32_t value) {
 800242a:	b480      	push	{r7}
 800242c:	b083      	sub	sp, #12
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
	if (value > 127)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2b7f      	cmp	r3, #127	@ 0x7f
 8002436:	dd01      	ble.n	800243c <motion_clamp_error+0x12>
		return 127;
 8002438:	237f      	movs	r3, #127	@ 0x7f
 800243a:	e008      	b.n	800244e <motion_clamp_error+0x24>
	if (value < -128)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8002442:	da02      	bge.n	800244a <motion_clamp_error+0x20>
		return -128;
 8002444:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8002448:	e001      	b.n	800244e <motion_clamp_error+0x24>
	return (int8_t) value;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	b25b      	sxtb	r3, r3
}
 800244e:	4618      	mov	r0, r3
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
	...

0800245c <motion_refresh_status_locked>:
static void motion_refresh_status_locked(void) {
 800245c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002460:	b0a3      	sub	sp, #140	@ 0x8c
 8002462:	af00      	add	r7, sp, #0
	g_status.queue_depth = (uint8_t) (g_queue_count
			+ (g_has_active_segment ? 1u : 0u));
 8002464:	4b9a      	ldr	r3, [pc, #616]	@ (80026d0 <motion_refresh_status_locked+0x274>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	b2db      	uxtb	r3, r3
	g_status.queue_depth = (uint8_t) (g_queue_count
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <motion_refresh_status_locked+0x16>
 800246e:	2201      	movs	r2, #1
 8002470:	e000      	b.n	8002474 <motion_refresh_status_locked+0x18>
 8002472:	2200      	movs	r2, #0
 8002474:	4b97      	ldr	r3, [pc, #604]	@ (80026d4 <motion_refresh_status_locked+0x278>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	4413      	add	r3, r2
 800247a:	b2db      	uxtb	r3, r3
 800247c:	4a96      	ldr	r2, [pc, #600]	@ (80026d8 <motion_refresh_status_locked+0x27c>)
 800247e:	7053      	strb	r3, [r2, #1]
	for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002480:	2300      	movs	r3, #0
 8002482:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002486:	e118      	b.n	80026ba <motion_refresh_status_locked+0x25e>
		const motion_axis_state_t *ax = &g_axis_state[axis];
 8002488:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800248c:	4613      	mov	r3, r2
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	4413      	add	r3, r2
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	4a91      	ldr	r2, [pc, #580]	@ (80026dc <motion_refresh_status_locked+0x280>)
 8002496:	4413      	add	r3, r2
 8002498:	677b      	str	r3, [r7, #116]	@ 0x74
		uint32_t total = ax->total_steps;
 800249a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	673b      	str	r3, [r7, #112]	@ 0x70
		uint32_t emitted = ax->emitted_steps;
 80024a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
		uint8_t pct = 0u;
 80024a6:	2300      	movs	r3, #0
 80024a8:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
		if (g_has_active_segment && total > 0u) {
 80024ac:	4b88      	ldr	r3, [pc, #544]	@ (80026d0 <motion_refresh_status_locked+0x274>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d049      	beq.n	800254a <motion_refresh_status_locked+0xee>
 80024b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d046      	beq.n	800254a <motion_refresh_status_locked+0xee>
			uint64_t scaled = (uint64_t) emitted * 100u;
 80024bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024be:	2200      	movs	r2, #0
 80024c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80024c2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80024c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024c8:	1891      	adds	r1, r2, r2
 80024ca:	6239      	str	r1, [r7, #32]
 80024cc:	415b      	adcs	r3, r3
 80024ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80024d0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80024d4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80024d6:	eb12 0801 	adds.w	r8, r2, r1
 80024da:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80024dc:	eb43 0901 	adc.w	r9, r3, r1
 80024e0:	f04f 0200 	mov.w	r2, #0
 80024e4:	f04f 0300 	mov.w	r3, #0
 80024e8:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80024ec:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80024f0:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80024f4:	eb18 0102 	adds.w	r1, r8, r2
 80024f8:	6439      	str	r1, [r7, #64]	@ 0x40
 80024fa:	eb49 0303 	adc.w	r3, r9, r3
 80024fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8002500:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002502:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8002506:	4602      	mov	r2, r0
 8002508:	189b      	adds	r3, r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
 800250c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800250e:	460a      	mov	r2, r1
 8002510:	4153      	adcs	r3, r2
 8002512:	61fb      	str	r3, [r7, #28]
 8002514:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002518:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
			pct = (uint8_t) (scaled / total);
 800251c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800251e:	2200      	movs	r2, #0
 8002520:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002522:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002524:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002528:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800252c:	f7fd fea0 	bl	8000270 <__aeabi_uldivmod>
 8002530:	4602      	mov	r2, r0
 8002532:	460b      	mov	r3, r1
 8002534:	4613      	mov	r3, r2
 8002536:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
			if (pct > 100u)
 800253a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800253e:	2b64      	cmp	r3, #100	@ 0x64
 8002540:	d954      	bls.n	80025ec <motion_refresh_status_locked+0x190>
				pct = 100u;
 8002542:	2364      	movs	r3, #100	@ 0x64
 8002544:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
		if (g_has_active_segment && total > 0u) {
 8002548:	e050      	b.n	80025ec <motion_refresh_status_locked+0x190>
		} else if (total == 0u && g_has_active_segment) {
 800254a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800254c:	2b00      	cmp	r3, #0
 800254e:	d108      	bne.n	8002562 <motion_refresh_status_locked+0x106>
 8002550:	4b5f      	ldr	r3, [pc, #380]	@ (80026d0 <motion_refresh_status_locked+0x274>)
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <motion_refresh_status_locked+0x106>
			pct = 100u;
 800255a:	2364      	movs	r3, #100	@ 0x64
 800255c:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8002560:	e045      	b.n	80025ee <motion_refresh_status_locked+0x192>
		} else if (!g_has_active_segment && total > 0u) {
 8002562:	4b5b      	ldr	r3, [pc, #364]	@ (80026d0 <motion_refresh_status_locked+0x274>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d140      	bne.n	80025ee <motion_refresh_status_locked+0x192>
 800256c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800256e:	2b00      	cmp	r3, #0
 8002570:	d03d      	beq.n	80025ee <motion_refresh_status_locked+0x192>
			pct = (emitted >= total) ?
 8002572:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002574:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002576:	429a      	cmp	r2, r3
 8002578:	d234      	bcs.n	80025e4 <motion_refresh_status_locked+0x188>
					100u : (uint8_t) (((uint64_t) emitted * 100u) / total);
 800257a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800257c:	2200      	movs	r2, #0
 800257e:	469a      	mov	sl, r3
 8002580:	4693      	mov	fp, r2
 8002582:	4652      	mov	r2, sl
 8002584:	465b      	mov	r3, fp
 8002586:	1891      	adds	r1, r2, r2
 8002588:	6139      	str	r1, [r7, #16]
 800258a:	415b      	adcs	r3, r3
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002592:	eb12 040a 	adds.w	r4, r2, sl
 8002596:	eb43 050b 	adc.w	r5, r3, fp
 800259a:	f04f 0200 	mov.w	r2, #0
 800259e:	f04f 0300 	mov.w	r3, #0
 80025a2:	016b      	lsls	r3, r5, #5
 80025a4:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80025a8:	0162      	lsls	r2, r4, #5
 80025aa:	18a1      	adds	r1, r4, r2
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	eb45 0303 	adc.w	r3, r5, r3
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80025b8:	460b      	mov	r3, r1
 80025ba:	eb13 030a 	adds.w	r3, r3, sl
 80025be:	633b      	str	r3, [r7, #48]	@ 0x30
 80025c0:	4613      	mov	r3, r2
 80025c2:	eb43 030b 	adc.w	r3, r3, fp
 80025c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80025c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80025ca:	2200      	movs	r2, #0
 80025cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80025d4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80025d8:	f7fd fe4a 	bl	8000270 <__aeabi_uldivmod>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
			pct = (emitted >= total) ?
 80025e0:	b2d3      	uxtb	r3, r2
 80025e2:	e000      	b.n	80025e6 <motion_refresh_status_locked+0x18a>
 80025e4:	2364      	movs	r3, #100	@ 0x64
 80025e6:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80025ea:	e000      	b.n	80025ee <motion_refresh_status_locked+0x192>
		if (g_has_active_segment && total > 0u) {
 80025ec:	bf00      	nop
		}
		int64_t actual_counts = g_encoder_position[axis]
 80025ee:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80025f2:	4a3b      	ldr	r2, [pc, #236]	@ (80026e0 <motion_refresh_status_locked+0x284>)
 80025f4:	00db      	lsls	r3, r3, #3
 80025f6:	4413      	add	r3, r2
 80025f8:	e9d3 0100 	ldrd	r0, r1, [r3]
				- g_encoder_origin[axis];
 80025fc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002600:	4a38      	ldr	r2, [pc, #224]	@ (80026e4 <motion_refresh_status_locked+0x288>)
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	4413      	add	r3, r2
 8002606:	e9d3 2300 	ldrd	r2, r3, [r3]
		int64_t actual_counts = g_encoder_position[axis]
 800260a:	1a86      	subs	r6, r0, r2
 800260c:	603e      	str	r6, [r7, #0]
 800260e:	eb61 0303 	sbc.w	r3, r1, r3
 8002612:	607b      	str	r3, [r7, #4]
 8002614:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002618:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
		if (actual_counts > (int64_t) INT32_MAX)
 800261c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002620:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002624:	f173 0300 	sbcs.w	r3, r3, #0
 8002628:	db06      	blt.n	8002638 <motion_refresh_status_locked+0x1dc>
			actual_counts = INT32_MAX;
 800262a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800262e:	f04f 0300 	mov.w	r3, #0
 8002632:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 8002636:	e00c      	b.n	8002652 <motion_refresh_status_locked+0x1f6>
		else if (actual_counts < (int64_t) INT32_MIN)
 8002638:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800263c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002640:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8002644:	da05      	bge.n	8002652 <motion_refresh_status_locked+0x1f6>
			actual_counts = INT32_MIN;
 8002646:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800264a:	f04f 33ff 	mov.w	r3, #4294967295
 800264e:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
		int32_t desired_counts = (int32_t) ax->target_steps;
 8002652:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	65fb      	str	r3, [r7, #92]	@ 0x5c
		int32_t err = desired_counts - (int32_t) actual_counts;
 8002658:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800265a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800265c:	1a9b      	subs	r3, r3, r2
 800265e:	65bb      	str	r3, [r7, #88]	@ 0x58
		int8_t err8 = motion_clamp_error(err);
 8002660:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002662:	f7ff fee2 	bl	800242a <motion_clamp_error>
 8002666:	4603      	mov	r3, r0
 8002668:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		switch (axis) {
 800266c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002670:	2b00      	cmp	r3, #0
 8002672:	d002      	beq.n	800267a <motion_refresh_status_locked+0x21e>
 8002674:	2b01      	cmp	r3, #1
 8002676:	d009      	beq.n	800268c <motion_refresh_status_locked+0x230>
 8002678:	e011      	b.n	800269e <motion_refresh_status_locked+0x242>
		case AXIS_X:
			g_status.pctX = pct;
 800267a:	4a17      	ldr	r2, [pc, #92]	@ (80026d8 <motion_refresh_status_locked+0x27c>)
 800267c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002680:	7093      	strb	r3, [r2, #2]
			g_status.pidErrX = err8;
 8002682:	4a15      	ldr	r2, [pc, #84]	@ (80026d8 <motion_refresh_status_locked+0x27c>)
 8002684:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002688:	7153      	strb	r3, [r2, #5]
			break;
 800268a:	e011      	b.n	80026b0 <motion_refresh_status_locked+0x254>
		case AXIS_Y:
			g_status.pctY = pct;
 800268c:	4a12      	ldr	r2, [pc, #72]	@ (80026d8 <motion_refresh_status_locked+0x27c>)
 800268e:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002692:	70d3      	strb	r3, [r2, #3]
			g_status.pidErrY = err8;
 8002694:	4a10      	ldr	r2, [pc, #64]	@ (80026d8 <motion_refresh_status_locked+0x27c>)
 8002696:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800269a:	7193      	strb	r3, [r2, #6]
			break;
 800269c:	e008      	b.n	80026b0 <motion_refresh_status_locked+0x254>
		case AXIS_Z:
		default:
			g_status.pctZ = pct;
 800269e:	4a0e      	ldr	r2, [pc, #56]	@ (80026d8 <motion_refresh_status_locked+0x27c>)
 80026a0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80026a4:	7113      	strb	r3, [r2, #4]
			g_status.pidErrZ = err8;
 80026a6:	4a0c      	ldr	r2, [pc, #48]	@ (80026d8 <motion_refresh_status_locked+0x27c>)
 80026a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80026ac:	71d3      	strb	r3, [r2, #7]
			break;
 80026ae:	bf00      	nop
	for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80026b0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80026b4:	3301      	adds	r3, #1
 80026b6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80026ba:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80026be:	2b02      	cmp	r3, #2
 80026c0:	f67f aee2 	bls.w	8002488 <motion_refresh_status_locked+0x2c>
		}
	}
}
 80026c4:	bf00      	nop
 80026c6:	bf00      	nop
 80026c8:	378c      	adds	r7, #140	@ 0x8c
 80026ca:	46bd      	mov	sp, r7
 80026cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026d0:	20000114 	.word	0x20000114
 80026d4:	20000c1a 	.word	0x20000c1a
 80026d8:	200000c4 	.word	0x200000c4
 80026dc:	200000cc 	.word	0x200000cc
 80026e0:	20000c20 	.word	0x20000c20
 80026e4:	20000c48 	.word	0x20000c48

080026e8 <motion_stop_all_axes_locked>:
static void motion_stop_all_axes_locked(void) {
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80026ee:	2300      	movs	r3, #0
 80026f0:	71fb      	strb	r3, [r7, #7]
 80026f2:	e05a      	b.n	80027aa <motion_stop_all_axes_locked+0xc2>
                motion_hw_step_low(axis);
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff fd8c 	bl	8002214 <motion_hw_step_low>
                motion_hw_enable(axis, 0u);
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	2100      	movs	r1, #0
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff fd23 	bl	800214c <motion_hw_enable>
                g_axis_state[axis].total_steps = 0u;
 8002706:	79fa      	ldrb	r2, [r7, #7]
 8002708:	492c      	ldr	r1, [pc, #176]	@ (80027bc <motion_stop_all_axes_locked+0xd4>)
 800270a:	4613      	mov	r3, r2
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	4413      	add	r3, r2
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	440b      	add	r3, r1
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
                g_axis_state[axis].target_steps = 0u;
 8002718:	79fa      	ldrb	r2, [r7, #7]
 800271a:	4928      	ldr	r1, [pc, #160]	@ (80027bc <motion_stop_all_axes_locked+0xd4>)
 800271c:	4613      	mov	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	4413      	add	r3, r2
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	440b      	add	r3, r1
 8002726:	3304      	adds	r3, #4
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
                g_axis_state[axis].emitted_steps = 0u;
 800272c:	79fa      	ldrb	r2, [r7, #7]
 800272e:	4923      	ldr	r1, [pc, #140]	@ (80027bc <motion_stop_all_axes_locked+0xd4>)
 8002730:	4613      	mov	r3, r2
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4413      	add	r3, r2
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	440b      	add	r3, r1
 800273a:	3308      	adds	r3, #8
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
		g_axis_state[axis].velocity_per_tick = 0u;
 8002740:	79fa      	ldrb	r2, [r7, #7]
 8002742:	491e      	ldr	r1, [pc, #120]	@ (80027bc <motion_stop_all_axes_locked+0xd4>)
 8002744:	4613      	mov	r3, r2
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	4413      	add	r3, r2
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	440b      	add	r3, r1
 800274e:	330c      	adds	r3, #12
 8002750:	2200      	movs	r2, #0
 8002752:	801a      	strh	r2, [r3, #0]
		g_axis_state[axis].kp = 0u;
 8002754:	79fa      	ldrb	r2, [r7, #7]
 8002756:	4919      	ldr	r1, [pc, #100]	@ (80027bc <motion_stop_all_axes_locked+0xd4>)
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	440b      	add	r3, r1
 8002762:	330e      	adds	r3, #14
 8002764:	2200      	movs	r2, #0
 8002766:	801a      	strh	r2, [r3, #0]
		g_axis_state[axis].ki = 0u;
 8002768:	79fa      	ldrb	r2, [r7, #7]
 800276a:	4914      	ldr	r1, [pc, #80]	@ (80027bc <motion_stop_all_axes_locked+0xd4>)
 800276c:	4613      	mov	r3, r2
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4413      	add	r3, r2
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	440b      	add	r3, r1
 8002776:	3310      	adds	r3, #16
 8002778:	2200      	movs	r2, #0
 800277a:	801a      	strh	r2, [r3, #0]
		g_axis_state[axis].kd = 0u;
 800277c:	79fa      	ldrb	r2, [r7, #7]
 800277e:	490f      	ldr	r1, [pc, #60]	@ (80027bc <motion_stop_all_axes_locked+0xd4>)
 8002780:	4613      	mov	r3, r2
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	4413      	add	r3, r2
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	440b      	add	r3, r1
 800278a:	3312      	adds	r3, #18
 800278c:	2200      	movs	r2, #0
 800278e:	801a      	strh	r2, [r3, #0]
		g_axis_state[axis].step_high = 0u;
 8002790:	79fa      	ldrb	r2, [r7, #7]
 8002792:	490a      	ldr	r1, [pc, #40]	@ (80027bc <motion_stop_all_axes_locked+0xd4>)
 8002794:	4613      	mov	r3, r2
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	4413      	add	r3, r2
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	440b      	add	r3, r1
 800279e:	3314      	adds	r3, #20
 80027a0:	2200      	movs	r2, #0
 80027a2:	701a      	strb	r2, [r3, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	3301      	adds	r3, #1
 80027a8:	71fb      	strb	r3, [r7, #7]
 80027aa:	79fb      	ldrb	r3, [r7, #7]
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d9a1      	bls.n	80026f4 <motion_stop_all_axes_locked+0xc>
	}
}
 80027b0:	bf00      	nop
 80027b2:	bf00      	nop
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	200000cc 	.word	0x200000cc

080027c0 <motion_queue_clear_locked>:
static void motion_queue_clear_locked(void) {
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
	g_queue_head = 0u;
 80027c4:	4b06      	ldr	r3, [pc, #24]	@ (80027e0 <motion_queue_clear_locked+0x20>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
	g_queue_tail = 0u;
 80027ca:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <motion_queue_clear_locked+0x24>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	701a      	strb	r2, [r3, #0]
	g_queue_count = 0u;
 80027d0:	4b05      	ldr	r3, [pc, #20]	@ (80027e8 <motion_queue_clear_locked+0x28>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	701a      	strb	r2, [r3, #0]
}
 80027d6:	bf00      	nop
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	20000c18 	.word	0x20000c18
 80027e4:	20000c19 	.word	0x20000c19
 80027e8:	20000c1a 	.word	0x20000c1a

080027ec <motion_queue_push_locked>:
static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 80027ec:	b5b0      	push	{r4, r5, r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
	if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 80027f4:	4b17      	ldr	r3, [pc, #92]	@ (8002854 <motion_queue_push_locked+0x68>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80027fa:	d902      	bls.n	8002802 <motion_queue_push_locked+0x16>
		return PROTO_ERR_RANGE;
 80027fc:	f06f 0303 	mvn.w	r3, #3
 8002800:	e024      	b.n	800284c <motion_queue_push_locked+0x60>
	g_queue[g_queue_tail].req = *req;
 8002802:	4b15      	ldr	r3, [pc, #84]	@ (8002858 <motion_queue_push_locked+0x6c>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	4619      	mov	r1, r3
 8002808:	4a14      	ldr	r2, [pc, #80]	@ (800285c <motion_queue_push_locked+0x70>)
 800280a:	232c      	movs	r3, #44	@ 0x2c
 800280c:	fb01 f303 	mul.w	r3, r1, r3
 8002810:	441a      	add	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4614      	mov	r4, r2
 8002816:	461d      	mov	r5, r3
 8002818:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800281a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800281c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800281e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002820:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002824:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	g_queue_tail = (uint8_t) ((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 8002828:	4b0b      	ldr	r3, [pc, #44]	@ (8002858 <motion_queue_push_locked+0x6c>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	3301      	adds	r3, #1
 800282e:	b2db      	uxtb	r3, r3
 8002830:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002834:	b2da      	uxtb	r2, r3
 8002836:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <motion_queue_push_locked+0x6c>)
 8002838:	701a      	strb	r2, [r3, #0]
	++g_queue_count;
 800283a:	4b06      	ldr	r3, [pc, #24]	@ (8002854 <motion_queue_push_locked+0x68>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	3301      	adds	r3, #1
 8002840:	b2da      	uxtb	r2, r3
 8002842:	4b04      	ldr	r3, [pc, #16]	@ (8002854 <motion_queue_push_locked+0x68>)
 8002844:	701a      	strb	r2, [r3, #0]
	motion_refresh_status_locked();
 8002846:	f7ff fe09 	bl	800245c <motion_refresh_status_locked>
	return PROTO_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bdb0      	pop	{r4, r5, r7, pc}
 8002854:	20000c1a 	.word	0x20000c1a
 8002858:	20000c19 	.word	0x20000c19
 800285c:	20000118 	.word	0x20000118

08002860 <motion_queue_pop_locked>:
static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 8002860:	b4b0      	push	{r4, r5, r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
	if (g_queue_count == 0u)
 8002868:	4b18      	ldr	r3, [pc, #96]	@ (80028cc <motion_queue_pop_locked+0x6c>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <motion_queue_pop_locked+0x14>
		return 0;
 8002870:	2300      	movs	r3, #0
 8002872:	e025      	b.n	80028c0 <motion_queue_pop_locked+0x60>
	if (out)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d012      	beq.n	80028a0 <motion_queue_pop_locked+0x40>
		*out = g_queue[g_queue_head].req;
 800287a:	4b15      	ldr	r3, [pc, #84]	@ (80028d0 <motion_queue_pop_locked+0x70>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	4a14      	ldr	r2, [pc, #80]	@ (80028d4 <motion_queue_pop_locked+0x74>)
 8002884:	232c      	movs	r3, #44	@ 0x2c
 8002886:	fb00 f303 	mul.w	r3, r0, r3
 800288a:	4413      	add	r3, r2
 800288c:	460c      	mov	r4, r1
 800288e:	461d      	mov	r5, r3
 8002890:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002892:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002894:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002896:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002898:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800289c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	g_queue_head = (uint8_t) ((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 80028a0:	4b0b      	ldr	r3, [pc, #44]	@ (80028d0 <motion_queue_pop_locked+0x70>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	3301      	adds	r3, #1
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	4b08      	ldr	r3, [pc, #32]	@ (80028d0 <motion_queue_pop_locked+0x70>)
 80028b0:	701a      	strb	r2, [r3, #0]
	--g_queue_count;
 80028b2:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <motion_queue_pop_locked+0x6c>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	4b04      	ldr	r3, [pc, #16]	@ (80028cc <motion_queue_pop_locked+0x6c>)
 80028bc:	701a      	strb	r2, [r3, #0]
	return 1;
 80028be:	2301      	movs	r3, #1
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bcb0      	pop	{r4, r5, r7}
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	20000c1a 	.word	0x20000c1a
 80028d0:	20000c18 	.word	0x20000c18
 80028d4:	20000118 	.word	0x20000118

080028d8 <motion_begin_segment_locked>:
static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
	if (!seg)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d078      	beq.n	80029d8 <motion_begin_segment_locked+0x100>
		return;
	g_has_active_segment = 1u;
 80028e6:	4b3e      	ldr	r3, [pc, #248]	@ (80029e0 <motion_begin_segment_locked+0x108>)
 80028e8:	2201      	movs	r2, #1
 80028ea:	701a      	strb	r2, [r3, #0]
	for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80028ec:	2300      	movs	r3, #0
 80028ee:	75fb      	strb	r3, [r7, #23]
 80028f0:	e06e      	b.n	80029d0 <motion_begin_segment_locked+0xf8>
		motion_axis_state_t *ax = &g_axis_state[axis];
 80028f2:	7dfa      	ldrb	r2, [r7, #23]
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4a39      	ldr	r2, [pc, #228]	@ (80029e4 <motion_begin_segment_locked+0x10c>)
 80028fe:	4413      	add	r3, r2
 8002900:	613b      	str	r3, [r7, #16]
		uint32_t total = motion_total_for_axis(seg, axis);
 8002902:	7dfb      	ldrb	r3, [r7, #23]
 8002904:	4619      	mov	r1, r3
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff fd0d 	bl	8002326 <motion_total_for_axis>
 800290c:	60f8      	str	r0, [r7, #12]
		uint16_t velocity = motion_velocity_for_axis(seg, axis);
 800290e:	7dfb      	ldrb	r3, [r7, #23]
 8002910:	4619      	mov	r1, r3
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7ff fd21 	bl	800235a <motion_velocity_for_axis>
 8002918:	4603      	mov	r3, r0
 800291a:	817b      	strh	r3, [r7, #10]
		ax->total_steps = total;
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	601a      	str	r2, [r3, #0]
		ax->target_steps = 0u;
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	2200      	movs	r2, #0
 8002926:	605a      	str	r2, [r3, #4]
		ax->emitted_steps = 0u;
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	2200      	movs	r2, #0
 800292c:	609a      	str	r2, [r3, #8]
		ax->velocity_per_tick = velocity;
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	897a      	ldrh	r2, [r7, #10]
 8002932:	819a      	strh	r2, [r3, #12]
		ax->kp = motion_kp_for_axis(seg, axis);
 8002934:	7dfb      	ldrb	r3, [r7, #23]
 8002936:	4619      	mov	r1, r3
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7ff fd28 	bl	800238e <motion_kp_for_axis>
 800293e:	4603      	mov	r3, r0
 8002940:	461a      	mov	r2, r3
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	81da      	strh	r2, [r3, #14]
		ax->ki = motion_ki_for_axis(seg, axis);
 8002946:	7dfb      	ldrb	r3, [r7, #23]
 8002948:	4619      	mov	r1, r3
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7ff fd39 	bl	80023c2 <motion_ki_for_axis>
 8002950:	4603      	mov	r3, r0
 8002952:	461a      	mov	r2, r3
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	821a      	strh	r2, [r3, #16]
		ax->kd = motion_kd_for_axis(seg, axis);
 8002958:	7dfb      	ldrb	r3, [r7, #23]
 800295a:	4619      	mov	r1, r3
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7ff fd4a 	bl	80023f6 <motion_kd_for_axis>
 8002962:	4603      	mov	r3, r0
 8002964:	461a      	mov	r2, r3
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	825a      	strh	r2, [r3, #18]
		ax->step_high = 0u;
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	2200      	movs	r2, #0
 800296e:	751a      	strb	r2, [r3, #20]
                motion_hw_step_low(axis);
 8002970:	7dfb      	ldrb	r3, [r7, #23]
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff fc4e 	bl	8002214 <motion_hw_step_low>
                motion_hw_set_dir(axis,
                                (uint8_t) ((seg->dirMask >> axis) & 0x1u));
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	785b      	ldrb	r3, [r3, #1]
 800297c:	461a      	mov	r2, r3
 800297e:	7dfb      	ldrb	r3, [r7, #23]
 8002980:	fa42 f303 	asr.w	r3, r2, r3
                motion_hw_set_dir(axis,
 8002984:	b2db      	uxtb	r3, r3
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	b2da      	uxtb	r2, r3
 800298c:	7dfb      	ldrb	r3, [r7, #23]
 800298e:	4611      	mov	r1, r2
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff fb9b 	bl	80020cc <motion_hw_set_dir>
                if (total > 0u)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d005      	beq.n	80029a8 <motion_begin_segment_locked+0xd0>
                        motion_hw_enable(axis, 1u);
 800299c:	7dfb      	ldrb	r3, [r7, #23]
 800299e:	2101      	movs	r1, #1
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff fbd3 	bl	800214c <motion_hw_enable>
 80029a6:	e004      	b.n	80029b2 <motion_begin_segment_locked+0xda>
                else
                        motion_hw_enable(axis, 0u);
 80029a8:	7dfb      	ldrb	r3, [r7, #23]
 80029aa:	2100      	movs	r1, #0
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff fbcd 	bl	800214c <motion_hw_enable>
		g_encoder_origin[axis] = g_encoder_position[axis];
 80029b2:	7dfb      	ldrb	r3, [r7, #23]
 80029b4:	7df9      	ldrb	r1, [r7, #23]
 80029b6:	4a0c      	ldr	r2, [pc, #48]	@ (80029e8 <motion_begin_segment_locked+0x110>)
 80029b8:	00db      	lsls	r3, r3, #3
 80029ba:	4413      	add	r3, r2
 80029bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c0:	480a      	ldr	r0, [pc, #40]	@ (80029ec <motion_begin_segment_locked+0x114>)
 80029c2:	00c9      	lsls	r1, r1, #3
 80029c4:	4401      	add	r1, r0
 80029c6:	e9c1 2300 	strd	r2, r3, [r1]
	for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80029ca:	7dfb      	ldrb	r3, [r7, #23]
 80029cc:	3301      	adds	r3, #1
 80029ce:	75fb      	strb	r3, [r7, #23]
 80029d0:	7dfb      	ldrb	r3, [r7, #23]
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d98d      	bls.n	80028f2 <motion_begin_segment_locked+0x1a>
 80029d6:	e000      	b.n	80029da <motion_begin_segment_locked+0x102>
		return;
 80029d8:	bf00      	nop
	}
}
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	20000114 	.word	0x20000114
 80029e4:	200000cc 	.word	0x200000cc
 80029e8:	20000c20 	.word	0x20000c20
 80029ec:	20000c48 	.word	0x20000c48

080029f0 <motion_try_start_next_locked>:
static uint8_t motion_try_start_next_locked(void) {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08c      	sub	sp, #48	@ 0x30
 80029f4:	af00      	add	r7, sp, #0
	move_queue_add_req_t next;
	if (!motion_queue_pop_locked(&next))
 80029f6:	1d3b      	adds	r3, r7, #4
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff31 	bl	8002860 <motion_queue_pop_locked>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d101      	bne.n	8002a08 <motion_try_start_next_locked+0x18>
		return 0u;
 8002a04:	2300      	movs	r3, #0
 8002a06:	e004      	b.n	8002a12 <motion_try_start_next_locked+0x22>
	motion_begin_segment_locked(&next);
 8002a08:	1d3b      	adds	r3, r7, #4
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff ff64 	bl	80028d8 <motion_begin_segment_locked>
	return 1u;
 8002a10:	2301      	movs	r3, #1
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3730      	adds	r7, #48	@ 0x30
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
	...

08002a1c <motion_update_encoders>:
static void motion_update_encoders(void) {
 8002a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a20:	b088      	sub	sp, #32
 8002a22:	af00      	add	r7, sp, #0
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002a24:	2300      	movs	r3, #0
 8002a26:	77fb      	strb	r3, [r7, #31]
 8002a28:	e05c      	b.n	8002ae4 <motion_update_encoders+0xc8>
                uint32_t now = motion_hw_encoder_read_raw(axis);
 8002a2a:	7ffb      	ldrb	r3, [r7, #31]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff fc15 	bl	800225c <motion_hw_encoder_read_raw>
 8002a32:	61b8      	str	r0, [r7, #24]
                uint8_t bits = motion_hw_encoder_bits(axis);
 8002a34:	7ffb      	ldrb	r3, [r7, #31]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fc38 	bl	80022ac <motion_hw_encoder_bits>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	75fb      	strb	r3, [r7, #23]
                if (bits == 16u) {
 8002a40:	7dfb      	ldrb	r3, [r7, #23]
 8002a42:	2b10      	cmp	r3, #16
 8002a44:	d127      	bne.n	8002a96 <motion_update_encoders+0x7a>
                        uint16_t prev = (uint16_t) g_encoder_last_raw[axis];
 8002a46:	7ffb      	ldrb	r3, [r7, #31]
 8002a48:	4a2b      	ldr	r2, [pc, #172]	@ (8002af8 <motion_update_encoders+0xdc>)
 8002a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a4e:	81fb      	strh	r3, [r7, #14]
                        int16_t delta = (int16_t) ((uint16_t) now - prev);
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	89fb      	ldrh	r3, [r7, #14]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	81bb      	strh	r3, [r7, #12]
                        g_encoder_last_raw[axis] = (uint16_t) now;
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	7ffb      	ldrb	r3, [r7, #31]
 8002a62:	4611      	mov	r1, r2
 8002a64:	4a24      	ldr	r2, [pc, #144]	@ (8002af8 <motion_update_encoders+0xdc>)
 8002a66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                        g_encoder_position[axis] += delta;
 8002a6a:	7ffb      	ldrb	r3, [r7, #31]
 8002a6c:	4a23      	ldr	r2, [pc, #140]	@ (8002afc <motion_update_encoders+0xe0>)
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4413      	add	r3, r2
 8002a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a76:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8002a7a:	17c8      	asrs	r0, r1, #31
 8002a7c:	460c      	mov	r4, r1
 8002a7e:	4605      	mov	r5, r0
 8002a80:	7ff9      	ldrb	r1, [r7, #31]
 8002a82:	eb12 0a04 	adds.w	sl, r2, r4
 8002a86:	eb43 0b05 	adc.w	fp, r3, r5
 8002a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002afc <motion_update_encoders+0xe0>)
 8002a8c:	00cb      	lsls	r3, r1, #3
 8002a8e:	4413      	add	r3, r2
 8002a90:	e9c3 ab00 	strd	sl, fp, [r3]
 8002a94:	e023      	b.n	8002ade <motion_update_encoders+0xc2>
                } else {
                        int32_t delta = (int32_t) (now - g_encoder_last_raw[axis]);
 8002a96:	7ffb      	ldrb	r3, [r7, #31]
 8002a98:	4a17      	ldr	r2, [pc, #92]	@ (8002af8 <motion_update_encoders+0xdc>)
 8002a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	613b      	str	r3, [r7, #16]
                        g_encoder_last_raw[axis] = now;
 8002aa4:	7ffb      	ldrb	r3, [r7, #31]
 8002aa6:	4914      	ldr	r1, [pc, #80]	@ (8002af8 <motion_update_encoders+0xdc>)
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        g_encoder_position[axis] += delta;
 8002aae:	7ffb      	ldrb	r3, [r7, #31]
 8002ab0:	4a12      	ldr	r2, [pc, #72]	@ (8002afc <motion_update_encoders+0xe0>)
 8002ab2:	00db      	lsls	r3, r3, #3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aba:	6939      	ldr	r1, [r7, #16]
 8002abc:	17c8      	asrs	r0, r1, #31
 8002abe:	4688      	mov	r8, r1
 8002ac0:	4681      	mov	r9, r0
 8002ac2:	7ff9      	ldrb	r1, [r7, #31]
 8002ac4:	eb12 0008 	adds.w	r0, r2, r8
 8002ac8:	6038      	str	r0, [r7, #0]
 8002aca:	eb43 0309 	adc.w	r3, r3, r9
 8002ace:	607b      	str	r3, [r7, #4]
 8002ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8002afc <motion_update_encoders+0xe0>)
 8002ad2:	00cb      	lsls	r3, r1, #3
 8002ad4:	4413      	add	r3, r2
 8002ad6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002ada:	e9c3 1200 	strd	r1, r2, [r3]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002ade:	7ffb      	ldrb	r3, [r7, #31]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	77fb      	strb	r3, [r7, #31]
 8002ae4:	7ffb      	ldrb	r3, [r7, #31]
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d99f      	bls.n	8002a2a <motion_update_encoders+0xe>
                }
        }
}
 8002aea:	bf00      	nop
 8002aec:	bf00      	nop
 8002aee:	3720      	adds	r7, #32
 8002af0:	46bd      	mov	sp, r7
 8002af2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002af6:	bf00      	nop
 8002af8:	20000c38 	.word	0x20000c38
 8002afc:	20000c20 	.word	0x20000c20

08002b00 <motion_send_queue_add_ack>:
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b088      	sub	sp, #32
 8002b04:	af02      	add	r7, sp, #8
 8002b06:	4603      	mov	r3, r0
 8002b08:	460a      	mov	r2, r1
 8002b0a:	71fb      	strb	r3, [r7, #7]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	71bb      	strb	r3, [r7, #6]
	uint8_t raw[6];
	move_queue_add_ack_resp_t resp = { frame_id, status };
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	733b      	strb	r3, [r7, #12]
 8002b14:	79bb      	ldrb	r3, [r7, #6]
 8002b16:	737b      	strb	r3, [r7, #13]
	if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8002b18:	f107 0110 	add.w	r1, r7, #16
 8002b1c:	f107 030c 	add.w	r3, r7, #12
 8002b20:	2206      	movs	r2, #6
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fe f9e0 	bl	8000ee8 <move_queue_add_ack_resp_encoder>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00c      	beq.n	8002b48 <motion_send_queue_add_ack+0x48>
		LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 8002b2e:	4a12      	ldr	r2, [pc, #72]	@ (8002b78 <motion_send_queue_add_ack+0x78>)
 8002b30:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <motion_send_queue_add_ack+0x7c>)
 8002b32:	9301      	str	r3, [sp, #4]
 8002b34:	4b12      	ldr	r3, [pc, #72]	@ (8002b80 <motion_send_queue_add_ack+0x80>)
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	f06f 0201 	mvn.w	r2, #1
 8002b3e:	2164      	movs	r1, #100	@ 0x64
 8002b40:	2002      	movs	r0, #2
 8002b42:	f7ff f9dd 	bl	8001f00 <log_event_auto>
 8002b46:	e014      	b.n	8002b72 <motion_send_queue_add_ack+0x72>
		return;
	}
	if (app_resp_push(raw, (uint32_t) sizeof raw) != PROTO_OK) {
 8002b48:	f107 0310 	add.w	r3, r7, #16
 8002b4c:	2106      	movs	r1, #6
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f001 f892 	bl	8003c78 <app_resp_push>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00b      	beq.n	8002b72 <motion_send_queue_add_ack+0x72>
		LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 8002b5a:	4a07      	ldr	r2, [pc, #28]	@ (8002b78 <motion_send_queue_add_ack+0x78>)
 8002b5c:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <motion_send_queue_add_ack+0x84>)
 8002b5e:	9301      	str	r3, [sp, #4]
 8002b60:	4b07      	ldr	r3, [pc, #28]	@ (8002b80 <motion_send_queue_add_ack+0x80>)
 8002b62:	9300      	str	r3, [sp, #0]
 8002b64:	4613      	mov	r3, r2
 8002b66:	f06f 0203 	mvn.w	r2, #3
 8002b6a:	2164      	movs	r1, #100	@ 0x64
 8002b6c:	2002      	movs	r0, #2
 8002b6e:	f7ff f9c7 	bl	8001f00 <log_event_auto>
	}
}
 8002b72:	3718      	adds	r7, #24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	0800ec60 	.word	0x0800ec60
 8002b7c:	0800ec68 	.word	0x0800ec68
 8002b80:	0800ec74 	.word	0x0800ec74
 8002b84:	0800ec78 	.word	0x0800ec78

08002b88 <motion_send_queue_status_response>:
static void motion_send_queue_status_response(uint8_t frame_id) {
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b08a      	sub	sp, #40	@ 0x28
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71fb      	strb	r3, [r7, #7]
	uint8_t raw[12];
	move_queue_status_resp_t resp = { .frameId = frame_id, .status =
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	733b      	strb	r3, [r7, #12]
			(uint8_t) g_status.state, .pidErrX = (uint8_t) g_status.pidErrX,
 8002b96:	4b27      	ldr	r3, [pc, #156]	@ (8002c34 <motion_send_queue_status_response+0xac>)
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	b2db      	uxtb	r3, r3
	move_queue_status_resp_t resp = { .frameId = frame_id, .status =
 8002b9c:	737b      	strb	r3, [r7, #13]
			(uint8_t) g_status.state, .pidErrX = (uint8_t) g_status.pidErrX,
 8002b9e:	4b25      	ldr	r3, [pc, #148]	@ (8002c34 <motion_send_queue_status_response+0xac>)
 8002ba0:	795b      	ldrb	r3, [r3, #5]
 8002ba2:	b25b      	sxtb	r3, r3
 8002ba4:	b2db      	uxtb	r3, r3
	move_queue_status_resp_t resp = { .frameId = frame_id, .status =
 8002ba6:	73bb      	strb	r3, [r7, #14]
			.pidErrY = (uint8_t) g_status.pidErrY, .pidErrZ =
 8002ba8:	4b22      	ldr	r3, [pc, #136]	@ (8002c34 <motion_send_queue_status_response+0xac>)
 8002baa:	799b      	ldrb	r3, [r3, #6]
 8002bac:	b25b      	sxtb	r3, r3
 8002bae:	b2db      	uxtb	r3, r3
	move_queue_status_resp_t resp = { .frameId = frame_id, .status =
 8002bb0:	73fb      	strb	r3, [r7, #15]
					(uint8_t) g_status.pidErrZ, .pctX = g_status.pctX, .pctY =
 8002bb2:	4b20      	ldr	r3, [pc, #128]	@ (8002c34 <motion_send_queue_status_response+0xac>)
 8002bb4:	79db      	ldrb	r3, [r3, #7]
 8002bb6:	b25b      	sxtb	r3, r3
 8002bb8:	b2db      	uxtb	r3, r3
	move_queue_status_resp_t resp = { .frameId = frame_id, .status =
 8002bba:	743b      	strb	r3, [r7, #16]
					(uint8_t) g_status.pidErrZ, .pctX = g_status.pctX, .pctY =
 8002bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c34 <motion_send_queue_status_response+0xac>)
 8002bbe:	789b      	ldrb	r3, [r3, #2]
 8002bc0:	b2db      	uxtb	r3, r3
	move_queue_status_resp_t resp = { .frameId = frame_id, .status =
 8002bc2:	747b      	strb	r3, [r7, #17]
					g_status.pctY, .pctZ = g_status.pctZ, };
 8002bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c34 <motion_send_queue_status_response+0xac>)
 8002bc6:	78db      	ldrb	r3, [r3, #3]
 8002bc8:	b2db      	uxtb	r3, r3
	move_queue_status_resp_t resp = { .frameId = frame_id, .status =
 8002bca:	74bb      	strb	r3, [r7, #18]
					g_status.pctY, .pctZ = g_status.pctZ, };
 8002bcc:	4b19      	ldr	r3, [pc, #100]	@ (8002c34 <motion_send_queue_status_response+0xac>)
 8002bce:	791b      	ldrb	r3, [r3, #4]
 8002bd0:	b2db      	uxtb	r3, r3
	move_queue_status_resp_t resp = { .frameId = frame_id, .status =
 8002bd2:	74fb      	strb	r3, [r7, #19]
	if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8002bd4:	f107 0114 	add.w	r1, r7, #20
 8002bd8:	f107 030c 	add.w	r3, r7, #12
 8002bdc:	220c      	movs	r2, #12
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7fe fa3a 	bl	8001058 <move_queue_status_resp_encoder>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00c      	beq.n	8002c04 <motion_send_queue_status_response+0x7c>
		LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 8002bea:	4a13      	ldr	r2, [pc, #76]	@ (8002c38 <motion_send_queue_status_response+0xb0>)
 8002bec:	4b13      	ldr	r3, [pc, #76]	@ (8002c3c <motion_send_queue_status_response+0xb4>)
 8002bee:	9301      	str	r3, [sp, #4]
 8002bf0:	4b13      	ldr	r3, [pc, #76]	@ (8002c40 <motion_send_queue_status_response+0xb8>)
 8002bf2:	9300      	str	r3, [sp, #0]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	f06f 0201 	mvn.w	r2, #1
 8002bfa:	2164      	movs	r1, #100	@ 0x64
 8002bfc:	2002      	movs	r0, #2
 8002bfe:	f7ff f97f 	bl	8001f00 <log_event_auto>
 8002c02:	e014      	b.n	8002c2e <motion_send_queue_status_response+0xa6>
		return;
	}
	if (app_resp_push(raw, (uint32_t) sizeof raw) != PROTO_OK) {
 8002c04:	f107 0314 	add.w	r3, r7, #20
 8002c08:	210c      	movs	r1, #12
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f001 f834 	bl	8003c78 <app_resp_push>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00b      	beq.n	8002c2e <motion_send_queue_status_response+0xa6>
		LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 8002c16:	4a08      	ldr	r2, [pc, #32]	@ (8002c38 <motion_send_queue_status_response+0xb0>)
 8002c18:	4b0a      	ldr	r3, [pc, #40]	@ (8002c44 <motion_send_queue_status_response+0xbc>)
 8002c1a:	9301      	str	r3, [sp, #4]
 8002c1c:	4b08      	ldr	r3, [pc, #32]	@ (8002c40 <motion_send_queue_status_response+0xb8>)
 8002c1e:	9300      	str	r3, [sp, #0]
 8002c20:	4613      	mov	r3, r2
 8002c22:	f06f 0203 	mvn.w	r2, #3
 8002c26:	2164      	movs	r1, #100	@ 0x64
 8002c28:	2002      	movs	r0, #2
 8002c2a:	f7ff f969 	bl	8001f00 <log_event_auto>
	}
}
 8002c2e:	3720      	adds	r7, #32
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	200000c4 	.word	0x200000c4
 8002c38:	0800ec60 	.word	0x0800ec60
 8002c3c:	0800ec68 	.word	0x0800ec68
 8002c40:	0800ec84 	.word	0x0800ec84
 8002c44:	0800ec78 	.word	0x0800ec78

08002c48 <motion_send_start_response>:
static void motion_send_start_response(uint8_t frame_id) {
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af02      	add	r7, sp, #8
 8002c4e:	4603      	mov	r3, r0
 8002c50:	71fb      	strb	r3, [r7, #7]
	uint8_t raw[4];
	start_move_resp_t resp = { frame_id };
 8002c52:	79fb      	ldrb	r3, [r7, #7]
 8002c54:	723b      	strb	r3, [r7, #8]
	if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK)
 8002c56:	f107 010c 	add.w	r1, r7, #12
 8002c5a:	f107 0308 	add.w	r3, r7, #8
 8002c5e:	2204      	movs	r2, #4
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fe fa68 	bl	8001136 <start_move_resp_encoder>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d115      	bne.n	8002c98 <motion_send_start_response+0x50>
		return;
	if (app_resp_push(raw, (uint32_t) sizeof raw) != PROTO_OK) {
 8002c6c:	f107 030c 	add.w	r3, r7, #12
 8002c70:	2104      	movs	r1, #4
 8002c72:	4618      	mov	r0, r3
 8002c74:	f001 f800 	bl	8003c78 <app_resp_push>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00d      	beq.n	8002c9a <motion_send_start_response+0x52>
		LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 8002c7e:	4a08      	ldr	r2, [pc, #32]	@ (8002ca0 <motion_send_start_response+0x58>)
 8002c80:	4b08      	ldr	r3, [pc, #32]	@ (8002ca4 <motion_send_start_response+0x5c>)
 8002c82:	9301      	str	r3, [sp, #4]
 8002c84:	4b08      	ldr	r3, [pc, #32]	@ (8002ca8 <motion_send_start_response+0x60>)
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	f06f 0203 	mvn.w	r2, #3
 8002c8e:	2164      	movs	r1, #100	@ 0x64
 8002c90:	2002      	movs	r0, #2
 8002c92:	f7ff f935 	bl	8001f00 <log_event_auto>
 8002c96:	e000      	b.n	8002c9a <motion_send_start_response+0x52>
		return;
 8002c98:	bf00      	nop
	}
}
 8002c9a:	3710      	adds	r7, #16
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	0800ec60 	.word	0x0800ec60
 8002ca4:	0800ec8c 	.word	0x0800ec8c
 8002ca8:	0800ec9c 	.word	0x0800ec9c

08002cac <motion_send_move_end_response>:
static void motion_send_move_end_response(uint8_t frame_id) {
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	71fb      	strb	r3, [r7, #7]
	uint8_t raw[4];
	move_end_resp_t resp = { frame_id };
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	723b      	strb	r3, [r7, #8]
	if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK)
 8002cba:	f107 010c 	add.w	r1, r7, #12
 8002cbe:	f107 0308 	add.w	r3, r7, #8
 8002cc2:	2204      	movs	r2, #4
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fe f861 	bl	8000d8c <move_end_resp_encoder>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d115      	bne.n	8002cfc <motion_send_move_end_response+0x50>
		return;
	if (app_resp_push(raw, (uint32_t) sizeof raw) != PROTO_OK) {
 8002cd0:	f107 030c 	add.w	r3, r7, #12
 8002cd4:	2104      	movs	r1, #4
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 ffce 	bl	8003c78 <app_resp_push>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00d      	beq.n	8002cfe <motion_send_move_end_response+0x52>
		LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end",
 8002ce2:	4a08      	ldr	r2, [pc, #32]	@ (8002d04 <motion_send_move_end_response+0x58>)
 8002ce4:	4b08      	ldr	r3, [pc, #32]	@ (8002d08 <motion_send_move_end_response+0x5c>)
 8002ce6:	9301      	str	r3, [sp, #4]
 8002ce8:	4b08      	ldr	r3, [pc, #32]	@ (8002d0c <motion_send_move_end_response+0x60>)
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	4613      	mov	r3, r2
 8002cee:	f06f 0203 	mvn.w	r2, #3
 8002cf2:	2164      	movs	r1, #100	@ 0x64
 8002cf4:	2002      	movs	r0, #2
 8002cf6:	f7ff f903 	bl	8001f00 <log_event_auto>
 8002cfa:	e000      	b.n	8002cfe <motion_send_move_end_response+0x52>
		return;
 8002cfc:	bf00      	nop
				"resp_queue_full");
	}
}
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	0800ec60 	.word	0x0800ec60
 8002d08:	0800ec8c 	.word	0x0800ec8c
 8002d0c:	0800eca4 	.word	0x0800eca4

08002d10 <motion_service_init>:
void motion_service_init(void) {
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b088      	sub	sp, #32
 8002d14:	af04      	add	r7, sp, #16
	uint32_t primask = motion_lock();
 8002d16:	f7ff fae5 	bl	80022e4 <motion_lock>
 8002d1a:	60b8      	str	r0, [r7, #8]
	memset(&g_status, 0, sizeof g_status);
 8002d1c:	2208      	movs	r2, #8
 8002d1e:	2100      	movs	r1, #0
 8002d20:	483c      	ldr	r0, [pc, #240]	@ (8002e14 <motion_service_init+0x104>)
 8002d22:	f00a ff77 	bl	800dc14 <memset>
	memset(g_axis_state, 0, sizeof g_axis_state);
 8002d26:	2248      	movs	r2, #72	@ 0x48
 8002d28:	2100      	movs	r1, #0
 8002d2a:	483b      	ldr	r0, [pc, #236]	@ (8002e18 <motion_service_init+0x108>)
 8002d2c:	f00a ff72 	bl	800dc14 <memset>
	memset(g_queue, 0, sizeof g_queue);
 8002d30:	f44f 6230 	mov.w	r2, #2816	@ 0xb00
 8002d34:	2100      	movs	r1, #0
 8002d36:	4839      	ldr	r0, [pc, #228]	@ (8002e1c <motion_service_init+0x10c>)
 8002d38:	f00a ff6c 	bl	800dc14 <memset>
	memset(g_encoder_position, 0, sizeof g_encoder_position);
 8002d3c:	2218      	movs	r2, #24
 8002d3e:	2100      	movs	r1, #0
 8002d40:	4837      	ldr	r0, [pc, #220]	@ (8002e20 <motion_service_init+0x110>)
 8002d42:	f00a ff67 	bl	800dc14 <memset>
	memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 8002d46:	220c      	movs	r2, #12
 8002d48:	2100      	movs	r1, #0
 8002d4a:	4836      	ldr	r0, [pc, #216]	@ (8002e24 <motion_service_init+0x114>)
 8002d4c:	f00a ff62 	bl	800dc14 <memset>
	memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 8002d50:	2218      	movs	r2, #24
 8002d52:	2100      	movs	r1, #0
 8002d54:	4834      	ldr	r0, [pc, #208]	@ (8002e28 <motion_service_init+0x118>)
 8002d56:	f00a ff5d 	bl	800dc14 <memset>
	g_status.state = MOTION_IDLE;
 8002d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8002e14 <motion_service_init+0x104>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	701a      	strb	r2, [r3, #0]
	g_queue_head = g_queue_tail = g_queue_count = 0u;
 8002d60:	4b32      	ldr	r3, [pc, #200]	@ (8002e2c <motion_service_init+0x11c>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	701a      	strb	r2, [r3, #0]
 8002d66:	4b31      	ldr	r3, [pc, #196]	@ (8002e2c <motion_service_init+0x11c>)
 8002d68:	781a      	ldrb	r2, [r3, #0]
 8002d6a:	4b31      	ldr	r3, [pc, #196]	@ (8002e30 <motion_service_init+0x120>)
 8002d6c:	701a      	strb	r2, [r3, #0]
 8002d6e:	4b30      	ldr	r3, [pc, #192]	@ (8002e30 <motion_service_init+0x120>)
 8002d70:	781a      	ldrb	r2, [r3, #0]
 8002d72:	4b30      	ldr	r3, [pc, #192]	@ (8002e34 <motion_service_init+0x124>)
 8002d74:	701a      	strb	r2, [r3, #0]
	g_has_active_segment = 0u;
 8002d76:	4b30      	ldr	r3, [pc, #192]	@ (8002e38 <motion_service_init+0x128>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	701a      	strb	r2, [r3, #0]
        motion_stop_all_axes_locked();
 8002d7c:	f7ff fcb4 	bl	80026e8 <motion_stop_all_axes_locked>
        motion_refresh_status_locked();
 8002d80:	f7ff fb6c 	bl	800245c <motion_refresh_status_locked>
        motion_unlock(primask);
 8002d84:	68b8      	ldr	r0, [r7, #8]
 8002d86:	f7ff fabe 	bl	8002306 <motion_unlock>
        motion_hw_init();
 8002d8a:	f7ff f927 	bl	8001fdc <motion_hw_init>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002d8e:	2300      	movs	r3, #0
 8002d90:	73fb      	strb	r3, [r7, #15]
 8002d92:	e01a      	b.n	8002dca <motion_service_init+0xba>
                uint32_t raw = motion_hw_encoder_read_raw(axis);
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff fa60 	bl	800225c <motion_hw_encoder_read_raw>
 8002d9c:	6078      	str	r0, [r7, #4]
                if (motion_hw_encoder_bits(axis) == 16u) {
 8002d9e:	7bfb      	ldrb	r3, [r7, #15]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff fa83 	bl	80022ac <motion_hw_encoder_bits>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b10      	cmp	r3, #16
 8002daa:	d106      	bne.n	8002dba <motion_service_init+0xaa>
                        g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8002dac:	7bfb      	ldrb	r3, [r7, #15]
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	b292      	uxth	r2, r2
 8002db2:	491c      	ldr	r1, [pc, #112]	@ (8002e24 <motion_service_init+0x114>)
 8002db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002db8:	e004      	b.n	8002dc4 <motion_service_init+0xb4>
                } else {
                        g_encoder_last_raw[axis] = raw;
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
 8002dbc:	4919      	ldr	r1, [pc, #100]	@ (8002e24 <motion_service_init+0x114>)
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	73fb      	strb	r3, [r7, #15]
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d9e1      	bls.n	8002d94 <motion_service_init+0x84>
                }
        }
        if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK)
 8002dd0:	481a      	ldr	r0, [pc, #104]	@ (8002e3c <motion_service_init+0x12c>)
 8002dd2:	f006 fe17 	bl	8009a04 <HAL_TIM_Base_Start_IT>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <motion_service_init+0xd0>
                Error_Handler();
 8002ddc:	f001 fb16 	bl	800440c <Error_Handler>
	if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 8002de0:	4817      	ldr	r0, [pc, #92]	@ (8002e40 <motion_service_init+0x130>)
 8002de2:	f006 fe0f 	bl	8009a04 <HAL_TIM_Base_Start_IT>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <motion_service_init+0xe0>
		Error_Handler();
 8002dec:	f001 fb0e 	bl	800440c <Error_Handler>
	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 8002df0:	4a14      	ldr	r2, [pc, #80]	@ (8002e44 <motion_service_init+0x134>)
 8002df2:	4b15      	ldr	r3, [pc, #84]	@ (8002e48 <motion_service_init+0x138>)
 8002df4:	9302      	str	r3, [sp, #8]
 8002df6:	4b15      	ldr	r3, [pc, #84]	@ (8002e4c <motion_service_init+0x13c>)
 8002df8:	9301      	str	r3, [sp, #4]
 8002dfa:	4b15      	ldr	r3, [pc, #84]	@ (8002e50 <motion_service_init+0x140>)
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	2200      	movs	r2, #0
 8002e02:	2100      	movs	r1, #0
 8002e04:	2002      	movs	r0, #2
 8002e06:	f7ff f87b 	bl	8001f00 <log_event_auto>
}
 8002e0a:	bf00      	nop
 8002e0c:	3710      	adds	r7, #16
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	200000c4 	.word	0x200000c4
 8002e18:	200000cc 	.word	0x200000cc
 8002e1c:	20000118 	.word	0x20000118
 8002e20:	20000c20 	.word	0x20000c20
 8002e24:	20000c38 	.word	0x20000c38
 8002e28:	20000c48 	.word	0x20000c48
 8002e2c:	20000c1a 	.word	0x20000c1a
 8002e30:	20000c19 	.word	0x20000c19
 8002e34:	20000c18 	.word	0x20000c18
 8002e38:	20000114 	.word	0x20000114
 8002e3c:	20000f14 	.word	0x20000f14
 8002e40:	20000f60 	.word	0x20000f60
 8002e44:	0800ec60 	.word	0x0800ec60
 8002e48:	0800ecb0 	.word	0x0800ecb0
 8002e4c:	0800ecc0 	.word	0x0800ecc0
 8002e50:	0800ecc4 	.word	0x0800ecc4

08002e54 <motion_on_tim6_tick>:
const motion_status_t* motion_status_get(void) {
	return &g_status;
}
void motion_on_tim6_tick(void) {
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
        if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 8002e5a:	4b57      	ldr	r3, [pc, #348]	@ (8002fb8 <motion_on_tim6_tick+0x164>)
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	f040 80a2 	bne.w	8002faa <motion_on_tim6_tick+0x156>
 8002e66:	4b55      	ldr	r3, [pc, #340]	@ (8002fbc <motion_on_tim6_tick+0x168>)
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 809c 	beq.w	8002faa <motion_on_tim6_tick+0x156>
                return;
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002e72:	2300      	movs	r3, #0
 8002e74:	75fb      	strb	r3, [r7, #23]
 8002e76:	e030      	b.n	8002eda <motion_on_tim6_tick+0x86>
                motion_axis_state_t *ax = &g_axis_state[axis];
 8002e78:	7dfa      	ldrb	r2, [r7, #23]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	4413      	add	r3, r2
 8002e80:	00db      	lsls	r3, r3, #3
 8002e82:	4a4f      	ldr	r2, [pc, #316]	@ (8002fc0 <motion_on_tim6_tick+0x16c>)
 8002e84:	4413      	add	r3, r2
 8002e86:	603b      	str	r3, [r7, #0]
                if (ax->step_high) {
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	7d1b      	ldrb	r3, [r3, #20]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d007      	beq.n	8002ea0 <motion_on_tim6_tick+0x4c>
                        motion_hw_step_low(axis);
 8002e90:	7dfb      	ldrb	r3, [r7, #23]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7ff f9be 	bl	8002214 <motion_hw_step_low>
                        ax->step_high = 0u;
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	751a      	strb	r2, [r3, #20]
                        continue;
 8002e9e:	e019      	b.n	8002ed4 <motion_on_tim6_tick+0x80>
                }
                if (ax->emitted_steps >= ax->total_steps)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d212      	bcs.n	8002ed2 <motion_on_tim6_tick+0x7e>
                        continue;
                if (ax->emitted_steps < ax->target_steps) {
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	689a      	ldr	r2, [r3, #8]
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d20d      	bcs.n	8002ed4 <motion_on_tim6_tick+0x80>
                        motion_hw_step_high(axis);
 8002eb8:	7dfb      	ldrb	r3, [r7, #23]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff f986 	bl	80021cc <motion_hw_step_high>
                        ax->step_high = 1u;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	751a      	strb	r2, [r3, #20]
                        ++ax->emitted_steps;
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	1c5a      	adds	r2, r3, #1
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	609a      	str	r2, [r3, #8]
 8002ed0:	e000      	b.n	8002ed4 <motion_on_tim6_tick+0x80>
                        continue;
 8002ed2:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002ed4:	7dfb      	ldrb	r3, [r7, #23]
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	75fb      	strb	r3, [r7, #23]
 8002eda:	7dfb      	ldrb	r3, [r7, #23]
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d9cb      	bls.n	8002e78 <motion_on_tim6_tick+0x24>
                }
        }
	uint8_t finished = 1u;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	75bb      	strb	r3, [r7, #22]
	for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	757b      	strb	r3, [r7, #21]
 8002ee8:	e017      	b.n	8002f1a <motion_on_tim6_tick+0xc6>
		const motion_axis_state_t *ax = &g_axis_state[axis];
 8002eea:	7d7a      	ldrb	r2, [r7, #21]
 8002eec:	4613      	mov	r3, r2
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	4413      	add	r3, r2
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	4a32      	ldr	r2, [pc, #200]	@ (8002fc0 <motion_on_tim6_tick+0x16c>)
 8002ef6:	4413      	add	r3, r2
 8002ef8:	60fb      	str	r3, [r7, #12]
		if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d303      	bcc.n	8002f0e <motion_on_tim6_tick+0xba>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	7d1b      	ldrb	r3, [r3, #20]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d002      	beq.n	8002f14 <motion_on_tim6_tick+0xc0>
			finished = 0u;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	75bb      	strb	r3, [r7, #22]
			break;
 8002f12:	e005      	b.n	8002f20 <motion_on_tim6_tick+0xcc>
	for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002f14:	7d7b      	ldrb	r3, [r7, #21]
 8002f16:	3301      	adds	r3, #1
 8002f18:	757b      	strb	r3, [r7, #21]
 8002f1a:	7d7b      	ldrb	r3, [r7, #21]
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d9e4      	bls.n	8002eea <motion_on_tim6_tick+0x96>
		}
	}
	if (!finished)
 8002f20:	7dbb      	ldrb	r3, [r7, #22]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d043      	beq.n	8002fae <motion_on_tim6_tick+0x15a>
		return;
	uint32_t primask = motion_lock();
 8002f26:	f7ff f9dd 	bl	80022e4 <motion_lock>
 8002f2a:	60b8      	str	r0, [r7, #8]
	if (g_has_active_segment) {
 8002f2c:	4b23      	ldr	r3, [pc, #140]	@ (8002fbc <motion_on_tim6_tick+0x168>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d035      	beq.n	8002fa2 <motion_on_tim6_tick+0x14e>
		uint8_t confirm = 1u;
 8002f36:	2301      	movs	r3, #1
 8002f38:	753b      	strb	r3, [r7, #20]
		for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	74fb      	strb	r3, [r7, #19]
 8002f3e:	e017      	b.n	8002f70 <motion_on_tim6_tick+0x11c>
			const motion_axis_state_t *ax = &g_axis_state[axis];
 8002f40:	7cfa      	ldrb	r2, [r7, #19]
 8002f42:	4613      	mov	r3, r2
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	4413      	add	r3, r2
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	4a1d      	ldr	r2, [pc, #116]	@ (8002fc0 <motion_on_tim6_tick+0x16c>)
 8002f4c:	4413      	add	r3, r2
 8002f4e:	607b      	str	r3, [r7, #4]
			if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d303      	bcc.n	8002f64 <motion_on_tim6_tick+0x110>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	7d1b      	ldrb	r3, [r3, #20]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d002      	beq.n	8002f6a <motion_on_tim6_tick+0x116>
				confirm = 0u;
 8002f64:	2300      	movs	r3, #0
 8002f66:	753b      	strb	r3, [r7, #20]
				break;
 8002f68:	e005      	b.n	8002f76 <motion_on_tim6_tick+0x122>
		for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002f6a:	7cfb      	ldrb	r3, [r7, #19]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	74fb      	strb	r3, [r7, #19]
 8002f70:	7cfb      	ldrb	r3, [r7, #19]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d9e4      	bls.n	8002f40 <motion_on_tim6_tick+0xec>
			}
		}
		if (confirm) {
 8002f76:	7d3b      	ldrb	r3, [r7, #20]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d012      	beq.n	8002fa2 <motion_on_tim6_tick+0x14e>
			if (motion_try_start_next_locked()) {
 8002f7c:	f7ff fd38 	bl	80029f0 <motion_try_start_next_locked>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d003      	beq.n	8002f8e <motion_on_tim6_tick+0x13a>
				g_status.state = MOTION_RUNNING;
 8002f86:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb8 <motion_on_tim6_tick+0x164>)
 8002f88:	2202      	movs	r2, #2
 8002f8a:	701a      	strb	r2, [r3, #0]
 8002f8c:	e007      	b.n	8002f9e <motion_on_tim6_tick+0x14a>
			} else {
				g_has_active_segment = 0u;
 8002f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <motion_on_tim6_tick+0x168>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	701a      	strb	r2, [r3, #0]
				motion_stop_all_axes_locked();
 8002f94:	f7ff fba8 	bl	80026e8 <motion_stop_all_axes_locked>
				g_status.state = MOTION_DONE;
 8002f98:	4b07      	ldr	r3, [pc, #28]	@ (8002fb8 <motion_on_tim6_tick+0x164>)
 8002f9a:	2205      	movs	r2, #5
 8002f9c:	701a      	strb	r2, [r3, #0]
			}
			motion_refresh_status_locked();
 8002f9e:	f7ff fa5d 	bl	800245c <motion_refresh_status_locked>
		}
	}
	motion_unlock(primask);
 8002fa2:	68b8      	ldr	r0, [r7, #8]
 8002fa4:	f7ff f9af 	bl	8002306 <motion_unlock>
 8002fa8:	e002      	b.n	8002fb0 <motion_on_tim6_tick+0x15c>
                return;
 8002faa:	bf00      	nop
 8002fac:	e000      	b.n	8002fb0 <motion_on_tim6_tick+0x15c>
		return;
 8002fae:	bf00      	nop
}
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	200000c4 	.word	0x200000c4
 8002fbc:	20000114 	.word	0x20000114
 8002fc0:	200000cc 	.word	0x200000cc

08002fc4 <motion_on_tim7_tick>:
void motion_on_tim7_tick(void) {
 8002fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fc8:	b08c      	sub	sp, #48	@ 0x30
 8002fca:	af00      	add	r7, sp, #0
	motion_update_encoders();
 8002fcc:	f7ff fd26 	bl	8002a1c <motion_update_encoders>
	if (g_status.state == MOTION_RUNNING && g_has_active_segment) {
 8002fd0:	4b36      	ldr	r3, [pc, #216]	@ (80030ac <motion_on_tim7_tick+0xe8>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d15a      	bne.n	8003090 <motion_on_tim7_tick+0xcc>
 8002fda:	4b35      	ldr	r3, [pc, #212]	@ (80030b0 <motion_on_tim7_tick+0xec>)
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d055      	beq.n	8003090 <motion_on_tim7_tick+0xcc>
		for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002fea:	e04d      	b.n	8003088 <motion_on_tim7_tick+0xc4>
			motion_axis_state_t *ax = &g_axis_state[axis];
 8002fec:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	4413      	add	r3, r2
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	4a2e      	ldr	r2, [pc, #184]	@ (80030b4 <motion_on_tim7_tick+0xf0>)
 8002ffa:	4413      	add	r3, r2
 8002ffc:	61fb      	str	r3, [r7, #28]
			if (ax->emitted_steps >= ax->total_steps)
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	429a      	cmp	r2, r3
 8003008:	d238      	bcs.n	800307c <motion_on_tim7_tick+0xb8>
				continue;
			uint32_t total = ax->total_steps;
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	61bb      	str	r3, [r7, #24]
			uint32_t target = ax->target_steps;
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	62bb      	str	r3, [r7, #40]	@ 0x28
			uint32_t velocity = ax->velocity_per_tick;
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	899b      	ldrh	r3, [r3, #12]
 800301a:	617b      	str	r3, [r7, #20]
			if (velocity == 0u) {
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d102      	bne.n	8003028 <motion_on_tim7_tick+0x64>
				target = total;
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003026:	e025      	b.n	8003074 <motion_on_tim7_tick+0xb0>
			} else {
				uint64_t next = (uint64_t) target + (uint64_t) velocity;
 8003028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800302a:	2200      	movs	r2, #0
 800302c:	461c      	mov	r4, r3
 800302e:	4615      	mov	r5, r2
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	2200      	movs	r2, #0
 8003034:	4698      	mov	r8, r3
 8003036:	4691      	mov	r9, r2
 8003038:	eb14 0308 	adds.w	r3, r4, r8
 800303c:	60bb      	str	r3, [r7, #8]
 800303e:	eb45 0309 	adc.w	r3, r5, r9
 8003042:	60fb      	str	r3, [r7, #12]
 8003044:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003048:	e9c7 2308 	strd	r2, r3, [r7, #32]
				if (next > total)
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	2200      	movs	r2, #0
 8003050:	469a      	mov	sl, r3
 8003052:	4693      	mov	fp, r2
 8003054:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003058:	4592      	cmp	sl, r2
 800305a:	eb7b 0303 	sbcs.w	r3, fp, r3
 800305e:	d207      	bcs.n	8003070 <motion_on_tim7_tick+0xac>
					next = total;
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	2200      	movs	r2, #0
 8003064:	603b      	str	r3, [r7, #0]
 8003066:	607a      	str	r2, [r7, #4]
 8003068:	e9d7 2300 	ldrd	r2, r3, [r7]
 800306c:	e9c7 2308 	strd	r2, r3, [r7, #32]
				target = (uint32_t) next;
 8003070:	6a3b      	ldr	r3, [r7, #32]
 8003072:	62bb      	str	r3, [r7, #40]	@ 0x28
			}
			ax->target_steps = target;
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003078:	605a      	str	r2, [r3, #4]
 800307a:	e000      	b.n	800307e <motion_on_tim7_tick+0xba>
				continue;
 800307c:	bf00      	nop
		for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800307e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003082:	3301      	adds	r3, #1
 8003084:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003088:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800308c:	2b02      	cmp	r3, #2
 800308e:	d9ad      	bls.n	8002fec <motion_on_tim7_tick+0x28>
		}
	}
	uint32_t primask = motion_lock();
 8003090:	f7ff f928 	bl	80022e4 <motion_lock>
 8003094:	6138      	str	r0, [r7, #16]
	motion_refresh_status_locked();
 8003096:	f7ff f9e1 	bl	800245c <motion_refresh_status_locked>
	motion_unlock(primask);
 800309a:	6938      	ldr	r0, [r7, #16]
 800309c:	f7ff f933 	bl	8002306 <motion_unlock>
}
 80030a0:	bf00      	nop
 80030a2:	3730      	adds	r7, #48	@ 0x30
 80030a4:	46bd      	mov	sp, r7
 80030a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030aa:	bf00      	nop
 80030ac:	200000c4 	.word	0x200000c4
 80030b0:	20000114 	.word	0x20000114
 80030b4:	200000cc 	.word	0x200000cc

080030b8 <motion_on_move_queue_add>:
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 80030b8:	b590      	push	{r4, r7, lr}
 80030ba:	b097      	sub	sp, #92	@ 0x5c
 80030bc:	af06      	add	r7, sp, #24
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
	move_queue_add_req_t req;
	uint8_t ack_status = MOTION_ACK_INVALID;
 80030c2:	2301      	movs	r3, #1
 80030c4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t frame_id = 0u;
 80030c8:	2300      	movs	r3, #0
 80030ca:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    if (!frame)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	f000 8087 	beq.w	80031e4 <motion_on_move_queue_add+0x12c>
        return;
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 80030d6:	f107 0308 	add.w	r3, r7, #8
 80030da:	461a      	mov	r2, r3
 80030dc:	6839      	ldr	r1, [r7, #0]
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f7fd fbf6 	bl	80008d0 <move_queue_add_req_decoder>
 80030e4:	4603      	mov	r3, r0
 80030e6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 80030ea:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d014      	beq.n	800311c <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 80030f2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80030f6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80030fa:	4611      	mov	r1, r2
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff fcff 	bl	8002b00 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 8003102:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8003106:	4939      	ldr	r1, [pc, #228]	@ (80031ec <motion_on_move_queue_add+0x134>)
 8003108:	4b39      	ldr	r3, [pc, #228]	@ (80031f0 <motion_on_move_queue_add+0x138>)
 800310a:	9301      	str	r3, [sp, #4]
 800310c:	4b39      	ldr	r3, [pc, #228]	@ (80031f4 <motion_on_move_queue_add+0x13c>)
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	460b      	mov	r3, r1
 8003112:	2164      	movs	r1, #100	@ 0x64
 8003114:	2002      	movs	r0, #2
 8003116:	f7fe fef3 	bl	8001f00 <log_event_auto>
        return;
 800311a:	e064      	b.n	80031e6 <motion_on_move_queue_add+0x12e>
    }
    frame_id = req.frameId;
 800311c:	7a3b      	ldrb	r3, [r7, #8]
 800311e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    /* Bloqueia enfileiramento em condição de E-STOP */
    if (!safety_is_safe()) {
 8003122:	f000 fb69 	bl	80037f8 <safety_is_safe>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d114      	bne.n	8003156 <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 800312c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8003130:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003134:	4611      	mov	r1, r2
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff fce2 	bl	8002b00 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 800313c:	4a2b      	ldr	r2, [pc, #172]	@ (80031ec <motion_on_move_queue_add+0x134>)
 800313e:	4b2e      	ldr	r3, [pc, #184]	@ (80031f8 <motion_on_move_queue_add+0x140>)
 8003140:	9301      	str	r3, [sp, #4]
 8003142:	4b2c      	ldr	r3, [pc, #176]	@ (80031f4 <motion_on_move_queue_add+0x13c>)
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	4613      	mov	r3, r2
 8003148:	f06f 0203 	mvn.w	r2, #3
 800314c:	2164      	movs	r1, #100	@ 0x64
 800314e:	2002      	movs	r0, #2
 8003150:	f7fe fed6 	bl	8001f00 <log_event_auto>
        return;
 8003154:	e047      	b.n	80031e6 <motion_on_move_queue_add+0x12e>
    }
	uint32_t primask = motion_lock();
 8003156:	f7ff f8c5 	bl	80022e4 <motion_lock>
 800315a:	63b8      	str	r0, [r7, #56]	@ 0x38
	proto_result_t push_status = motion_queue_push_locked(&req);
 800315c:	f107 0308 	add.w	r3, r7, #8
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff fb43 	bl	80027ec <motion_queue_push_locked>
 8003166:	4603      	mov	r3, r0
 8003168:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (push_status == PROTO_OK) {
 800316c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8003170:	2b00      	cmp	r3, #0
 8003172:	d112      	bne.n	800319a <motion_on_move_queue_add+0xe2>
		ack_status = MOTION_ACK_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 800317a:	4b20      	ldr	r3, [pc, #128]	@ (80031fc <motion_on_move_queue_add+0x144>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	b2db      	uxtb	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d004      	beq.n	800318e <motion_on_move_queue_add+0xd6>
 8003184:	4b1d      	ldr	r3, [pc, #116]	@ (80031fc <motion_on_move_queue_add+0x144>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b05      	cmp	r3, #5
 800318c:	d102      	bne.n	8003194 <motion_on_move_queue_add+0xdc>
			g_status.state = MOTION_QUEUED;
 800318e:	4b1b      	ldr	r3, [pc, #108]	@ (80031fc <motion_on_move_queue_add+0x144>)
 8003190:	2201      	movs	r2, #1
 8003192:	701a      	strb	r2, [r3, #0]
		motion_refresh_status_locked();
 8003194:	f7ff f962 	bl	800245c <motion_refresh_status_locked>
 8003198:	e002      	b.n	80031a0 <motion_on_move_queue_add+0xe8>
	} else {
		ack_status = MOTION_ACK_QUEUE_FULL;
 800319a:	2302      	movs	r3, #2
 800319c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	}
	motion_unlock(primask);
 80031a0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80031a2:	f7ff f8b0 	bl	8002306 <motion_unlock>
	motion_send_queue_add_ack(frame_id, ack_status);
 80031a6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80031aa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80031ae:	4611      	mov	r1, r2
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff fca5 	bl	8002b00 <motion_send_queue_add_ack>
	LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 80031b6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80031ba:	480c      	ldr	r0, [pc, #48]	@ (80031ec <motion_on_move_queue_add+0x134>)
 80031bc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80031c0:	7a79      	ldrb	r1, [r7, #9]
 80031c2:	460c      	mov	r4, r1
 80031c4:	490d      	ldr	r1, [pc, #52]	@ (80031fc <motion_on_move_queue_add+0x144>)
 80031c6:	7849      	ldrb	r1, [r1, #1]
 80031c8:	b2c9      	uxtb	r1, r1
 80031ca:	9104      	str	r1, [sp, #16]
 80031cc:	9403      	str	r4, [sp, #12]
 80031ce:	9302      	str	r3, [sp, #8]
 80031d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003200 <motion_on_move_queue_add+0x148>)
 80031d2:	9301      	str	r3, [sp, #4]
 80031d4:	4b07      	ldr	r3, [pc, #28]	@ (80031f4 <motion_on_move_queue_add+0x13c>)
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	4603      	mov	r3, r0
 80031da:	2101      	movs	r1, #1
 80031dc:	2002      	movs	r0, #2
 80031de:	f7fe fe8f 	bl	8001f00 <log_event_auto>
 80031e2:	e000      	b.n	80031e6 <motion_on_move_queue_add+0x12e>
        return;
 80031e4:	bf00      	nop
			"frame=%u dirMask=0x%02X queue=%u", (unsigned )frame_id,
			(unsigned )req.dirMask, (unsigned )g_status.queue_depth);
}
 80031e6:	3744      	adds	r7, #68	@ 0x44
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd90      	pop	{r4, r7, pc}
 80031ec:	0800ec60 	.word	0x0800ec60
 80031f0:	0800eccc 	.word	0x0800eccc
 80031f4:	0800ecd8 	.word	0x0800ecd8
 80031f8:	0800ece4 	.word	0x0800ece4
 80031fc:	200000c4 	.word	0x200000c4
 8003200:	0800ecf4 	.word	0x0800ecf4

08003204 <motion_on_move_queue_status>:
void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8003204:	b5b0      	push	{r4, r5, r7, lr}
 8003206:	b08c      	sub	sp, #48	@ 0x30
 8003208:	af08      	add	r7, sp, #32
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
	move_queue_status_req_t req;
	if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 800320e:	f107 0308 	add.w	r3, r7, #8
 8003212:	461a      	mov	r2, r3
 8003214:	6839      	ldr	r1, [r7, #0]
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7fd fc58 	bl	8000acc <move_queue_status_req_decoder>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00c      	beq.n	800323c <motion_on_move_queue_status+0x38>
		LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status",
 8003222:	4a1f      	ldr	r2, [pc, #124]	@ (80032a0 <motion_on_move_queue_status+0x9c>)
 8003224:	4b1f      	ldr	r3, [pc, #124]	@ (80032a4 <motion_on_move_queue_status+0xa0>)
 8003226:	9301      	str	r3, [sp, #4]
 8003228:	4b1f      	ldr	r3, [pc, #124]	@ (80032a8 <motion_on_move_queue_status+0xa4>)
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	4613      	mov	r3, r2
 800322e:	f06f 0201 	mvn.w	r2, #1
 8003232:	2164      	movs	r1, #100	@ 0x64
 8003234:	2002      	movs	r0, #2
 8003236:	f7fe fe63 	bl	8001f00 <log_event_auto>
 800323a:	e02e      	b.n	800329a <motion_on_move_queue_status+0x96>
				"decode_fail");
		return;
	}
	uint32_t primask = motion_lock();
 800323c:	f7ff f852 	bl	80022e4 <motion_lock>
 8003240:	60f8      	str	r0, [r7, #12]
	motion_refresh_status_locked();
 8003242:	f7ff f90b 	bl	800245c <motion_refresh_status_locked>
	motion_unlock(primask);
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f7ff f85d 	bl	8002306 <motion_unlock>
	motion_send_queue_status_response(req.frameId);
 800324c:	7a3b      	ldrb	r3, [r7, #8]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff fc9a 	bl	8002b88 <motion_send_queue_status_response>
	LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 8003254:	4a12      	ldr	r2, [pc, #72]	@ (80032a0 <motion_on_move_queue_status+0x9c>)
 8003256:	4b15      	ldr	r3, [pc, #84]	@ (80032ac <motion_on_move_queue_status+0xa8>)
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	b2db      	uxtb	r3, r3
 800325c:	4619      	mov	r1, r3
 800325e:	4b13      	ldr	r3, [pc, #76]	@ (80032ac <motion_on_move_queue_status+0xa8>)
 8003260:	785b      	ldrb	r3, [r3, #1]
 8003262:	b2db      	uxtb	r3, r3
 8003264:	4618      	mov	r0, r3
 8003266:	4b11      	ldr	r3, [pc, #68]	@ (80032ac <motion_on_move_queue_status+0xa8>)
 8003268:	789b      	ldrb	r3, [r3, #2]
 800326a:	b2db      	uxtb	r3, r3
 800326c:	461c      	mov	r4, r3
 800326e:	4b0f      	ldr	r3, [pc, #60]	@ (80032ac <motion_on_move_queue_status+0xa8>)
 8003270:	78db      	ldrb	r3, [r3, #3]
 8003272:	b2db      	uxtb	r3, r3
 8003274:	461d      	mov	r5, r3
 8003276:	4b0d      	ldr	r3, [pc, #52]	@ (80032ac <motion_on_move_queue_status+0xa8>)
 8003278:	791b      	ldrb	r3, [r3, #4]
 800327a:	b2db      	uxtb	r3, r3
 800327c:	9306      	str	r3, [sp, #24]
 800327e:	9505      	str	r5, [sp, #20]
 8003280:	9404      	str	r4, [sp, #16]
 8003282:	9003      	str	r0, [sp, #12]
 8003284:	9102      	str	r1, [sp, #8]
 8003286:	4b0a      	ldr	r3, [pc, #40]	@ (80032b0 <motion_on_move_queue_status+0xac>)
 8003288:	9301      	str	r3, [sp, #4]
 800328a:	4b07      	ldr	r3, [pc, #28]	@ (80032a8 <motion_on_move_queue_status+0xa4>)
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	4613      	mov	r3, r2
 8003290:	2200      	movs	r2, #0
 8003292:	2101      	movs	r1, #1
 8003294:	2002      	movs	r0, #2
 8003296:	f7fe fe33 	bl	8001f00 <log_event_auto>
			"state=%u depth=%u pct=(%u,%u,%u)", (unsigned )g_status.state,
			(unsigned )g_status.queue_depth, (unsigned )g_status.pctX,
			(unsigned )g_status.pctY, (unsigned )g_status.pctZ);
}
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bdb0      	pop	{r4, r5, r7, pc}
 80032a0:	0800ec60 	.word	0x0800ec60
 80032a4:	0800eccc 	.word	0x0800eccc
 80032a8:	0800ed18 	.word	0x0800ed18
 80032ac:	200000c4 	.word	0x200000c4
 80032b0:	0800ed28 	.word	0x0800ed28

080032b4 <motion_on_start_move>:
void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b088      	sub	sp, #32
 80032b8:	af02      	add	r7, sp, #8
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
	start_move_req_t req;
	if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 80032be:	f107 030c 	add.w	r3, r7, #12
 80032c2:	461a      	mov	r2, r3
 80032c4:	6839      	ldr	r1, [r7, #0]
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f7fd fc75 	bl	8000bb6 <start_move_req_decoder>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00c      	beq.n	80032ec <motion_on_start_move+0x38>
		LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move",
 80032d2:	4a25      	ldr	r2, [pc, #148]	@ (8003368 <motion_on_start_move+0xb4>)
 80032d4:	4b25      	ldr	r3, [pc, #148]	@ (800336c <motion_on_start_move+0xb8>)
 80032d6:	9301      	str	r3, [sp, #4]
 80032d8:	4b25      	ldr	r3, [pc, #148]	@ (8003370 <motion_on_start_move+0xbc>)
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	4613      	mov	r3, r2
 80032de:	f06f 0201 	mvn.w	r2, #1
 80032e2:	2164      	movs	r1, #100	@ 0x64
 80032e4:	2002      	movs	r0, #2
 80032e6:	f7fe fe0b 	bl	8001f00 <log_event_auto>
 80032ea:	e03a      	b.n	8003362 <motion_on_start_move+0xae>
				"decode_fail");
		return;
	}
	uint8_t started = 0u;
 80032ec:	2300      	movs	r3, #0
 80032ee:	75fb      	strb	r3, [r7, #23]
	uint32_t primask = motion_lock();
 80032f0:	f7fe fff8 	bl	80022e4 <motion_lock>
 80032f4:	6138      	str	r0, [r7, #16]
	if (!safety_is_safe()) {
 80032f6:	f000 fa7f 	bl	80037f8 <safety_is_safe>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d102      	bne.n	8003306 <motion_on_start_move+0x52>
		/* Segurança não liberada: ignora início */
		started = 0u;
 8003300:	2300      	movs	r3, #0
 8003302:	75fb      	strb	r3, [r7, #23]
 8003304:	e014      	b.n	8003330 <motion_on_start_move+0x7c>
	} else if (!g_has_active_segment) {
 8003306:	4b1b      	ldr	r3, [pc, #108]	@ (8003374 <motion_on_start_move+0xc0>)
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10a      	bne.n	8003326 <motion_on_start_move+0x72>
		if (motion_try_start_next_locked()) {
 8003310:	f7ff fb6e 	bl	80029f0 <motion_try_start_next_locked>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00a      	beq.n	8003330 <motion_on_start_move+0x7c>
			g_status.state = MOTION_RUNNING;
 800331a:	4b17      	ldr	r3, [pc, #92]	@ (8003378 <motion_on_start_move+0xc4>)
 800331c:	2202      	movs	r2, #2
 800331e:	701a      	strb	r2, [r3, #0]
			started = 1u;
 8003320:	2301      	movs	r3, #1
 8003322:	75fb      	strb	r3, [r7, #23]
 8003324:	e004      	b.n	8003330 <motion_on_start_move+0x7c>
		}
	} else {
		g_status.state = MOTION_RUNNING;
 8003326:	4b14      	ldr	r3, [pc, #80]	@ (8003378 <motion_on_start_move+0xc4>)
 8003328:	2202      	movs	r2, #2
 800332a:	701a      	strb	r2, [r3, #0]
		started = 1u;
 800332c:	2301      	movs	r3, #1
 800332e:	75fb      	strb	r3, [r7, #23]
	}
	motion_refresh_status_locked();
 8003330:	f7ff f894 	bl	800245c <motion_refresh_status_locked>
	motion_unlock(primask);
 8003334:	6938      	ldr	r0, [r7, #16]
 8003336:	f7fe ffe6 	bl	8002306 <motion_unlock>
	motion_send_start_response(req.frameId);
 800333a:	7b3b      	ldrb	r3, [r7, #12]
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff fc83 	bl	8002c48 <motion_send_start_response>
	LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move",
 8003342:	4a09      	ldr	r2, [pc, #36]	@ (8003368 <motion_on_start_move+0xb4>)
 8003344:	7dfb      	ldrb	r3, [r7, #23]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <motion_on_start_move+0x9a>
 800334a:	4b0c      	ldr	r3, [pc, #48]	@ (800337c <motion_on_start_move+0xc8>)
 800334c:	e000      	b.n	8003350 <motion_on_start_move+0x9c>
 800334e:	4b0c      	ldr	r3, [pc, #48]	@ (8003380 <motion_on_start_move+0xcc>)
 8003350:	9301      	str	r3, [sp, #4]
 8003352:	4b07      	ldr	r3, [pc, #28]	@ (8003370 <motion_on_start_move+0xbc>)
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	4613      	mov	r3, r2
 8003358:	2200      	movs	r2, #0
 800335a:	2102      	movs	r1, #2
 800335c:	2002      	movs	r0, #2
 800335e:	f7fe fdcf 	bl	8001f00 <log_event_auto>
			started ? "running" : "ignored");
}
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	0800ec60 	.word	0x0800ec60
 800336c:	0800eccc 	.word	0x0800eccc
 8003370:	0800ed4c 	.word	0x0800ed4c
 8003374:	20000114 	.word	0x20000114
 8003378:	200000c4 	.word	0x200000c4
 800337c:	0800ed58 	.word	0x0800ed58
 8003380:	0800ed60 	.word	0x0800ed60

08003384 <motion_on_move_end>:
void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8003384:	b580      	push	{r7, lr}
 8003386:	b088      	sub	sp, #32
 8003388:	af04      	add	r7, sp, #16
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
	move_end_req_t req;
	if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 800338e:	f107 0308 	add.w	r3, r7, #8
 8003392:	461a      	mov	r2, r3
 8003394:	6839      	ldr	r1, [r7, #0]
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7fd f9f4 	bl	8000784 <move_end_req_decoder>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00c      	beq.n	80033bc <motion_on_move_end+0x38>
		LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 80033a2:	4a1f      	ldr	r2, [pc, #124]	@ (8003420 <motion_on_move_end+0x9c>)
 80033a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003424 <motion_on_move_end+0xa0>)
 80033a6:	9301      	str	r3, [sp, #4]
 80033a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003428 <motion_on_move_end+0xa4>)
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	4613      	mov	r3, r2
 80033ae:	f06f 0201 	mvn.w	r2, #1
 80033b2:	2164      	movs	r1, #100	@ 0x64
 80033b4:	2002      	movs	r0, #2
 80033b6:	f7fe fda3 	bl	8001f00 <log_event_auto>
 80033ba:	e02d      	b.n	8003418 <motion_on_move_end+0x94>
		return;
	}
	uint32_t primask = motion_lock();
 80033bc:	f7fe ff92 	bl	80022e4 <motion_lock>
 80033c0:	60f8      	str	r0, [r7, #12]
	motion_stop_all_axes_locked();
 80033c2:	f7ff f991 	bl	80026e8 <motion_stop_all_axes_locked>
	motion_queue_clear_locked();
 80033c6:	f7ff f9fb 	bl	80027c0 <motion_queue_clear_locked>
	g_has_active_segment = 0u;
 80033ca:	4b18      	ldr	r3, [pc, #96]	@ (800342c <motion_on_move_end+0xa8>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	701a      	strb	r2, [r3, #0]
	g_status.state = MOTION_STOPPING;
 80033d0:	4b17      	ldr	r3, [pc, #92]	@ (8003430 <motion_on_move_end+0xac>)
 80033d2:	2204      	movs	r2, #4
 80033d4:	701a      	strb	r2, [r3, #0]
	motion_refresh_status_locked();
 80033d6:	f7ff f841 	bl	800245c <motion_refresh_status_locked>
	motion_unlock(primask);
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f7fe ff93 	bl	8002306 <motion_unlock>
	motion_send_move_end_response(req.frameId);
 80033e0:	7a3b      	ldrb	r3, [r7, #8]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff fc62 	bl	8002cac <motion_send_move_end_response>
	primask = motion_lock();
 80033e8:	f7fe ff7c 	bl	80022e4 <motion_lock>
 80033ec:	60f8      	str	r0, [r7, #12]
	g_status.state = MOTION_IDLE;
 80033ee:	4b10      	ldr	r3, [pc, #64]	@ (8003430 <motion_on_move_end+0xac>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	701a      	strb	r2, [r3, #0]
	motion_refresh_status_locked();
 80033f4:	f7ff f832 	bl	800245c <motion_refresh_status_locked>
	motion_unlock(primask);
 80033f8:	68f8      	ldr	r0, [r7, #12]
 80033fa:	f7fe ff84 	bl	8002306 <motion_unlock>
	LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 80033fe:	4a08      	ldr	r2, [pc, #32]	@ (8003420 <motion_on_move_end+0x9c>)
 8003400:	4b0c      	ldr	r3, [pc, #48]	@ (8003434 <motion_on_move_end+0xb0>)
 8003402:	9302      	str	r3, [sp, #8]
 8003404:	4b0c      	ldr	r3, [pc, #48]	@ (8003438 <motion_on_move_end+0xb4>)
 8003406:	9301      	str	r3, [sp, #4]
 8003408:	4b07      	ldr	r3, [pc, #28]	@ (8003428 <motion_on_move_end+0xa4>)
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	4613      	mov	r3, r2
 800340e:	2200      	movs	r2, #0
 8003410:	2102      	movs	r1, #2
 8003412:	2002      	movs	r0, #2
 8003414:	f7fe fd74 	bl	8001f00 <log_event_auto>
}
 8003418:	3710      	adds	r7, #16
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	0800ec60 	.word	0x0800ec60
 8003424:	0800eccc 	.word	0x0800eccc
 8003428:	0800eca4 	.word	0x0800eca4
 800342c:	20000114 	.word	0x20000114
 8003430:	200000c4 	.word	0x200000c4
 8003434:	0800ed68 	.word	0x0800ed68
 8003438:	0800ecc0 	.word	0x0800ecc0

0800343c <motion_demo_set_continuous>:
    motion_unlock(primask);
}

// Liga/desliga gerador contínuo de passos (ignora a fila)
void motion_demo_set_continuous(uint8_t enable)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	4603      	mov	r3, r0
 8003444:	71fb      	strb	r3, [r7, #7]
    uint32_t primask = motion_lock();
 8003446:	f7fe ff4d 	bl	80022e4 <motion_lock>
 800344a:	6138      	str	r0, [r7, #16]
    g_demo_continuous = (enable ? 1u : 0u);
 800344c:	79fb      	ldrb	r3, [r7, #7]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <motion_demo_set_continuous+0x1a>
 8003452:	2201      	movs	r2, #1
 8003454:	e000      	b.n	8003458 <motion_demo_set_continuous+0x1c>
 8003456:	2200      	movs	r2, #0
 8003458:	4b37      	ldr	r3, [pc, #220]	@ (8003538 <motion_demo_set_continuous+0xfc>)
 800345a:	701a      	strb	r2, [r3, #0]

    if (g_demo_continuous) {
 800345c:	4b36      	ldr	r3, [pc, #216]	@ (8003538 <motion_demo_set_continuous+0xfc>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b00      	cmp	r3, #0
 8003464:	d055      	beq.n	8003512 <motion_demo_set_continuous+0xd6>
        // Programa um "segmento" muito longo e velocidade fixa por eixo
        g_has_active_segment = 1u;
 8003466:	4b35      	ldr	r3, [pc, #212]	@ (800353c <motion_demo_set_continuous+0x100>)
 8003468:	2201      	movs	r2, #1
 800346a:	701a      	strb	r2, [r3, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800346c:	2300      	movs	r3, #0
 800346e:	75fb      	strb	r3, [r7, #23]
 8003470:	e046      	b.n	8003500 <motion_demo_set_continuous+0xc4>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8003472:	7dfa      	ldrb	r2, [r7, #23]
 8003474:	4613      	mov	r3, r2
 8003476:	005b      	lsls	r3, r3, #1
 8003478:	4413      	add	r3, r2
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	4a30      	ldr	r2, [pc, #192]	@ (8003540 <motion_demo_set_continuous+0x104>)
 800347e:	4413      	add	r3, r2
 8003480:	60fb      	str	r3, [r7, #12]
            ax->total_steps = 0xFFFFFFFFu; // efetivamente contínuo
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f04f 32ff 	mov.w	r2, #4294967295
 8003488:	601a      	str	r2, [r3, #0]
            ax->target_steps = 0u;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	605a      	str	r2, [r3, #4]
            ax->emitted_steps = 0u;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	609a      	str	r2, [r3, #8]
            ax->velocity_per_tick = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8003496:	4b2b      	ldr	r3, [pc, #172]	@ (8003544 <motion_demo_set_continuous+0x108>)
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	b2db      	uxtb	r3, r3
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	4a29      	ldr	r2, [pc, #164]	@ (8003548 <motion_demo_set_continuous+0x10c>)
 80034a2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	819a      	strh	r2, [r3, #12]
            ax->kp = ax->ki = ax->kd = 0u;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	825a      	strh	r2, [r3, #18]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8a5a      	ldrh	r2, [r3, #18]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	821a      	strh	r2, [r3, #16]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8a1a      	ldrh	r2, [r3, #16]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	81da      	strh	r2, [r3, #14]
            ax->step_high = 0u;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	751a      	strb	r2, [r3, #20]
            motion_hw_step_low(axis);
 80034c6:	7dfb      	ldrb	r3, [r7, #23]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7fe fea3 	bl	8002214 <motion_hw_step_low>
            motion_hw_set_dir(axis, 1u);   // forward
 80034ce:	7dfb      	ldrb	r3, [r7, #23]
 80034d0:	2101      	movs	r1, #1
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7fe fdfa 	bl	80020cc <motion_hw_set_dir>
            motion_hw_enable(axis, 1u);     // liga driver (ativo em baixo)
 80034d8:	7dfb      	ldrb	r3, [r7, #23]
 80034da:	2101      	movs	r1, #1
 80034dc:	4618      	mov	r0, r3
 80034de:	f7fe fe35 	bl	800214c <motion_hw_enable>
            g_encoder_origin[axis] = g_encoder_position[axis];
 80034e2:	7dfb      	ldrb	r3, [r7, #23]
 80034e4:	7df9      	ldrb	r1, [r7, #23]
 80034e6:	4a19      	ldr	r2, [pc, #100]	@ (800354c <motion_demo_set_continuous+0x110>)
 80034e8:	00db      	lsls	r3, r3, #3
 80034ea:	4413      	add	r3, r2
 80034ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f0:	4817      	ldr	r0, [pc, #92]	@ (8003550 <motion_demo_set_continuous+0x114>)
 80034f2:	00c9      	lsls	r1, r1, #3
 80034f4:	4401      	add	r1, r0
 80034f6:	e9c1 2300 	strd	r2, r3, [r1]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80034fa:	7dfb      	ldrb	r3, [r7, #23]
 80034fc:	3301      	adds	r3, #1
 80034fe:	75fb      	strb	r3, [r7, #23]
 8003500:	7dfb      	ldrb	r3, [r7, #23]
 8003502:	2b02      	cmp	r3, #2
 8003504:	d9b5      	bls.n	8003472 <motion_demo_set_continuous+0x36>
        }
        g_status.state = MOTION_RUNNING;
 8003506:	4b13      	ldr	r3, [pc, #76]	@ (8003554 <motion_demo_set_continuous+0x118>)
 8003508:	2202      	movs	r2, #2
 800350a:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 800350c:	f7fe ffa6 	bl	800245c <motion_refresh_status_locked>
 8003510:	e00b      	b.n	800352a <motion_demo_set_continuous+0xee>
    } else {
        // Para tudo e retorna a IDLE
        motion_stop_all_axes_locked();
 8003512:	f7ff f8e9 	bl	80026e8 <motion_stop_all_axes_locked>
        motion_queue_clear_locked();
 8003516:	f7ff f953 	bl	80027c0 <motion_queue_clear_locked>
        g_has_active_segment = 0u;
 800351a:	4b08      	ldr	r3, [pc, #32]	@ (800353c <motion_demo_set_continuous+0x100>)
 800351c:	2200      	movs	r2, #0
 800351e:	701a      	strb	r2, [r3, #0]
        g_status.state = MOTION_IDLE;
 8003520:	4b0c      	ldr	r3, [pc, #48]	@ (8003554 <motion_demo_set_continuous+0x118>)
 8003522:	2200      	movs	r2, #0
 8003524:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8003526:	f7fe ff99 	bl	800245c <motion_refresh_status_locked>
    }
    motion_unlock(primask);
 800352a:	6938      	ldr	r0, [r7, #16]
 800352c:	f7fe feeb 	bl	8002306 <motion_unlock>
}
 8003530:	bf00      	nop
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	20000c60 	.word	0x20000c60
 800353c:	20000114 	.word	0x20000114
 8003540:	200000cc 	.word	0x200000cc
 8003544:	20000010 	.word	0x20000010
 8003548:	0800f0ec 	.word	0x0800f0ec
 800354c:	20000c20 	.word	0x20000c20
 8003550:	20000c48 	.word	0x20000c48
 8003554:	200000c4 	.word	0x200000c4

08003558 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
	if (!htim)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00f      	beq.n	8003586 <HAL_TIM_PeriodElapsedCallback+0x2e>
		return;
	if (htim->Instance == TIM6) {
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a09      	ldr	r2, [pc, #36]	@ (8003590 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d102      	bne.n	8003576 <HAL_TIM_PeriodElapsedCallback+0x1e>
		motion_on_tim6_tick();
 8003570:	f7ff fc70 	bl	8002e54 <motion_on_tim6_tick>
 8003574:	e008      	b.n	8003588 <HAL_TIM_PeriodElapsedCallback+0x30>
	} else if (htim->Instance == TIM7) {
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a06      	ldr	r2, [pc, #24]	@ (8003594 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d103      	bne.n	8003588 <HAL_TIM_PeriodElapsedCallback+0x30>
		motion_on_tim7_tick();
 8003580:	f7ff fd20 	bl	8002fc4 <motion_on_tim7_tick>
 8003584:	e000      	b.n	8003588 <HAL_TIM_PeriodElapsedCallback+0x30>
		return;
 8003586:	bf00      	nop
	} else {
		(void) htim;
	}
}
 8003588:	3708      	adds	r7, #8
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	40001000 	.word	0x40001000
 8003594:	40001400 	.word	0x40001400

08003598 <motion_emergency_stop>:

/* ===== API pública auxiliar ===== */
void motion_emergency_stop(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 800359e:	f7fe fea1 	bl	80022e4 <motion_lock>
 80035a2:	6078      	str	r0, [r7, #4]
    /* Desliga demo e qualquer segmento em andamento */
    g_demo_continuous = 0u;
 80035a4:	4b10      	ldr	r3, [pc, #64]	@ (80035e8 <motion_emergency_stop+0x50>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 80035aa:	f7ff f89d 	bl	80026e8 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 80035ae:	f7ff f907 	bl	80027c0 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 80035b2:	4b0e      	ldr	r3, [pc, #56]	@ (80035ec <motion_emergency_stop+0x54>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	701a      	strb	r2, [r3, #0]
    /* Transição de estado segura */
    g_status.state = MOTION_STOPPING;
 80035b8:	4b0d      	ldr	r3, [pc, #52]	@ (80035f0 <motion_emergency_stop+0x58>)
 80035ba:	2204      	movs	r2, #4
 80035bc:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80035be:	f7fe ff4d 	bl	800245c <motion_refresh_status_locked>
    motion_unlock(primask);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f7fe fe9f 	bl	8002306 <motion_unlock>

    /* Retorna a IDLE logo em seguida para refletir repouso */
    primask = motion_lock();
 80035c8:	f7fe fe8c 	bl	80022e4 <motion_lock>
 80035cc:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 80035ce:	4b08      	ldr	r3, [pc, #32]	@ (80035f0 <motion_emergency_stop+0x58>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80035d4:	f7fe ff42 	bl	800245c <motion_refresh_status_locked>
    motion_unlock(primask);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f7fe fe94 	bl	8002306 <motion_unlock>
}
 80035de:	bf00      	nop
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20000c60 	.word	0x20000c60
 80035ec:	20000114 	.word	0x20000114
 80035f0:	200000c4 	.word	0x200000c4

080035f4 <motion_demo_is_active>:

uint8_t motion_demo_is_active(void)
{
 80035f4:	b480      	push	{r7}
 80035f6:	af00      	add	r7, sp, #0
    return g_demo_continuous ? 1u : 0u;
 80035f8:	4b06      	ldr	r3, [pc, #24]	@ (8003614 <motion_demo_is_active+0x20>)
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <motion_demo_is_active+0x12>
 8003602:	2301      	movs	r3, #1
 8003604:	e000      	b.n	8003608 <motion_demo_is_active+0x14>
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	20000c60 	.word	0x20000c60

08003618 <motion_demo_cycle_speed>:

void motion_demo_cycle_speed(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
    /* Avança índice (0..3) */
    g_demo_speed_idx = (uint8_t)((g_demo_speed_idx + 1u) & 0x3u);
 800361e:	4b1b      	ldr	r3, [pc, #108]	@ (800368c <motion_demo_cycle_speed+0x74>)
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	b2db      	uxtb	r3, r3
 8003624:	3301      	adds	r3, #1
 8003626:	b2db      	uxtb	r3, r3
 8003628:	f003 0303 	and.w	r3, r3, #3
 800362c:	b2da      	uxtb	r2, r3
 800362e:	4b17      	ldr	r3, [pc, #92]	@ (800368c <motion_demo_cycle_speed+0x74>)
 8003630:	701a      	strb	r2, [r3, #0]
    if (!g_demo_continuous)
 8003632:	4b17      	ldr	r3, [pc, #92]	@ (8003690 <motion_demo_cycle_speed+0x78>)
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d022      	beq.n	8003682 <motion_demo_cycle_speed+0x6a>
        return;
    /* Aplica nova velocidade imediatamente se demo está ativo */
    uint16_t v = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 800363c:	4b13      	ldr	r3, [pc, #76]	@ (800368c <motion_demo_cycle_speed+0x74>)
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	f003 0303 	and.w	r3, r3, #3
 8003646:	4a13      	ldr	r2, [pc, #76]	@ (8003694 <motion_demo_cycle_speed+0x7c>)
 8003648:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800364c:	80bb      	strh	r3, [r7, #4]
    uint32_t primask = motion_lock();
 800364e:	f7fe fe49 	bl	80022e4 <motion_lock>
 8003652:	6038      	str	r0, [r7, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003654:	2300      	movs	r3, #0
 8003656:	71fb      	strb	r3, [r7, #7]
 8003658:	e00c      	b.n	8003674 <motion_demo_cycle_speed+0x5c>
        g_axis_state[axis].velocity_per_tick = v;
 800365a:	79fa      	ldrb	r2, [r7, #7]
 800365c:	490e      	ldr	r1, [pc, #56]	@ (8003698 <motion_demo_cycle_speed+0x80>)
 800365e:	4613      	mov	r3, r2
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	4413      	add	r3, r2
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	440b      	add	r3, r1
 8003668:	330c      	adds	r3, #12
 800366a:	88ba      	ldrh	r2, [r7, #4]
 800366c:	801a      	strh	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800366e:	79fb      	ldrb	r3, [r7, #7]
 8003670:	3301      	adds	r3, #1
 8003672:	71fb      	strb	r3, [r7, #7]
 8003674:	79fb      	ldrb	r3, [r7, #7]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d9ef      	bls.n	800365a <motion_demo_cycle_speed+0x42>
    }
    motion_unlock(primask);
 800367a:	6838      	ldr	r0, [r7, #0]
 800367c:	f7fe fe43 	bl	8002306 <motion_unlock>
 8003680:	e000      	b.n	8003684 <motion_demo_cycle_speed+0x6c>
        return;
 8003682:	bf00      	nop
}
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	20000010 	.word	0x20000010
 8003690:	20000c60 	.word	0x20000c60
 8003694:	0800f0ec 	.word	0x0800f0ec
 8003698:	200000cc 	.word	0x200000cc

0800369c <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 80036a2:	4b0e      	ldr	r3, [pc, #56]	@ (80036dc <probe_service_init+0x40>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 80036a8:	4b0c      	ldr	r3, [pc, #48]	@ (80036dc <probe_service_init+0x40>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 80036ae:	2300      	movs	r3, #0
 80036b0:	4a0a      	ldr	r2, [pc, #40]	@ (80036dc <probe_service_init+0x40>)
 80036b2:	60d3      	str	r3, [r2, #12]
 80036b4:	4a09      	ldr	r2, [pc, #36]	@ (80036dc <probe_service_init+0x40>)
 80036b6:	6093      	str	r3, [r2, #8]
 80036b8:	4a08      	ldr	r2, [pc, #32]	@ (80036dc <probe_service_init+0x40>)
 80036ba:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 80036bc:	4a08      	ldr	r2, [pc, #32]	@ (80036e0 <probe_service_init+0x44>)
 80036be:	4b09      	ldr	r3, [pc, #36]	@ (80036e4 <probe_service_init+0x48>)
 80036c0:	9302      	str	r3, [sp, #8]
 80036c2:	4b09      	ldr	r3, [pc, #36]	@ (80036e8 <probe_service_init+0x4c>)
 80036c4:	9301      	str	r3, [sp, #4]
 80036c6:	4b09      	ldr	r3, [pc, #36]	@ (80036ec <probe_service_init+0x50>)
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	4613      	mov	r3, r2
 80036cc:	2200      	movs	r2, #0
 80036ce:	2100      	movs	r1, #0
 80036d0:	2004      	movs	r0, #4
 80036d2:	f7fe fc15 	bl	8001f00 <log_event_auto>
}
 80036d6:	bf00      	nop
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	20000c64 	.word	0x20000c64
 80036e0:	0800ed70 	.word	0x0800ed70
 80036e4:	0800ed78 	.word	0x0800ed78
 80036e8:	0800ed7c 	.word	0x0800ed7c
 80036ec:	0800ed80 	.word	0x0800ed80

080036f0 <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b086      	sub	sp, #24
 80036f4:	af04      	add	r7, sp, #16
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 80036fa:	4a08      	ldr	r2, [pc, #32]	@ (800371c <probe_on_move_probe_level+0x2c>)
 80036fc:	4b08      	ldr	r3, [pc, #32]	@ (8003720 <probe_on_move_probe_level+0x30>)
 80036fe:	9302      	str	r3, [sp, #8]
 8003700:	4b08      	ldr	r3, [pc, #32]	@ (8003724 <probe_on_move_probe_level+0x34>)
 8003702:	9301      	str	r3, [sp, #4]
 8003704:	4b08      	ldr	r3, [pc, #32]	@ (8003728 <probe_on_move_probe_level+0x38>)
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	4613      	mov	r3, r2
 800370a:	2200      	movs	r2, #0
 800370c:	2101      	movs	r1, #1
 800370e:	2004      	movs	r0, #4
 8003710:	f7fe fbf6 	bl	8001f00 <log_event_auto>
}
 8003714:	bf00      	nop
 8003716:	3708      	adds	r7, #8
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	0800ed70 	.word	0x0800ed70
 8003720:	0800ed88 	.word	0x0800ed88
 8003724:	0800ed7c 	.word	0x0800ed7c
 8003728:	0800ed98 	.word	0x0800ed98

0800372c <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 8003732:	4b09      	ldr	r3, [pc, #36]	@ (8003758 <safety_service_init+0x2c>)
 8003734:	2200      	movs	r2, #0
 8003736:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8003738:	4a08      	ldr	r2, [pc, #32]	@ (800375c <safety_service_init+0x30>)
 800373a:	4b09      	ldr	r3, [pc, #36]	@ (8003760 <safety_service_init+0x34>)
 800373c:	9302      	str	r3, [sp, #8]
 800373e:	4b09      	ldr	r3, [pc, #36]	@ (8003764 <safety_service_init+0x38>)
 8003740:	9301      	str	r3, [sp, #4]
 8003742:	4b09      	ldr	r3, [pc, #36]	@ (8003768 <safety_service_init+0x3c>)
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	4613      	mov	r3, r2
 8003748:	2200      	movs	r2, #0
 800374a:	2100      	movs	r1, #0
 800374c:	2005      	movs	r0, #5
 800374e:	f7fe fbd7 	bl	8001f00 <log_event_auto>
}
 8003752:	bf00      	nop
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	20000c74 	.word	0x20000c74
 800375c:	0800edac 	.word	0x0800edac
 8003760:	0800edb4 	.word	0x0800edb4
 8003764:	0800edbc 	.word	0x0800edbc
 8003768:	0800edc0 	.word	0x0800edc0

0800376c <safety_estop_assert>:
void safety_estop_assert(void) {
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 8003772:	4b09      	ldr	r3, [pc, #36]	@ (8003798 <safety_estop_assert+0x2c>)
 8003774:	2201      	movs	r2, #1
 8003776:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 8003778:	4a08      	ldr	r2, [pc, #32]	@ (800379c <safety_estop_assert+0x30>)
 800377a:	4b09      	ldr	r3, [pc, #36]	@ (80037a0 <safety_estop_assert+0x34>)
 800377c:	9302      	str	r3, [sp, #8]
 800377e:	4b09      	ldr	r3, [pc, #36]	@ (80037a4 <safety_estop_assert+0x38>)
 8003780:	9301      	str	r3, [sp, #4]
 8003782:	4b09      	ldr	r3, [pc, #36]	@ (80037a8 <safety_estop_assert+0x3c>)
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	4613      	mov	r3, r2
 8003788:	2200      	movs	r2, #0
 800378a:	210a      	movs	r1, #10
 800378c:	2005      	movs	r0, #5
 800378e:	f7fe fbb7 	bl	8001f00 <log_event_auto>
}
 8003792:	bf00      	nop
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	20000c74 	.word	0x20000c74
 800379c:	0800edac 	.word	0x0800edac
 80037a0:	0800edc8 	.word	0x0800edc8
 80037a4:	0800edbc 	.word	0x0800edbc
 80037a8:	0800edd0 	.word	0x0800edd0

080037ac <safety_estop_release>:
void safety_estop_release(void) {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af04      	add	r7, sp, #16
	if (g_state == SAFETY_ESTOP)
 80037b2:	4b0c      	ldr	r3, [pc, #48]	@ (80037e4 <safety_estop_release+0x38>)
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d102      	bne.n	80037c2 <safety_estop_release+0x16>
		g_state = SAFETY_RECOVERY_WAIT;
 80037bc:	4b09      	ldr	r3, [pc, #36]	@ (80037e4 <safety_estop_release+0x38>)
 80037be:	2202      	movs	r2, #2
 80037c0:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
 80037c2:	4a09      	ldr	r2, [pc, #36]	@ (80037e8 <safety_estop_release+0x3c>)
 80037c4:	4b09      	ldr	r3, [pc, #36]	@ (80037ec <safety_estop_release+0x40>)
 80037c6:	9302      	str	r3, [sp, #8]
 80037c8:	4b09      	ldr	r3, [pc, #36]	@ (80037f0 <safety_estop_release+0x44>)
 80037ca:	9301      	str	r3, [sp, #4]
 80037cc:	4b09      	ldr	r3, [pc, #36]	@ (80037f4 <safety_estop_release+0x48>)
 80037ce:	9300      	str	r3, [sp, #0]
 80037d0:	4613      	mov	r3, r2
 80037d2:	2200      	movs	r2, #0
 80037d4:	210b      	movs	r1, #11
 80037d6:	2005      	movs	r0, #5
 80037d8:	f7fe fb92 	bl	8001f00 <log_event_auto>
}
 80037dc:	bf00      	nop
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000c74 	.word	0x20000c74
 80037e8:	0800edac 	.word	0x0800edac
 80037ec:	0800edd8 	.word	0x0800edd8
 80037f0:	0800edbc 	.word	0x0800edbc
 80037f4:	0800edd0 	.word	0x0800edd0

080037f8 <safety_is_safe>:
int safety_is_safe(void) {
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 80037fc:	4b06      	ldr	r3, [pc, #24]	@ (8003818 <safety_is_safe+0x20>)
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	bf0c      	ite	eq
 8003806:	2301      	moveq	r3, #1
 8003808:	2300      	movne	r3, #0
 800380a:	b2db      	uxtb	r3, r3
}
 800380c:	4618      	mov	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	20000c74 	.word	0x20000c74

0800381c <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	68b8      	ldr	r0, [r7, #8]
 800382c:	f7ff fc44 	bl	80030b8 <motion_on_move_queue_add>
}
 8003830:	bf00      	nop
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8003844:	6879      	ldr	r1, [r7, #4]
 8003846:	68b8      	ldr	r0, [r7, #8]
 8003848:	f7ff fcdc 	bl	8003204 <motion_on_move_queue_status>
}
 800384c:	bf00      	nop
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	68b8      	ldr	r0, [r7, #8]
 8003864:	f7ff fd26 	bl	80032b4 <motion_on_start_move>
}
 8003868:	bf00      	nop
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	68b8      	ldr	r0, [r7, #8]
 8003880:	f7fd fe7a 	bl	8001578 <home_on_move_home>
}
 8003884:	bf00      	nop
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 8003898:	6879      	ldr	r1, [r7, #4]
 800389a:	68b8      	ldr	r0, [r7, #8]
 800389c:	f7ff ff28 	bl	80036f0 <probe_on_move_probe_level>
}
 80038a0:	bf00      	nop
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	68b8      	ldr	r0, [r7, #8]
 80038b8:	f7ff fd64 	bl	8003384 <motion_on_move_end>
}
 80038bc:	bf00      	nop
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 80038d0:	6879      	ldr	r1, [r7, #4]
 80038d2:	68b8      	ldr	r0, [r7, #8]
 80038d4:	f7fe f9b4 	bl	8001c40 <led_on_led_ctrl>
}
 80038d8:	bf00      	nop
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
	(void) r;
	(void) f;
	(void) l; /* opcional */
}
 80038ec:	bf00      	nop
 80038ee:	3714      	adds	r7, #20
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 8003904:	bf00      	nop
 8003906:	3714      	adds	r7, #20
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
	if (!h)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d01b      	beq.n	8003956 <services_register_handlers+0x46>
		return;
	h->on_move_queue_add = h_move_queue_add;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a10      	ldr	r2, [pc, #64]	@ (8003964 <services_register_handlers+0x54>)
 8003922:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a10      	ldr	r2, [pc, #64]	@ (8003968 <services_register_handlers+0x58>)
 8003928:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a0f      	ldr	r2, [pc, #60]	@ (800396c <services_register_handlers+0x5c>)
 800392e:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a0f      	ldr	r2, [pc, #60]	@ (8003970 <services_register_handlers+0x60>)
 8003934:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a0e      	ldr	r2, [pc, #56]	@ (8003974 <services_register_handlers+0x64>)
 800393a:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a0e      	ldr	r2, [pc, #56]	@ (8003978 <services_register_handlers+0x68>)
 8003940:	615a      	str	r2, [r3, #20]
	h->on_led_ctrl = h_led_ctrl;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a0d      	ldr	r2, [pc, #52]	@ (800397c <services_register_handlers+0x6c>)
 8003946:	619a      	str	r2, [r3, #24]
	h->on_fpga_status = h_fpga_status;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a0d      	ldr	r2, [pc, #52]	@ (8003980 <services_register_handlers+0x70>)
 800394c:	61da      	str	r2, [r3, #28]
	h->on_test_hello = h_test_hello;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a0c      	ldr	r2, [pc, #48]	@ (8003984 <services_register_handlers+0x74>)
 8003952:	621a      	str	r2, [r3, #32]
 8003954:	e000      	b.n	8003958 <services_register_handlers+0x48>
		return;
 8003956:	bf00      	nop
}
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	0800381d 	.word	0x0800381d
 8003968:	08003839 	.word	0x08003839
 800396c:	08003855 	.word	0x08003855
 8003970:	08003871 	.word	0x08003871
 8003974:	0800388d 	.word	0x0800388d
 8003978:	080038a9 	.word	0x080038a9
 800397c:	080038c5 	.word	0x080038c5
 8003980:	080038e1 	.word	0x080038e1
 8003984:	080038f9 	.word	0x080038f9

08003988 <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8003990:	2216      	movs	r2, #22
 8003992:	2100      	movs	r1, #0
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f00a f93d 	bl	800dc14 <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3316      	adds	r3, #22
 800399e:	2214      	movs	r2, #20
 80039a0:	21a5      	movs	r1, #165	@ 0xa5
 80039a2:	4618      	mov	r0, r3
 80039a4:	f00a f936 	bl	800dc14 <memset>
}
 80039a8:	bf00      	nop
 80039aa:	3708      	adds	r7, #8
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	460b      	mov	r3, r1
 80039ba:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 80039bc:	2300      	movs	r3, #0
 80039be:	60fb      	str	r3, [r7, #12]
 80039c0:	e00b      	b.n	80039da <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4413      	add	r3, r2
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	78fa      	ldrb	r2, [r7, #3]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d001      	beq.n	80039d4 <is_fill42+0x24>
 80039d0:	2300      	movs	r3, #0
 80039d2:	e006      	b.n	80039e2 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	3301      	adds	r3, #1
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2b29      	cmp	r3, #41	@ 0x29
 80039de:	d9f0      	bls.n	80039c2 <is_fill42+0x12>
    return 1;
 80039e0:	2301      	movs	r3, #1
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3714      	adds	r7, #20
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr

080039ee <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 80039ee:	b480      	push	{r7}
 80039f0:	b087      	sub	sp, #28
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	60f8      	str	r0, [r7, #12]
 80039f6:	60b9      	str	r1, [r7, #8]
 80039f8:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 80039fa:	2300      	movs	r3, #0
 80039fc:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 80039fe:	e002      	b.n	8003a06 <find_frame+0x18>
 8003a00:	8afb      	ldrh	r3, [r7, #22]
 8003a02:	3301      	adds	r3, #1
 8003a04:	82fb      	strh	r3, [r7, #22]
 8003a06:	8afb      	ldrh	r3, [r7, #22]
 8003a08:	2b29      	cmp	r3, #41	@ 0x29
 8003a0a:	d805      	bhi.n	8003a18 <find_frame+0x2a>
 8003a0c:	8afb      	ldrh	r3, [r7, #22]
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	4413      	add	r3, r2
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	2baa      	cmp	r3, #170	@ 0xaa
 8003a16:	d1f3      	bne.n	8003a00 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 8003a18:	8afb      	ldrh	r3, [r7, #22]
 8003a1a:	2b29      	cmp	r3, #41	@ 0x29
 8003a1c:	d901      	bls.n	8003a22 <find_frame+0x34>
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e01d      	b.n	8003a5e <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8003a22:	8afb      	ldrh	r3, [r7, #22]
 8003a24:	3301      	adds	r3, #1
 8003a26:	82bb      	strh	r3, [r7, #20]
 8003a28:	e015      	b.n	8003a56 <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 8003a2a:	8abb      	ldrh	r3, [r7, #20]
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	4413      	add	r3, r2
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	2b55      	cmp	r3, #85	@ 0x55
 8003a34:	d10c      	bne.n	8003a50 <find_frame+0x62>
            *off = i;
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	8afa      	ldrh	r2, [r7, #22]
 8003a3a:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8003a3c:	8aba      	ldrh	r2, [r7, #20]
 8003a3e:	8afb      	ldrh	r3, [r7, #22]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	3301      	adds	r3, #1
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	801a      	strh	r2, [r3, #0]
            return 1;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e006      	b.n	8003a5e <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8003a50:	8abb      	ldrh	r3, [r7, #20]
 8003a52:	3301      	adds	r3, #1
 8003a54:	82bb      	strh	r3, [r7, #20]
 8003a56:	8abb      	ldrh	r3, [r7, #20]
 8003a58:	2b29      	cmp	r3, #41	@ 0x29
 8003a5a:	d9e6      	bls.n	8003a2a <find_frame+0x3c>
        }
    }
    return 0;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	371c      	adds	r7, #28
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
	...

08003a6c <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b08e      	sub	sp, #56	@ 0x38
 8003a70:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8003a72:	2300      	movs	r3, #0
 8003a74:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8003a76:	4b21      	ldr	r3, [pc, #132]	@ (8003afc <prepare_next_tx+0x90>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d106      	bne.n	8003a8c <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8003a7e:	4820      	ldr	r0, [pc, #128]	@ (8003b00 <prepare_next_tx+0x94>)
 8003a80:	f7ff ff82 	bl	8003988 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8003a84:	4b1f      	ldr	r3, [pc, #124]	@ (8003b04 <prepare_next_tx+0x98>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	701a      	strb	r2, [r3, #0]
 8003a8a:	e034      	b.n	8003af6 <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 8003a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003afc <prepare_next_tx+0x90>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	1d39      	adds	r1, r7, #4
 8003a92:	222a      	movs	r2, #42	@ 0x2a
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7fd fbcf 	bl	8001238 <resp_fifo_pop>
 8003a9a:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 8003a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	dd23      	ble.n	8003aea <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8003aa2:	222a      	movs	r2, #42	@ 0x2a
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	4816      	ldr	r0, [pc, #88]	@ (8003b00 <prepare_next_tx+0x94>)
 8003aa8:	f00a f8b4 	bl	800dc14 <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 8003aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aae:	2b14      	cmp	r3, #20
 8003ab0:	dc02      	bgt.n	8003ab8 <prepare_next_tx+0x4c>
 8003ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	e000      	b.n	8003aba <prepare_next_tx+0x4e>
 8003ab8:	2314      	movs	r3, #20
 8003aba:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 8003abc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003abe:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8003ac2:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8003ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 8003ace:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8003b00 <prepare_next_tx+0x94>)
 8003ad2:	1898      	adds	r0, r3, r2
 8003ad4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003ad6:	1d3a      	adds	r2, r7, #4
 8003ad8:	4413      	add	r3, r2
 8003ada:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003adc:	4619      	mov	r1, r3
 8003ade:	f00a f924 	bl	800dd2a <memcpy>
        g_state = APP_SPI_PENDING;
 8003ae2:	4b08      	ldr	r3, [pc, #32]	@ (8003b04 <prepare_next_tx+0x98>)
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	701a      	strb	r2, [r3, #0]
 8003ae8:	e005      	b.n	8003af6 <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8003aea:	4805      	ldr	r0, [pc, #20]	@ (8003b00 <prepare_next_tx+0x94>)
 8003aec:	f7ff ff4c 	bl	8003988 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8003af0:	4b04      	ldr	r3, [pc, #16]	@ (8003b04 <prepare_next_tx+0x98>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	701a      	strb	r2, [r3, #0]
    }
}
 8003af6:	3738      	adds	r7, #56	@ 0x38
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	20000ce4 	.word	0x20000ce4
 8003b00:	20000d14 	.word	0x20000d14
 8003b04:	20000d40 	.word	0x20000d40

08003b08 <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 8003b0c:	480d      	ldr	r0, [pc, #52]	@ (8003b44 <restart_spi_dma+0x3c>)
 8003b0e:	f005 fbb7 	bl	8009280 <HAL_SPI_GetState>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d003      	beq.n	8003b20 <restart_spi_dma+0x18>
        g_spi_error_flag = 1u;
 8003b18:	4b0b      	ldr	r3, [pc, #44]	@ (8003b48 <restart_spi_dma+0x40>)
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	701a      	strb	r2, [r3, #0]
        return;
 8003b1e:	e00f      	b.n	8003b40 <restart_spi_dma+0x38>
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 8003b20:	232a      	movs	r3, #42	@ 0x2a
 8003b22:	4a0a      	ldr	r2, [pc, #40]	@ (8003b4c <restart_spi_dma+0x44>)
 8003b24:	490a      	ldr	r1, [pc, #40]	@ (8003b50 <restart_spi_dma+0x48>)
 8003b26:	4807      	ldr	r0, [pc, #28]	@ (8003b44 <restart_spi_dma+0x3c>)
 8003b28:	f005 f8e8 	bl	8008cfc <HAL_SPI_TransmitReceive_DMA>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d003      	beq.n	8003b3a <restart_spi_dma+0x32>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 8003b32:	4b05      	ldr	r3, [pc, #20]	@ (8003b48 <restart_spi_dma+0x40>)
 8003b34:	2201      	movs	r2, #1
 8003b36:	701a      	strb	r2, [r3, #0]
        return;
 8003b38:	e002      	b.n	8003b40 <restart_spi_dma+0x38>
    }

    g_state = APP_SPI_BUSY;
 8003b3a:	4b06      	ldr	r3, [pc, #24]	@ (8003b54 <restart_spi_dma+0x4c>)
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	701a      	strb	r2, [r3, #0]
}
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	20000d84 	.word	0x20000d84
 8003b48:	20000d3f 	.word	0x20000d3f
 8003b4c:	20000ce8 	.word	0x20000ce8
 8003b50:	20000d14 	.word	0x20000d14
 8003b54:	20000d40 	.word	0x20000d40

08003b58 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 8003b5c:	2224      	movs	r2, #36	@ 0x24
 8003b5e:	2100      	movs	r1, #0
 8003b60:	4813      	ldr	r0, [pc, #76]	@ (8003bb0 <app_init+0x58>)
 8003b62:	f00a f857 	bl	800dc14 <memset>
    services_register_handlers(&g_handlers);
 8003b66:	4812      	ldr	r0, [pc, #72]	@ (8003bb0 <app_init+0x58>)
 8003b68:	f7ff fed2 	bl	8003910 <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 8003b6c:	f7fe f95c 	bl	8001e28 <log_service_init>
#endif
    safety_service_init();
 8003b70:	f7ff fddc 	bl	800372c <safety_service_init>
    led_service_init();
 8003b74:	f7fd ffcc 	bl	8001b10 <led_service_init>
    home_service_init();
 8003b78:	f7fd fcda 	bl	8001530 <home_service_init>
    probe_service_init();
 8003b7c:	f7ff fd8e 	bl	800369c <probe_service_init>
    motion_service_init();
 8003b80:	f7ff f8c6 	bl	8002d10 <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 8003b84:	f7fd fafb 	bl	800117e <resp_fifo_create>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003bb4 <app_init+0x5c>)
 8003b8c:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 8003b8e:	4b09      	ldr	r3, [pc, #36]	@ (8003bb4 <app_init+0x5c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a07      	ldr	r2, [pc, #28]	@ (8003bb0 <app_init+0x58>)
 8003b94:	4619      	mov	r1, r3
 8003b96:	4808      	ldr	r0, [pc, #32]	@ (8003bb8 <app_init+0x60>)
 8003b98:	f7fd fb94 	bl	80012c4 <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8003b9c:	4807      	ldr	r0, [pc, #28]	@ (8003bbc <app_init+0x64>)
 8003b9e:	f7ff fef3 	bl	8003988 <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 8003ba2:	f7ff ffb1 	bl	8003b08 <restart_spi_dma>
    g_state = APP_SPI_READY;
 8003ba6:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <app_init+0x68>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	701a      	strb	r2, [r3, #0]
}
 8003bac:	bf00      	nop
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	20000cc0 	.word	0x20000cc0
 8003bb4:	20000ce4 	.word	0x20000ce4
 8003bb8:	20000c78 	.word	0x20000c78
 8003bbc:	20000d14 	.word	0x20000d14
 8003bc0:	20000d40 	.word	0x20000d40

08003bc4 <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 8003bca:	4b19      	ldr	r3, [pc, #100]	@ (8003c30 <app_poll+0x6c>)
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d028      	beq.n	8003c26 <app_poll+0x62>
    g_spi_round_done = 0u;
 8003bd4:	4b16      	ldr	r3, [pc, #88]	@ (8003c30 <app_poll+0x6c>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 8003bda:	213c      	movs	r1, #60	@ 0x3c
 8003bdc:	4815      	ldr	r0, [pc, #84]	@ (8003c34 <app_poll+0x70>)
 8003bde:	f7ff fee7 	bl	80039b0 <is_fill42>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d119      	bne.n	8003c1c <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8003be8:	2300      	movs	r3, #0
 8003bea:	80fb      	strh	r3, [r7, #6]
 8003bec:	2300      	movs	r3, #0
 8003bee:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8003bf0:	1d3a      	adds	r2, r7, #4
 8003bf2:	1dbb      	adds	r3, r7, #6
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	480f      	ldr	r0, [pc, #60]	@ (8003c34 <app_poll+0x70>)
 8003bf8:	f7ff fef9 	bl	80039ee <find_frame>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d009      	beq.n	8003c16 <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 8003c02:	88fb      	ldrh	r3, [r7, #6]
 8003c04:	461a      	mov	r2, r3
 8003c06:	4b0b      	ldr	r3, [pc, #44]	@ (8003c34 <app_poll+0x70>)
 8003c08:	4413      	add	r3, r2
 8003c0a:	88ba      	ldrh	r2, [r7, #4]
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	480a      	ldr	r0, [pc, #40]	@ (8003c38 <app_poll+0x74>)
 8003c10:	f7fd fc66 	bl	80014e0 <router_feed_bytes>
 8003c14:	e002      	b.n	8003c1c <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 8003c16:	4b09      	ldr	r3, [pc, #36]	@ (8003c3c <app_poll+0x78>)
 8003c18:	2201      	movs	r2, #1
 8003c1a:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 8003c1c:	f7ff ff26 	bl	8003a6c <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8003c20:	f7ff ff72 	bl	8003b08 <restart_spi_dma>
 8003c24:	e000      	b.n	8003c28 <app_poll+0x64>
    if (!g_spi_round_done) return;
 8003c26:	bf00      	nop
}
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	20000d3e 	.word	0x20000d3e
 8003c34:	20000ce8 	.word	0x20000ce8
 8003c38:	20000c78 	.word	0x20000c78
 8003c3c:	20000d3f 	.word	0x20000d3f

08003c40 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d008      	beq.n	8003c60 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a07      	ldr	r2, [pc, #28]	@ (8003c70 <app_spi_isr_txrx_done+0x30>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d105      	bne.n	8003c64 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 8003c58:	4b06      	ldr	r3, [pc, #24]	@ (8003c74 <app_spi_isr_txrx_done+0x34>)
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	701a      	strb	r2, [r3, #0]
 8003c5e:	e002      	b.n	8003c66 <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8003c60:	bf00      	nop
 8003c62:	e000      	b.n	8003c66 <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8003c64:	bf00      	nop
}
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	40003800 	.word	0x40003800
 8003c74:	20000d3e 	.word	0x20000d3e

08003c78 <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 8003c82:	4b0f      	ldr	r3, [pc, #60]	@ (8003cc0 <app_resp_push+0x48>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d005      	beq.n	8003c96 <app_resp_push+0x1e>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <app_resp_push+0x1e>
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d102      	bne.n	8003c9c <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 8003c96:	f04f 33ff 	mov.w	r3, #4294967295
 8003c9a:	e00d      	b.n	8003cb8 <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	2b14      	cmp	r3, #20
 8003ca0:	d902      	bls.n	8003ca8 <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8003ca2:	f06f 0303 	mvn.w	r3, #3
 8003ca6:	e007      	b.n	8003cb8 <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 8003ca8:	4b05      	ldr	r3, [pc, #20]	@ (8003cc0 <app_resp_push+0x48>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	6879      	ldr	r1, [r7, #4]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fd fa6d 	bl	8001190 <resp_fifo_push>
 8003cb6:	4603      	mov	r3, r0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3708      	adds	r7, #8
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	20000ce4 	.word	0x20000ce4

08003cc4 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b08e      	sub	sp, #56	@ 0x38
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8003ccc:	f107 0314 	add.w	r3, r7, #20
 8003cd0:	2224      	movs	r2, #36	@ 0x24
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f009 ff9d 	bl	800dc14 <memset>
    TIM_MasterConfigTypeDef master = {0};
 8003cda:	f107 0308 	add.w	r3, r7, #8
 8003cde:	2200      	movs	r2, #0
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	605a      	str	r2, [r3, #4]
 8003ce4:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003cea:	2300      	movs	r3, #0
 8003cec:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8003d02:	2300      	movs	r3, #0
 8003d04:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 8003d06:	2300      	movs	r3, #0
 8003d08:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 8003d0a:	f107 0314 	add.w	r3, r7, #20
 8003d0e:	4619      	mov	r1, r3
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f006 fba3 	bl	800a45c <HAL_TIM_Encoder_Init>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d001      	beq.n	8003d20 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8003d1c:	f000 fb76 	bl	800440c <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d20:	2300      	movs	r3, #0
 8003d22:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d24:	2300      	movs	r3, #0
 8003d26:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8003d28:	f107 0308 	add.w	r3, r7, #8
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f008 fa78 	bl	800c224 <HAL_TIMEx_MasterConfigSynchronization>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 8003d3a:	f000 fb67 	bl	800440c <Error_Handler>
    }
}
 8003d3e:	bf00      	nop
 8003d40:	3738      	adds	r7, #56	@ 0x38
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b08a      	sub	sp, #40	@ 0x28
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	60f8      	str	r0, [r7, #12]
 8003d4e:	60b9      	str	r1, [r7, #8]
 8003d50:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8003d52:	f107 0314 	add.w	r3, r7, #20
 8003d56:	2200      	movs	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	605a      	str	r2, [r3, #4]
 8003d5c:	609a      	str	r2, [r3, #8]
 8003d5e:	60da      	str	r2, [r3, #12]
 8003d60:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 8003d66:	2301      	movs	r3, #1
 8003d68:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 8003d72:	f107 0314 	add.w	r3, r7, #20
 8003d76:	4619      	mov	r1, r3
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f001 fe1b 	bl	80059b4 <HAL_GPIO_Init>
}
 8003d7e:	bf00      	nop
 8003d80:	3728      	adds	r7, #40	@ 0x28
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8003d8e:	1d3b      	adds	r3, r7, #4
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	605a      	str	r2, [r3, #4]
 8003d96:	609a      	str	r2, [r3, #8]
 8003d98:	60da      	str	r2, [r3, #12]
 8003d9a:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8003d9c:	2203      	movs	r2, #3
 8003d9e:	2113      	movs	r1, #19
 8003da0:	4824      	ldr	r0, [pc, #144]	@ (8003e34 <board_config_apply_motion_gpio+0xac>)
 8003da2:	f7ff ffd0 	bl	8003d46 <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8003da6:	2203      	movs	r2, #3
 8003da8:	2104      	movs	r1, #4
 8003daa:	4822      	ldr	r0, [pc, #136]	@ (8003e34 <board_config_apply_motion_gpio+0xac>)
 8003dac:	f7ff ffcb 	bl	8003d46 <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8003db0:	2203      	movs	r2, #3
 8003db2:	210c      	movs	r1, #12
 8003db4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003db8:	f7ff ffc5 	bl	8003d46 <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	2130      	movs	r1, #48	@ 0x30
 8003dc0:	481d      	ldr	r0, [pc, #116]	@ (8003e38 <board_config_apply_motion_gpio+0xb0>)
 8003dc2:	f7ff ffc0 	bl	8003d46 <configure_output>
    configure_output(GPIOA, GPIO_PIN_8, GPIO_SPEED_FREQ_LOW);
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003dcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003dd0:	f7ff ffb9 	bl	8003d46 <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2117      	movs	r1, #23
 8003dd8:	4816      	ldr	r0, [pc, #88]	@ (8003e34 <board_config_apply_motion_gpio+0xac>)
 8003dda:	f002 f897 	bl	8005f0c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 8003dde:	2200      	movs	r2, #0
 8003de0:	210c      	movs	r1, #12
 8003de2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003de6:	f002 f891 	bl	8005f0c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_SET);
 8003dea:	2201      	movs	r2, #1
 8003dec:	2130      	movs	r1, #48	@ 0x30
 8003dee:	4812      	ldr	r0, [pc, #72]	@ (8003e38 <board_config_apply_motion_gpio+0xb0>)
 8003df0:	f002 f88c 	bl	8005f0c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8003df4:	2201      	movs	r2, #1
 8003df6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003dfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003dfe:	f002 f885 	bl	8005f0c <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003e02:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003e06:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	60fb      	str	r3, [r7, #12]

    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 8003e0c:	2307      	movs	r3, #7
 8003e0e:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8003e10:	1d3b      	adds	r3, r7, #4
 8003e12:	4619      	mov	r1, r3
 8003e14:	4808      	ldr	r0, [pc, #32]	@ (8003e38 <board_config_apply_motion_gpio+0xb0>)
 8003e16:	f001 fdcd 	bl	80059b4 <HAL_GPIO_Init>

    init.Pin = GPIO_PIN_13;
 8003e1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e1e:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8003e20:	1d3b      	adds	r3, r7, #4
 8003e22:	4619      	mov	r1, r3
 8003e24:	4804      	ldr	r0, [pc, #16]	@ (8003e38 <board_config_apply_motion_gpio+0xb0>)
 8003e26:	f001 fdc5 	bl	80059b4 <HAL_GPIO_Init>
}
 8003e2a:	bf00      	nop
 8003e2c:	3718      	adds	r7, #24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	48000400 	.word	0x48000400
 8003e38:	48000800 	.word	0x48000800

08003e3c <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 8003e40:	4803      	ldr	r0, [pc, #12]	@ (8003e50 <board_config_force_encoder_quadrature+0x14>)
 8003e42:	f7ff ff3f 	bl	8003cc4 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 8003e46:	4803      	ldr	r0, [pc, #12]	@ (8003e54 <board_config_force_encoder_quadrature+0x18>)
 8003e48:	f7ff ff3c 	bl	8003cc4 <configure_encoder_timer>
}
 8003e4c:	bf00      	nop
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	20000e7c 	.word	0x20000e7c
 8003e54:	20000ec8 	.word	0x20000ec8

08003e58 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2100      	movs	r1, #0
 8003e60:	2006      	movs	r0, #6
 8003e62:	f001 fa11 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003e66:	2006      	movs	r0, #6
 8003e68:	f001 fa3a 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	2100      	movs	r1, #0
 8003e70:	2007      	movs	r0, #7
 8003e72:	f001 fa09 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003e76:	2007      	movs	r0, #7
 8003e78:	f001 fa32 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	2100      	movs	r1, #0
 8003e80:	2008      	movs	r0, #8
 8003e82:	f001 fa01 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003e86:	2008      	movs	r0, #8
 8003e88:	f001 fa2a 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	2100      	movs	r1, #0
 8003e90:	2028      	movs	r0, #40	@ 0x28
 8003e92:	f001 f9f9 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003e96:	2028      	movs	r0, #40	@ 0x28
 8003e98:	f001 fa22 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	2036      	movs	r0, #54	@ 0x36
 8003ea2:	f001 f9f1 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003ea6:	2036      	movs	r0, #54	@ 0x36
 8003ea8:	f001 fa1a 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 8003eac:	2200      	movs	r2, #0
 8003eae:	2102      	movs	r1, #2
 8003eb0:	200e      	movs	r0, #14
 8003eb2:	f001 f9e9 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003eb6:	200e      	movs	r0, #14
 8003eb8:	f001 fa12 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	2102      	movs	r1, #2
 8003ec0:	200f      	movs	r0, #15
 8003ec2:	f001 f9e1 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003ec6:	200f      	movs	r0, #15
 8003ec8:	f001 fa0a 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8003ecc:	2200      	movs	r2, #0
 8003ece:	2103      	movs	r1, #3
 8003ed0:	2037      	movs	r0, #55	@ 0x37
 8003ed2:	f001 f9d9 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003ed6:	2037      	movs	r0, #55	@ 0x37
 8003ed8:	f001 fa02 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8003edc:	2200      	movs	r2, #0
 8003ede:	2104      	movs	r1, #4
 8003ee0:	2025      	movs	r0, #37	@ 0x25
 8003ee2:	f001 f9d1 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003ee6:	2025      	movs	r0, #37	@ 0x25
 8003ee8:	f001 f9fa 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8003eec:	2200      	movs	r2, #0
 8003eee:	2105      	movs	r1, #5
 8003ef0:	2024      	movs	r0, #36	@ 0x24
 8003ef2:	f001 f9c9 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003ef6:	2024      	movs	r0, #36	@ 0x24
 8003ef8:	f001 f9f2 	bl	80052e0 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 8003efc:	2200      	movs	r2, #0
 8003efe:	2106      	movs	r1, #6
 8003f00:	2018      	movs	r0, #24
 8003f02:	f001 f9c1 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003f06:	2018      	movs	r0, #24
 8003f08:	f001 f9ea 	bl	80052e0 <HAL_NVIC_EnableIRQ>
}
 8003f0c:	bf00      	nop
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f16:	4b10      	ldr	r3, [pc, #64]	@ (8003f58 <MX_DMA_Init+0x48>)
 8003f18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f1a:	4a0f      	ldr	r2, [pc, #60]	@ (8003f58 <MX_DMA_Init+0x48>)
 8003f1c:	f043 0301 	orr.w	r3, r3, #1
 8003f20:	6493      	str	r3, [r2, #72]	@ 0x48
 8003f22:	4b0d      	ldr	r3, [pc, #52]	@ (8003f58 <MX_DMA_Init+0x48>)
 8003f24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	607b      	str	r3, [r7, #4]
 8003f2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003f2e:	2200      	movs	r2, #0
 8003f30:	2100      	movs	r1, #0
 8003f32:	200e      	movs	r0, #14
 8003f34:	f001 f9a8 	bl	8005288 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003f38:	200e      	movs	r0, #14
 8003f3a:	f001 f9d1 	bl	80052e0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003f3e:	2200      	movs	r2, #0
 8003f40:	2100      	movs	r1, #0
 8003f42:	200f      	movs	r0, #15
 8003f44:	f001 f9a0 	bl	8005288 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003f48:	200f      	movs	r0, #15
 8003f4a:	f001 f9c9 	bl	80052e0 <HAL_NVIC_EnableIRQ>

}
 8003f4e:	bf00      	nop
 8003f50:	3708      	adds	r7, #8
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40021000 	.word	0x40021000

08003f5c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b08c      	sub	sp, #48	@ 0x30
 8003f60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f62:	f107 031c 	add.w	r3, r7, #28
 8003f66:	2200      	movs	r2, #0
 8003f68:	601a      	str	r2, [r3, #0]
 8003f6a:	605a      	str	r2, [r3, #4]
 8003f6c:	609a      	str	r2, [r3, #8]
 8003f6e:	60da      	str	r2, [r3, #12]
 8003f70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f72:	4b4d      	ldr	r3, [pc, #308]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f76:	4a4c      	ldr	r2, [pc, #304]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003f78:	f043 0310 	orr.w	r3, r3, #16
 8003f7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f7e:	4b4a      	ldr	r3, [pc, #296]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	61bb      	str	r3, [r7, #24]
 8003f88:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f8a:	4b47      	ldr	r3, [pc, #284]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f8e:	4a46      	ldr	r2, [pc, #280]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003f90:	f043 0304 	orr.w	r3, r3, #4
 8003f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f96:	4b44      	ldr	r3, [pc, #272]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f9a:	f003 0304 	and.w	r3, r3, #4
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003fa2:	4b41      	ldr	r3, [pc, #260]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fa6:	4a40      	ldr	r2, [pc, #256]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fae:	4b3e      	ldr	r3, [pc, #248]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb6:	613b      	str	r3, [r7, #16]
 8003fb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fba:	4b3b      	ldr	r3, [pc, #236]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fbe:	4a3a      	ldr	r2, [pc, #232]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fc0:	f043 0301 	orr.w	r3, r3, #1
 8003fc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fc6:	4b38      	ldr	r3, [pc, #224]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fd2:	4b35      	ldr	r3, [pc, #212]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fd6:	4a34      	ldr	r2, [pc, #208]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fd8:	f043 0302 	orr.w	r3, r3, #2
 8003fdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fde:	4b32      	ldr	r3, [pc, #200]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	60bb      	str	r3, [r7, #8]
 8003fe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003fea:	4b2f      	ldr	r3, [pc, #188]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fee:	4a2e      	ldr	r2, [pc, #184]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003ff0:	f043 0308 	orr.w	r3, r3, #8
 8003ff4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ff6:	4b2c      	ldr	r3, [pc, #176]	@ (80040a8 <MX_GPIO_Init+0x14c>)
 8003ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	607b      	str	r3, [r7, #4]
 8004000:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8004002:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004006:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004008:	2303      	movs	r3, #3
 800400a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400c:	2300      	movs	r3, #0
 800400e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004010:	f107 031c 	add.w	r3, r7, #28
 8004014:	4619      	mov	r1, r3
 8004016:	4825      	ldr	r0, [pc, #148]	@ (80040ac <MX_GPIO_Init+0x150>)
 8004018:	f001 fccc 	bl	80059b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 800401c:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 8004020:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004022:	2303      	movs	r3, #3
 8004024:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004026:	2300      	movs	r3, #0
 8004028:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800402a:	f107 031c 	add.w	r3, r7, #28
 800402e:	4619      	mov	r1, r3
 8004030:	481f      	ldr	r0, [pc, #124]	@ (80040b0 <MX_GPIO_Init+0x154>)
 8004032:	f001 fcbf 	bl	80059b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004036:	2303      	movs	r3, #3
 8004038:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800403a:	2303      	movs	r3, #3
 800403c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800403e:	2300      	movs	r3, #0
 8004040:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004042:	f107 031c 	add.w	r3, r7, #28
 8004046:	4619      	mov	r1, r3
 8004048:	481a      	ldr	r0, [pc, #104]	@ (80040b4 <MX_GPIO_Init+0x158>)
 800404a:	f001 fcb3 	bl	80059b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 800404e:	f649 7338 	movw	r3, #40760	@ 0x9f38
 8004052:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004054:	2303      	movs	r3, #3
 8004056:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004058:	2300      	movs	r3, #0
 800405a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800405c:	f107 031c 	add.w	r3, r7, #28
 8004060:	4619      	mov	r1, r3
 8004062:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004066:	f001 fca5 	bl	80059b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800406a:	f64d 733f 	movw	r3, #57151	@ 0xdf3f
 800406e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004070:	2303      	movs	r3, #3
 8004072:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004074:	2300      	movs	r3, #0
 8004076:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004078:	f107 031c 	add.w	r3, r7, #28
 800407c:	4619      	mov	r1, r3
 800407e:	480e      	ldr	r0, [pc, #56]	@ (80040b8 <MX_GPIO_Init+0x15c>)
 8004080:	f001 fc98 	bl	80059b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004084:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 8004088:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800408a:	2303      	movs	r3, #3
 800408c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408e:	2300      	movs	r3, #0
 8004090:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004092:	f107 031c 	add.w	r3, r7, #28
 8004096:	4619      	mov	r1, r3
 8004098:	4808      	ldr	r0, [pc, #32]	@ (80040bc <MX_GPIO_Init+0x160>)
 800409a:	f001 fc8b 	bl	80059b4 <HAL_GPIO_Init>

}
 800409e:	bf00      	nop
 80040a0:	3730      	adds	r7, #48	@ 0x30
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40021000 	.word	0x40021000
 80040ac:	48001000 	.word	0x48001000
 80040b0:	48000800 	.word	0x48000800
 80040b4:	48001c00 	.word	0x48001c00
 80040b8:	48000400 	.word	0x48000400
 80040bc:	48000c00 	.word	0x48000c00

080040c0 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80040c4:	4b16      	ldr	r3, [pc, #88]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 80040c6:	4a17      	ldr	r2, [pc, #92]	@ (8004124 <MX_LPTIM1_Init+0x64>)
 80040c8:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80040ca:	4b15      	ldr	r3, [pc, #84]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80040d0:	4b13      	ldr	r3, [pc, #76]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 80040d2:	2200      	movs	r2, #0
 80040d4:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80040d6:	4b12      	ldr	r3, [pc, #72]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 80040d8:	2200      	movs	r2, #0
 80040da:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80040dc:	4b10      	ldr	r3, [pc, #64]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 80040de:	2200      	movs	r2, #0
 80040e0:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80040e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 80040e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80040e8:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80040ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80040f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80040f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 80040f8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80040fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80040fe:	4b08      	ldr	r3, [pc, #32]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 8004100:	2200      	movs	r2, #0
 8004102:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8004104:	4b06      	ldr	r3, [pc, #24]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 8004106:	2200      	movs	r2, #0
 8004108:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800410a:	4805      	ldr	r0, [pc, #20]	@ (8004120 <MX_LPTIM1_Init+0x60>)
 800410c:	f001 ff64 	bl	8005fd8 <HAL_LPTIM_Init>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8004116:	f000 f979 	bl	800440c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800411a:	bf00      	nop
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	20000d44 	.word	0x20000d44
 8004124:	40007c00 	.word	0x40007c00

08004128 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b0ac      	sub	sp, #176	@ 0xb0
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004130:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004134:	2200      	movs	r2, #0
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	605a      	str	r2, [r3, #4]
 800413a:	609a      	str	r2, [r3, #8]
 800413c:	60da      	str	r2, [r3, #12]
 800413e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004140:	f107 0314 	add.w	r3, r7, #20
 8004144:	2288      	movs	r2, #136	@ 0x88
 8004146:	2100      	movs	r1, #0
 8004148:	4618      	mov	r0, r3
 800414a:	f009 fd63 	bl	800dc14 <memset>
  if(lptimHandle->Instance==LPTIM1)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a25      	ldr	r2, [pc, #148]	@ (80041e8 <HAL_LPTIM_MspInit+0xc0>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d143      	bne.n	80041e0 <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8004158:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800415c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 800415e:	2300      	movs	r3, #0
 8004160:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004162:	f107 0314 	add.w	r3, r7, #20
 8004166:	4618      	mov	r0, r3
 8004168:	f003 fc52 	bl	8007a10 <HAL_RCCEx_PeriphCLKConfig>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8004172:	f000 f94b 	bl	800440c <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8004176:	4b1d      	ldr	r3, [pc, #116]	@ (80041ec <HAL_LPTIM_MspInit+0xc4>)
 8004178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417a:	4a1c      	ldr	r2, [pc, #112]	@ (80041ec <HAL_LPTIM_MspInit+0xc4>)
 800417c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004180:	6593      	str	r3, [r2, #88]	@ 0x58
 8004182:	4b1a      	ldr	r3, [pc, #104]	@ (80041ec <HAL_LPTIM_MspInit+0xc4>)
 8004184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004186:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800418a:	613b      	str	r3, [r7, #16]
 800418c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800418e:	4b17      	ldr	r3, [pc, #92]	@ (80041ec <HAL_LPTIM_MspInit+0xc4>)
 8004190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004192:	4a16      	ldr	r2, [pc, #88]	@ (80041ec <HAL_LPTIM_MspInit+0xc4>)
 8004194:	f043 0304 	orr.w	r3, r3, #4
 8004198:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800419a:	4b14      	ldr	r3, [pc, #80]	@ (80041ec <HAL_LPTIM_MspInit+0xc4>)
 800419c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800419e:	f003 0304 	and.w	r3, r3, #4
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80041a6:	2305      	movs	r3, #5
 80041a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ac:	2302      	movs	r3, #2
 80041ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b2:	2300      	movs	r3, #0
 80041b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041b8:	2300      	movs	r3, #0
 80041ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 80041be:	2301      	movs	r3, #1
 80041c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80041c8:	4619      	mov	r1, r3
 80041ca:	4809      	ldr	r0, [pc, #36]	@ (80041f0 <HAL_LPTIM_MspInit+0xc8>)
 80041cc:	f001 fbf2 	bl	80059b4 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 80041d0:	2200      	movs	r2, #0
 80041d2:	2100      	movs	r1, #0
 80041d4:	2041      	movs	r0, #65	@ 0x41
 80041d6:	f001 f857 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 80041da:	2041      	movs	r0, #65	@ 0x41
 80041dc:	f001 f880 	bl	80052e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 80041e0:	bf00      	nop
 80041e2:	37b0      	adds	r7, #176	@ 0xb0
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40007c00 	.word	0x40007c00
 80041ec:	40021000 	.word	0x40021000
 80041f0:	48000800 	.word	0x48000800

080041f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80041f8:	f000 fee1 	bl	8004fbe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80041fc:	f000 f82c 	bl	8004258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004200:	f7ff feac 	bl	8003f5c <MX_GPIO_Init>
  MX_DMA_Init();
 8004204:	f7ff fe84 	bl	8003f10 <MX_DMA_Init>
  MX_SPI2_Init();
 8004208:	f000 f924 	bl	8004454 <MX_SPI2_Init>
  MX_TIM6_Init();
 800420c:	f000 fbf2 	bl	80049f4 <MX_TIM6_Init>
  MX_TIM5_Init();
 8004210:	f000 fb9a 	bl	8004948 <MX_TIM5_Init>
  MX_TIM7_Init();
 8004214:	f000 fc24 	bl	8004a60 <MX_TIM7_Init>
  MX_TIM3_Init();
 8004218:	f000 fb40 	bl	800489c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800421c:	f000 fe18 	bl	8004e50 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8004220:	f000 fc54 	bl	8004acc <MX_TIM15_Init>
  MX_LPTIM1_Init();
 8004224:	f7ff ff4c 	bl	80040c0 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 8004228:	f7ff fdae 	bl	8003d88 <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 800422c:	f7ff fe06 	bl	8003e3c <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 8004230:	f7ff fe12 	bl	8003e58 <board_config_apply_interrupt_priorities>
    //board_config_apply_spi_dma_profile();
    app_init();
 8004234:	f7ff fc90 	bl	8003b58 <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 8004238:	4805      	ldr	r0, [pc, #20]	@ (8004250 <main+0x5c>)
 800423a:	f005 fbe3 	bl	8009a04 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 800423e:	4805      	ldr	r0, [pc, #20]	@ (8004254 <main+0x60>)
 8004240:	f005 fbe0 	bl	8009a04 <HAL_TIM_Base_Start_IT>
    motion_demo_set_continuous(1);
 8004244:	2001      	movs	r0, #1
 8004246:	f7ff f8f9 	bl	800343c <motion_demo_set_continuous>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 800424a:	f7ff fcbb 	bl	8003bc4 <app_poll>
 800424e:	e7fc      	b.n	800424a <main+0x56>
 8004250:	20000f14 	.word	0x20000f14
 8004254:	20000f60 	.word	0x20000f60

08004258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b096      	sub	sp, #88	@ 0x58
 800425c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800425e:	f107 0314 	add.w	r3, r7, #20
 8004262:	2244      	movs	r2, #68	@ 0x44
 8004264:	2100      	movs	r1, #0
 8004266:	4618      	mov	r0, r3
 8004268:	f009 fcd4 	bl	800dc14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800426c:	463b      	mov	r3, r7
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	605a      	str	r2, [r3, #4]
 8004274:	609a      	str	r2, [r3, #8]
 8004276:	60da      	str	r2, [r3, #12]
 8004278:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800427a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800427e:	f002 fb9f 	bl	80069c0 <HAL_PWREx_ControlVoltageScaling>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8004288:	f000 f8c0 	bl	800440c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800428c:	2310      	movs	r3, #16
 800428e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004290:	2301      	movs	r3, #1
 8004292:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004294:	2300      	movs	r3, #0
 8004296:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004298:	2360      	movs	r3, #96	@ 0x60
 800429a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800429c:	2302      	movs	r3, #2
 800429e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80042a0:	2301      	movs	r3, #1
 80042a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80042a4:	2301      	movs	r3, #1
 80042a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80042a8:	2328      	movs	r3, #40	@ 0x28
 80042aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80042ac:	2307      	movs	r3, #7
 80042ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80042b0:	2302      	movs	r3, #2
 80042b2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80042b4:	2302      	movs	r3, #2
 80042b6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042b8:	f107 0314 	add.w	r3, r7, #20
 80042bc:	4618      	mov	r0, r3
 80042be:	f002 fbe1 	bl	8006a84 <HAL_RCC_OscConfig>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d001      	beq.n	80042cc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80042c8:	f000 f8a0 	bl	800440c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042cc:	230f      	movs	r3, #15
 80042ce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042d0:	2303      	movs	r3, #3
 80042d2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042d4:	2300      	movs	r3, #0
 80042d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80042d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80042de:	2300      	movs	r3, #0
 80042e0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80042e2:	463b      	mov	r3, r7
 80042e4:	2104      	movs	r1, #4
 80042e6:	4618      	mov	r0, r3
 80042e8:	f003 f8ce 	bl	8007488 <HAL_RCC_ClockConfig>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80042f2:	f000 f88b 	bl	800440c <Error_Handler>
  }
}
 80042f6:	bf00      	nop
 80042f8:	3758      	adds	r7, #88	@ 0x58
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b082      	sub	sp, #8
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7ff fc9a 	bl	8003c40 <app_spi_isr_txrx_done>
}
 800430c:	bf00      	nop
 800430e:	3708      	adds	r7, #8
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d013      	beq.n	800434a <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a0c      	ldr	r2, [pc, #48]	@ (8004358 <HAL_SPI_ErrorCallback+0x44>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d110      	bne.n	800434e <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004330:	4a0a      	ldr	r2, [pc, #40]	@ (800435c <HAL_SPI_ErrorCallback+0x48>)
 8004332:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 8004334:	4b0a      	ldr	r3, [pc, #40]	@ (8004360 <HAL_SPI_ErrorCallback+0x4c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3301      	adds	r3, #1
 800433a:	4a09      	ldr	r2, [pc, #36]	@ (8004360 <HAL_SPI_ErrorCallback+0x4c>)
 800433c:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800433e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004342:	4808      	ldr	r0, [pc, #32]	@ (8004364 <HAL_SPI_ErrorCallback+0x50>)
 8004344:	f001 fe0e 	bl	8005f64 <HAL_GPIO_TogglePin>
 8004348:	e002      	b.n	8004350 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 800434a:	bf00      	nop
 800434c:	e000      	b.n	8004350 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 800434e:	bf00      	nop
}
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	40003800 	.word	0x40003800
 800435c:	20000d80 	.word	0x20000d80
 8004360:	20000d7c 	.word	0x20000d7c
 8004364:	48000400 	.word	0x48000400

08004368 <HAL_GPIO_EXTI_Callback>:
/* Botões de segurança (EXTI):
 * - B1 (PC13): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC0): Release/recover + funções extras do demo (pressionado = baixo)
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	4603      	mov	r3, r0
 8004370:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 8004372:	88fb      	ldrh	r3, [r7, #6]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d019      	beq.n	80043ac <HAL_GPIO_EXTI_Callback+0x44>
 8004378:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800437c:	d135      	bne.n	80043ea <HAL_GPIO_EXTI_Callback+0x82>
    case GPIO_PIN_13: /* B1 - E-STOP */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 800437e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004382:	481e      	ldr	r0, [pc, #120]	@ (80043fc <HAL_GPIO_EXTI_Callback+0x94>)
 8004384:	f001 fda2 	bl	8005ecc <HAL_GPIO_ReadPin>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d12f      	bne.n	80043ee <HAL_GPIO_EXTI_Callback+0x86>
            /* Pressionado: aciona E-STOP e para tudo agora */
            safety_estop_assert();
 800438e:	f7ff f9ed 	bl	800376c <safety_estop_assert>
            motion_emergency_stop();
 8004392:	f7ff f901 	bl	8003598 <motion_emergency_stop>
            /* Opcionalmente interrompe os timers para cessar qualquer atividade em ISR */
            HAL_TIM_Base_Stop_IT(&htim6);
 8004396:	481a      	ldr	r0, [pc, #104]	@ (8004400 <HAL_GPIO_EXTI_Callback+0x98>)
 8004398:	f005 fbe8 	bl	8009b6c <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 800439c:	4819      	ldr	r0, [pc, #100]	@ (8004404 <HAL_GPIO_EXTI_Callback+0x9c>)
 800439e:	f005 fbe5 	bl	8009b6c <HAL_TIM_Base_Stop_IT>
            /* Se houver PWM em TIM15 (LED/auxiliar), pare também */
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 80043a2:	2100      	movs	r1, #0
 80043a4:	4818      	ldr	r0, [pc, #96]	@ (8004408 <HAL_GPIO_EXTI_Callback+0xa0>)
 80043a6:	f005 ff25 	bl	800a1f4 <HAL_TIM_PWM_Stop>
        }
        break;
 80043aa:	e020      	b.n	80043ee <HAL_GPIO_EXTI_Callback+0x86>
    case GPIO_PIN_0:  /* B2 - Release/Resume + demo speed step */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80043ac:	2101      	movs	r1, #1
 80043ae:	4813      	ldr	r0, [pc, #76]	@ (80043fc <HAL_GPIO_EXTI_Callback+0x94>)
 80043b0:	f001 fd8c 	bl	8005ecc <HAL_GPIO_ReadPin>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d11b      	bne.n	80043f2 <HAL_GPIO_EXTI_Callback+0x8a>
            /* Libera segurança */
            safety_estop_release();
 80043ba:	f7ff f9f7 	bl	80037ac <safety_estop_release>
            /* Garante que os timers base voltem a rodar */
            HAL_TIM_Base_Start_IT(&htim6);
 80043be:	4810      	ldr	r0, [pc, #64]	@ (8004400 <HAL_GPIO_EXTI_Callback+0x98>)
 80043c0:	f005 fb20 	bl	8009a04 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 80043c4:	480f      	ldr	r0, [pc, #60]	@ (8004404 <HAL_GPIO_EXTI_Callback+0x9c>)
 80043c6:	f005 fb1d 	bl	8009a04 <HAL_TIM_Base_Start_IT>
            /* Reativa movimentos conforme contexto */
            if (motion_demo_is_active()) {
 80043ca:	f7ff f913 	bl	80035f4 <motion_demo_is_active>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <HAL_GPIO_EXTI_Callback+0x72>
                /* Cicla velocidade no modo demo contínuo */
                motion_demo_cycle_speed();
 80043d4:	f7ff f920 	bl	8003618 <motion_demo_cycle_speed>
                motion_demo_set_continuous(1);
                /* Se usa PWM em TIM15 para indicação, retome */
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
            }
        }
        break;
 80043d8:	e00b      	b.n	80043f2 <HAL_GPIO_EXTI_Callback+0x8a>
                motion_demo_set_continuous(1);
 80043da:	2001      	movs	r0, #1
 80043dc:	f7ff f82e 	bl	800343c <motion_demo_set_continuous>
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80043e0:	2100      	movs	r1, #0
 80043e2:	4809      	ldr	r0, [pc, #36]	@ (8004408 <HAL_GPIO_EXTI_Callback+0xa0>)
 80043e4:	f005 fd56 	bl	8009e94 <HAL_TIM_PWM_Start>
        break;
 80043e8:	e003      	b.n	80043f2 <HAL_GPIO_EXTI_Callback+0x8a>
    case GPIO_PIN_1:
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 80043ea:	bf00      	nop
 80043ec:	e002      	b.n	80043f4 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 80043ee:	bf00      	nop
 80043f0:	e000      	b.n	80043f4 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 80043f2:	bf00      	nop
    }
}
 80043f4:	bf00      	nop
 80043f6:	3708      	adds	r7, #8
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	48000800 	.word	0x48000800
 8004400:	20000f14 	.word	0x20000f14
 8004404:	20000f60 	.word	0x20000f60
 8004408:	20000fac 	.word	0x20000fac

0800440c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 8004410:	f04f 32ff 	mov.w	r2, #4294967295
 8004414:	2164      	movs	r1, #100	@ 0x64
 8004416:	2000      	movs	r0, #0
 8004418:	f7fd fd14 	bl	8001e44 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 800441c:	4a04      	ldr	r2, [pc, #16]	@ (8004430 <Error_Handler+0x24>)
 800441e:	4905      	ldr	r1, [pc, #20]	@ (8004434 <Error_Handler+0x28>)
 8004420:	4805      	ldr	r0, [pc, #20]	@ (8004438 <Error_Handler+0x2c>)
 8004422:	f7fd fd23 	bl	8001e6c <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 8004426:	b672      	cpsid	i
}
 8004428:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 800442a:	bf00      	nop
 800442c:	e7fd      	b.n	800442a <Error_Handler+0x1e>
 800442e:	bf00      	nop
 8004430:	0800ede0 	.word	0x0800ede0
 8004434:	0800edf0 	.word	0x0800edf0
 8004438:	0800edf8 	.word	0x0800edf8

0800443c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
	...

08004454 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004458:	4b18      	ldr	r3, [pc, #96]	@ (80044bc <MX_SPI2_Init+0x68>)
 800445a:	4a19      	ldr	r2, [pc, #100]	@ (80044c0 <MX_SPI2_Init+0x6c>)
 800445c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800445e:	4b17      	ldr	r3, [pc, #92]	@ (80044bc <MX_SPI2_Init+0x68>)
 8004460:	2200      	movs	r2, #0
 8004462:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004464:	4b15      	ldr	r3, [pc, #84]	@ (80044bc <MX_SPI2_Init+0x68>)
 8004466:	2200      	movs	r2, #0
 8004468:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800446a:	4b14      	ldr	r3, [pc, #80]	@ (80044bc <MX_SPI2_Init+0x68>)
 800446c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004470:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004472:	4b12      	ldr	r3, [pc, #72]	@ (80044bc <MX_SPI2_Init+0x68>)
 8004474:	2202      	movs	r2, #2
 8004476:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004478:	4b10      	ldr	r3, [pc, #64]	@ (80044bc <MX_SPI2_Init+0x68>)
 800447a:	2201      	movs	r2, #1
 800447c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800447e:	4b0f      	ldr	r3, [pc, #60]	@ (80044bc <MX_SPI2_Init+0x68>)
 8004480:	2200      	movs	r2, #0
 8004482:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004484:	4b0d      	ldr	r3, [pc, #52]	@ (80044bc <MX_SPI2_Init+0x68>)
 8004486:	2200      	movs	r2, #0
 8004488:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800448a:	4b0c      	ldr	r3, [pc, #48]	@ (80044bc <MX_SPI2_Init+0x68>)
 800448c:	2200      	movs	r2, #0
 800448e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004490:	4b0a      	ldr	r3, [pc, #40]	@ (80044bc <MX_SPI2_Init+0x68>)
 8004492:	2200      	movs	r2, #0
 8004494:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8004496:	4b09      	ldr	r3, [pc, #36]	@ (80044bc <MX_SPI2_Init+0x68>)
 8004498:	2207      	movs	r2, #7
 800449a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800449c:	4b07      	ldr	r3, [pc, #28]	@ (80044bc <MX_SPI2_Init+0x68>)
 800449e:	2200      	movs	r2, #0
 80044a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80044a2:	4b06      	ldr	r3, [pc, #24]	@ (80044bc <MX_SPI2_Init+0x68>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80044a8:	4804      	ldr	r0, [pc, #16]	@ (80044bc <MX_SPI2_Init+0x68>)
 80044aa:	f004 fa39 	bl	8008920 <HAL_SPI_Init>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 80044b4:	f7ff ffaa 	bl	800440c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80044b8:	bf00      	nop
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	20000d84 	.word	0x20000d84
 80044c0:	40003800 	.word	0x40003800

080044c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b08a      	sub	sp, #40	@ 0x28
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044cc:	f107 0314 	add.w	r3, r7, #20
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	605a      	str	r2, [r3, #4]
 80044d6:	609a      	str	r2, [r3, #8]
 80044d8:	60da      	str	r2, [r3, #12]
 80044da:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a44      	ldr	r2, [pc, #272]	@ (80045f4 <HAL_SPI_MspInit+0x130>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	f040 8082 	bne.w	80045ec <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80044e8:	4b43      	ldr	r3, [pc, #268]	@ (80045f8 <HAL_SPI_MspInit+0x134>)
 80044ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ec:	4a42      	ldr	r2, [pc, #264]	@ (80045f8 <HAL_SPI_MspInit+0x134>)
 80044ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80044f4:	4b40      	ldr	r3, [pc, #256]	@ (80045f8 <HAL_SPI_MspInit+0x134>)
 80044f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044fc:	613b      	str	r3, [r7, #16]
 80044fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004500:	4b3d      	ldr	r3, [pc, #244]	@ (80045f8 <HAL_SPI_MspInit+0x134>)
 8004502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004504:	4a3c      	ldr	r2, [pc, #240]	@ (80045f8 <HAL_SPI_MspInit+0x134>)
 8004506:	f043 0308 	orr.w	r3, r3, #8
 800450a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800450c:	4b3a      	ldr	r3, [pc, #232]	@ (80045f8 <HAL_SPI_MspInit+0x134>)
 800450e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004510:	f003 0308 	and.w	r3, r3, #8
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8004518:	233a      	movs	r3, #58	@ 0x3a
 800451a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800451c:	2302      	movs	r3, #2
 800451e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004520:	2300      	movs	r3, #0
 8004522:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004524:	2303      	movs	r3, #3
 8004526:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004528:	2305      	movs	r3, #5
 800452a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800452c:	f107 0314 	add.w	r3, r7, #20
 8004530:	4619      	mov	r1, r3
 8004532:	4832      	ldr	r0, [pc, #200]	@ (80045fc <HAL_SPI_MspInit+0x138>)
 8004534:	f001 fa3e 	bl	80059b4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8004538:	4b31      	ldr	r3, [pc, #196]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 800453a:	4a32      	ldr	r2, [pc, #200]	@ (8004604 <HAL_SPI_MspInit+0x140>)
 800453c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 800453e:	4b30      	ldr	r3, [pc, #192]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 8004540:	2201      	movs	r2, #1
 8004542:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004544:	4b2e      	ldr	r3, [pc, #184]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 8004546:	2200      	movs	r2, #0
 8004548:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800454a:	4b2d      	ldr	r3, [pc, #180]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 800454c:	2200      	movs	r2, #0
 800454e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004550:	4b2b      	ldr	r3, [pc, #172]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 8004552:	2280      	movs	r2, #128	@ 0x80
 8004554:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004556:	4b2a      	ldr	r3, [pc, #168]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 8004558:	2200      	movs	r2, #0
 800455a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800455c:	4b28      	ldr	r3, [pc, #160]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 800455e:	2200      	movs	r2, #0
 8004560:	619a      	str	r2, [r3, #24]
    /* Normal mode ensures HAL raises TxRxCplt after N bytes */
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004562:	4b27      	ldr	r3, [pc, #156]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 8004564:	2200      	movs	r2, #0
 8004566:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004568:	4b25      	ldr	r3, [pc, #148]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 800456a:	2200      	movs	r2, #0
 800456c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800456e:	4824      	ldr	r0, [pc, #144]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 8004570:	f000 feda 	bl	8005328 <HAL_DMA_Init>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 800457a:	f7ff ff47 	bl	800440c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a1f      	ldr	r2, [pc, #124]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 8004582:	659a      	str	r2, [r3, #88]	@ 0x58
 8004584:	4a1e      	ldr	r2, [pc, #120]	@ (8004600 <HAL_SPI_MspInit+0x13c>)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800458a:	4b1f      	ldr	r3, [pc, #124]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 800458c:	4a1f      	ldr	r2, [pc, #124]	@ (800460c <HAL_SPI_MspInit+0x148>)
 800458e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8004590:	4b1d      	ldr	r3, [pc, #116]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 8004592:	2201      	movs	r2, #1
 8004594:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004596:	4b1c      	ldr	r3, [pc, #112]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 8004598:	2210      	movs	r2, #16
 800459a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800459c:	4b1a      	ldr	r3, [pc, #104]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 800459e:	2200      	movs	r2, #0
 80045a0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80045a2:	4b19      	ldr	r3, [pc, #100]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 80045a4:	2280      	movs	r2, #128	@ 0x80
 80045a6:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045a8:	4b17      	ldr	r3, [pc, #92]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045ae:	4b16      	ldr	r3, [pc, #88]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	619a      	str	r2, [r3, #24]
    /* Normal mode pairs with per-round restart in app.c */
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80045b4:	4b14      	ldr	r3, [pc, #80]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80045ba:	4b13      	ldr	r3, [pc, #76]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 80045bc:	2200      	movs	r2, #0
 80045be:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80045c0:	4811      	ldr	r0, [pc, #68]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 80045c2:	f000 feb1 	bl	8005328 <HAL_DMA_Init>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 80045cc:	f7ff ff1e 	bl	800440c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a0d      	ldr	r2, [pc, #52]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 80045d4:	655a      	str	r2, [r3, #84]	@ 0x54
 80045d6:	4a0c      	ldr	r2, [pc, #48]	@ (8004608 <HAL_SPI_MspInit+0x144>)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80045dc:	2200      	movs	r2, #0
 80045de:	2100      	movs	r1, #0
 80045e0:	2024      	movs	r0, #36	@ 0x24
 80045e2:	f000 fe51 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80045e6:	2024      	movs	r0, #36	@ 0x24
 80045e8:	f000 fe7a 	bl	80052e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80045ec:	bf00      	nop
 80045ee:	3728      	adds	r7, #40	@ 0x28
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	40003800 	.word	0x40003800
 80045f8:	40021000 	.word	0x40021000
 80045fc:	48000c00 	.word	0x48000c00
 8004600:	20000de8 	.word	0x20000de8
 8004604:	40020044 	.word	0x40020044
 8004608:	20000e30 	.word	0x20000e30
 800460c:	40020058 	.word	0x40020058

08004610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004616:	4b0f      	ldr	r3, [pc, #60]	@ (8004654 <HAL_MspInit+0x44>)
 8004618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800461a:	4a0e      	ldr	r2, [pc, #56]	@ (8004654 <HAL_MspInit+0x44>)
 800461c:	f043 0301 	orr.w	r3, r3, #1
 8004620:	6613      	str	r3, [r2, #96]	@ 0x60
 8004622:	4b0c      	ldr	r3, [pc, #48]	@ (8004654 <HAL_MspInit+0x44>)
 8004624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	607b      	str	r3, [r7, #4]
 800462c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800462e:	4b09      	ldr	r3, [pc, #36]	@ (8004654 <HAL_MspInit+0x44>)
 8004630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004632:	4a08      	ldr	r2, [pc, #32]	@ (8004654 <HAL_MspInit+0x44>)
 8004634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004638:	6593      	str	r3, [r2, #88]	@ 0x58
 800463a:	4b06      	ldr	r3, [pc, #24]	@ (8004654 <HAL_MspInit+0x44>)
 800463c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800463e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004642:	603b      	str	r3, [r7, #0]
 8004644:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	40021000 	.word	0x40021000

08004658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004658:	b480      	push	{r7}
 800465a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800465c:	bf00      	nop
 800465e:	e7fd      	b.n	800465c <NMI_Handler+0x4>

08004660 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004664:	bf00      	nop
 8004666:	e7fd      	b.n	8004664 <HardFault_Handler+0x4>

08004668 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004668:	b480      	push	{r7}
 800466a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800466c:	bf00      	nop
 800466e:	e7fd      	b.n	800466c <MemManage_Handler+0x4>

08004670 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004674:	bf00      	nop
 8004676:	e7fd      	b.n	8004674 <BusFault_Handler+0x4>

08004678 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800467c:	bf00      	nop
 800467e:	e7fd      	b.n	800467c <UsageFault_Handler+0x4>

08004680 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004684:	bf00      	nop
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr

0800468e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800468e:	b480      	push	{r7}
 8004690:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004692:	bf00      	nop
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800469c:	b480      	push	{r7}
 800469e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80046a0:	bf00      	nop
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr

080046aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80046aa:	b580      	push	{r7, lr}
 80046ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80046ae:	f000 fcdb 	bl	8005068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80046b2:	bf00      	nop
 80046b4:	bd80      	pop	{r7, pc}
	...

080046b8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80046bc:	4802      	ldr	r0, [pc, #8]	@ (80046c8 <DMA1_Channel4_IRQHandler+0x10>)
 80046be:	f001 f89a 	bl	80057f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80046c2:	bf00      	nop
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	20000de8 	.word	0x20000de8

080046cc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80046d0:	4802      	ldr	r0, [pc, #8]	@ (80046dc <DMA1_Channel5_IRQHandler+0x10>)
 80046d2:	f001 f890 	bl	80057f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80046d6:	bf00      	nop
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20000e30 	.word	0x20000e30

080046e0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80046e4:	4802      	ldr	r0, [pc, #8]	@ (80046f0 <SPI2_IRQHandler+0x10>)
 80046e6:	f004 fcad 	bl	8009044 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80046ea:	bf00      	nop
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	20000d84 	.word	0x20000d84

080046f4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80046f8:	4802      	ldr	r0, [pc, #8]	@ (8004704 <TIM6_DAC_IRQHandler+0x10>)
 80046fa:	f006 f92f 	bl	800a95c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80046fe:	bf00      	nop
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	20000f14 	.word	0x20000f14

08004708 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800470c:	4802      	ldr	r0, [pc, #8]	@ (8004718 <TIM7_IRQHandler+0x10>)
 800470e:	f006 f925 	bl	800a95c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004712:	bf00      	nop
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	20000f60 	.word	0x20000f60

0800471c <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8004720:	4802      	ldr	r0, [pc, #8]	@ (800472c <LPTIM1_IRQHandler+0x10>)
 8004722:	f001 ff1f 	bl	8006564 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8004726:	bf00      	nop
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	20000d44 	.word	0x20000d44

08004730 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004734:	2001      	movs	r0, #1
 8004736:	f001 fc37 	bl	8005fa8 <HAL_GPIO_EXTI_IRQHandler>
}
 800473a:	bf00      	nop
 800473c:	bd80      	pop	{r7, pc}

0800473e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004742:	2002      	movs	r0, #2
 8004744:	f001 fc30 	bl	8005fa8 <HAL_GPIO_EXTI_IRQHandler>
}
 8004748:	bf00      	nop
 800474a:	bd80      	pop	{r7, pc}

0800474c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004750:	2004      	movs	r0, #4
 8004752:	f001 fc29 	bl	8005fa8 <HAL_GPIO_EXTI_IRQHandler>
}
 8004756:	bf00      	nop
 8004758:	bd80      	pop	{r7, pc}

0800475a <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800475e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004762:	f001 fc21 	bl	8005fa8 <HAL_GPIO_EXTI_IRQHandler>
}
 8004766:	bf00      	nop
 8004768:	bd80      	pop	{r7, pc}

0800476a <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 800476a:	b580      	push	{r7, lr}
 800476c:	b086      	sub	sp, #24
 800476e:	af00      	add	r7, sp, #0
 8004770:	60f8      	str	r0, [r7, #12]
 8004772:	60b9      	str	r1, [r7, #8]
 8004774:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004776:	2300      	movs	r3, #0
 8004778:	617b      	str	r3, [r7, #20]
 800477a:	e00a      	b.n	8004792 <_read+0x28>
		*ptr++ = __io_getchar();
 800477c:	f3af 8000 	nop.w
 8004780:	4601      	mov	r1, r0
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	1c5a      	adds	r2, r3, #1
 8004786:	60ba      	str	r2, [r7, #8]
 8004788:	b2ca      	uxtb	r2, r1
 800478a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	3301      	adds	r3, #1
 8004790:	617b      	str	r3, [r7, #20]
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	429a      	cmp	r2, r3
 8004798:	dbf0      	blt.n	800477c <_read+0x12>
	}

	return len;
 800479a:	687b      	ldr	r3, [r7, #4]
}
 800479c:	4618      	mov	r0, r3
 800479e:	3718      	adds	r7, #24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 80047ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <_fstat>:

int _fstat(int file, struct stat *st) {
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80047cc:	605a      	str	r2, [r3, #4]
	return 0;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <_isatty>:

int _isatty(int file) {
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80047e4:	2301      	movs	r3, #1
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80047f2:	b480      	push	{r7}
 80047f4:	b085      	sub	sp, #20
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	60f8      	str	r0, [r7, #12]
 80047fa:	60b9      	str	r1, [r7, #8]
 80047fc:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8004814:	4a14      	ldr	r2, [pc, #80]	@ (8004868 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8004816:	4b15      	ldr	r3, [pc, #84]	@ (800486c <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8004820:	4b13      	ldr	r3, [pc, #76]	@ (8004870 <_sbrk+0x64>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d102      	bne.n	800482e <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8004828:	4b11      	ldr	r3, [pc, #68]	@ (8004870 <_sbrk+0x64>)
 800482a:	4a12      	ldr	r2, [pc, #72]	@ (8004874 <_sbrk+0x68>)
 800482c:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 800482e:	4b10      	ldr	r3, [pc, #64]	@ (8004870 <_sbrk+0x64>)
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4413      	add	r3, r2
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	429a      	cmp	r2, r3
 800483a:	d207      	bcs.n	800484c <_sbrk+0x40>
		errno = ENOMEM;
 800483c:	f009 fa48 	bl	800dcd0 <__errno>
 8004840:	4603      	mov	r3, r0
 8004842:	220c      	movs	r2, #12
 8004844:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8004846:	f04f 33ff 	mov.w	r3, #4294967295
 800484a:	e009      	b.n	8004860 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 800484c:	4b08      	ldr	r3, [pc, #32]	@ (8004870 <_sbrk+0x64>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8004852:	4b07      	ldr	r3, [pc, #28]	@ (8004870 <_sbrk+0x64>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4413      	add	r3, r2
 800485a:	4a05      	ldr	r2, [pc, #20]	@ (8004870 <_sbrk+0x64>)
 800485c:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 800485e:	68fb      	ldr	r3, [r7, #12]
}
 8004860:	4618      	mov	r0, r3
 8004862:	3718      	adds	r7, #24
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	20018000 	.word	0x20018000
 800486c:	00000400 	.word	0x00000400
 8004870:	20000e78 	.word	0x20000e78
 8004874:	200011d0 	.word	0x200011d0

08004878 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 800487c:	4b06      	ldr	r3, [pc, #24]	@ (8004898 <SystemInit+0x20>)
 800487e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004882:	4a05      	ldr	r2, [pc, #20]	@ (8004898 <SystemInit+0x20>)
 8004884:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004888:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800488c:	bf00      	nop
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	e000ed00 	.word	0xe000ed00

0800489c <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b08c      	sub	sp, #48	@ 0x30
 80048a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80048a2:	f107 030c 	add.w	r3, r7, #12
 80048a6:	2224      	movs	r2, #36	@ 0x24
 80048a8:	2100      	movs	r1, #0
 80048aa:	4618      	mov	r0, r3
 80048ac:	f009 f9b2 	bl	800dc14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048b0:	463b      	mov	r3, r7
 80048b2:	2200      	movs	r2, #0
 80048b4:	601a      	str	r2, [r3, #0]
 80048b6:	605a      	str	r2, [r3, #4]
 80048b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80048ba:	4b21      	ldr	r3, [pc, #132]	@ (8004940 <MX_TIM3_Init+0xa4>)
 80048bc:	4a21      	ldr	r2, [pc, #132]	@ (8004944 <MX_TIM3_Init+0xa8>)
 80048be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80048c0:	4b1f      	ldr	r3, [pc, #124]	@ (8004940 <MX_TIM3_Init+0xa4>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004940 <MX_TIM3_Init+0xa4>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80048cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004940 <MX_TIM3_Init+0xa4>)
 80048ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004940 <MX_TIM3_Init+0xa4>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048da:	4b19      	ldr	r3, [pc, #100]	@ (8004940 <MX_TIM3_Init+0xa4>)
 80048dc:	2200      	movs	r2, #0
 80048de:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80048e0:	2301      	movs	r3, #1
 80048e2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80048e4:	2300      	movs	r3, #0
 80048e6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80048e8:	2301      	movs	r3, #1
 80048ea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80048ec:	2300      	movs	r3, #0
 80048ee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80048f4:	2300      	movs	r3, #0
 80048f6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80048f8:	2301      	movs	r3, #1
 80048fa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80048fc:	2300      	movs	r3, #0
 80048fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004900:	2300      	movs	r3, #0
 8004902:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004904:	f107 030c 	add.w	r3, r7, #12
 8004908:	4619      	mov	r1, r3
 800490a:	480d      	ldr	r0, [pc, #52]	@ (8004940 <MX_TIM3_Init+0xa4>)
 800490c:	f005 fda6 	bl	800a45c <HAL_TIM_Encoder_Init>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8004916:	f7ff fd79 	bl	800440c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800491a:	2300      	movs	r3, #0
 800491c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800491e:	2300      	movs	r3, #0
 8004920:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004922:	463b      	mov	r3, r7
 8004924:	4619      	mov	r1, r3
 8004926:	4806      	ldr	r0, [pc, #24]	@ (8004940 <MX_TIM3_Init+0xa4>)
 8004928:	f007 fc7c 	bl	800c224 <HAL_TIMEx_MasterConfigSynchronization>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8004932:	f7ff fd6b 	bl	800440c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004936:	bf00      	nop
 8004938:	3730      	adds	r7, #48	@ 0x30
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	20000e7c 	.word	0x20000e7c
 8004944:	40000400 	.word	0x40000400

08004948 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08c      	sub	sp, #48	@ 0x30
 800494c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800494e:	f107 030c 	add.w	r3, r7, #12
 8004952:	2224      	movs	r2, #36	@ 0x24
 8004954:	2100      	movs	r1, #0
 8004956:	4618      	mov	r0, r3
 8004958:	f009 f95c 	bl	800dc14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800495c:	463b      	mov	r3, r7
 800495e:	2200      	movs	r2, #0
 8004960:	601a      	str	r2, [r3, #0]
 8004962:	605a      	str	r2, [r3, #4]
 8004964:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004966:	4b21      	ldr	r3, [pc, #132]	@ (80049ec <MX_TIM5_Init+0xa4>)
 8004968:	4a21      	ldr	r2, [pc, #132]	@ (80049f0 <MX_TIM5_Init+0xa8>)
 800496a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800496c:	4b1f      	ldr	r3, [pc, #124]	@ (80049ec <MX_TIM5_Init+0xa4>)
 800496e:	2200      	movs	r2, #0
 8004970:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004972:	4b1e      	ldr	r3, [pc, #120]	@ (80049ec <MX_TIM5_Init+0xa4>)
 8004974:	2200      	movs	r2, #0
 8004976:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8004978:	4b1c      	ldr	r3, [pc, #112]	@ (80049ec <MX_TIM5_Init+0xa4>)
 800497a:	f04f 32ff 	mov.w	r2, #4294967295
 800497e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004980:	4b1a      	ldr	r3, [pc, #104]	@ (80049ec <MX_TIM5_Init+0xa4>)
 8004982:	2200      	movs	r2, #0
 8004984:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004986:	4b19      	ldr	r3, [pc, #100]	@ (80049ec <MX_TIM5_Init+0xa4>)
 8004988:	2200      	movs	r2, #0
 800498a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800498c:	2301      	movs	r3, #1
 800498e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004990:	2300      	movs	r3, #0
 8004992:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004994:	2301      	movs	r3, #1
 8004996:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004998:	2300      	movs	r3, #0
 800499a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800499c:	2300      	movs	r3, #0
 800499e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80049a0:	2300      	movs	r3, #0
 80049a2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80049a4:	2301      	movs	r3, #1
 80049a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80049a8:	2300      	movs	r3, #0
 80049aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80049ac:	2300      	movs	r3, #0
 80049ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80049b0:	f107 030c 	add.w	r3, r7, #12
 80049b4:	4619      	mov	r1, r3
 80049b6:	480d      	ldr	r0, [pc, #52]	@ (80049ec <MX_TIM5_Init+0xa4>)
 80049b8:	f005 fd50 	bl	800a45c <HAL_TIM_Encoder_Init>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80049c2:	f7ff fd23 	bl	800440c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049c6:	2300      	movs	r3, #0
 80049c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049ca:	2300      	movs	r3, #0
 80049cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80049ce:	463b      	mov	r3, r7
 80049d0:	4619      	mov	r1, r3
 80049d2:	4806      	ldr	r0, [pc, #24]	@ (80049ec <MX_TIM5_Init+0xa4>)
 80049d4:	f007 fc26 	bl	800c224 <HAL_TIMEx_MasterConfigSynchronization>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80049de:	f7ff fd15 	bl	800440c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80049e2:	bf00      	nop
 80049e4:	3730      	adds	r7, #48	@ 0x30
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	20000ec8 	.word	0x20000ec8
 80049f0:	40000c00 	.word	0x40000c00

080049f4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049fa:	1d3b      	adds	r3, r7, #4
 80049fc:	2200      	movs	r2, #0
 80049fe:	601a      	str	r2, [r3, #0]
 8004a00:	605a      	str	r2, [r3, #4]
 8004a02:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004a04:	4b14      	ldr	r3, [pc, #80]	@ (8004a58 <MX_TIM6_Init+0x64>)
 8004a06:	4a15      	ldr	r2, [pc, #84]	@ (8004a5c <MX_TIM6_Init+0x68>)
 8004a08:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8004a0a:	4b13      	ldr	r3, [pc, #76]	@ (8004a58 <MX_TIM6_Init+0x64>)
 8004a0c:	224f      	movs	r2, #79	@ 0x4f
 8004a0e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a10:	4b11      	ldr	r3, [pc, #68]	@ (8004a58 <MX_TIM6_Init+0x64>)
 8004a12:	2200      	movs	r2, #0
 8004a14:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 8004a16:	4b10      	ldr	r3, [pc, #64]	@ (8004a58 <MX_TIM6_Init+0x64>)
 8004a18:	2213      	movs	r2, #19
 8004a1a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8004a58 <MX_TIM6_Init+0x64>)
 8004a1e:	2280      	movs	r2, #128	@ 0x80
 8004a20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004a22:	480d      	ldr	r0, [pc, #52]	@ (8004a58 <MX_TIM6_Init+0x64>)
 8004a24:	f004 fee4 	bl	80097f0 <HAL_TIM_Base_Init>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004a2e:	f7ff fced 	bl	800440c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004a32:	2320      	movs	r3, #32
 8004a34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a36:	2300      	movs	r3, #0
 8004a38:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004a3a:	1d3b      	adds	r3, r7, #4
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	4806      	ldr	r0, [pc, #24]	@ (8004a58 <MX_TIM6_Init+0x64>)
 8004a40:	f007 fbf0 	bl	800c224 <HAL_TIMEx_MasterConfigSynchronization>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d001      	beq.n	8004a4e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004a4a:	f7ff fcdf 	bl	800440c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004a4e:	bf00      	nop
 8004a50:	3710      	adds	r7, #16
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	20000f14 	.word	0x20000f14
 8004a5c:	40001000 	.word	0x40001000

08004a60 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a66:	1d3b      	adds	r3, r7, #4
 8004a68:	2200      	movs	r2, #0
 8004a6a:	601a      	str	r2, [r3, #0]
 8004a6c:	605a      	str	r2, [r3, #4]
 8004a6e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004a70:	4b14      	ldr	r3, [pc, #80]	@ (8004ac4 <MX_TIM7_Init+0x64>)
 8004a72:	4a15      	ldr	r2, [pc, #84]	@ (8004ac8 <MX_TIM7_Init+0x68>)
 8004a74:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8004a76:	4b13      	ldr	r3, [pc, #76]	@ (8004ac4 <MX_TIM7_Init+0x64>)
 8004a78:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8004a7c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a7e:	4b11      	ldr	r3, [pc, #68]	@ (8004ac4 <MX_TIM7_Init+0x64>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8004a84:	4b0f      	ldr	r3, [pc, #60]	@ (8004ac4 <MX_TIM7_Init+0x64>)
 8004a86:	2209      	movs	r2, #9
 8004a88:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004ac4 <MX_TIM7_Init+0x64>)
 8004a8c:	2280      	movs	r2, #128	@ 0x80
 8004a8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004a90:	480c      	ldr	r0, [pc, #48]	@ (8004ac4 <MX_TIM7_Init+0x64>)
 8004a92:	f004 fead 	bl	80097f0 <HAL_TIM_Base_Init>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8004a9c:	f7ff fcb6 	bl	800440c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004aa8:	1d3b      	adds	r3, r7, #4
 8004aaa:	4619      	mov	r1, r3
 8004aac:	4805      	ldr	r0, [pc, #20]	@ (8004ac4 <MX_TIM7_Init+0x64>)
 8004aae:	f007 fbb9 	bl	800c224 <HAL_TIMEx_MasterConfigSynchronization>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d001      	beq.n	8004abc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8004ab8:	f7ff fca8 	bl	800440c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004abc:	bf00      	nop
 8004abe:	3710      	adds	r7, #16
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	20000f60 	.word	0x20000f60
 8004ac8:	40001400 	.word	0x40001400

08004acc <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b09a      	sub	sp, #104	@ 0x68
 8004ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ad2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	601a      	str	r2, [r3, #0]
 8004ada:	605a      	str	r2, [r3, #4]
 8004adc:	609a      	str	r2, [r3, #8]
 8004ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ae0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	605a      	str	r2, [r3, #4]
 8004aea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004aec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004af0:	2200      	movs	r2, #0
 8004af2:	601a      	str	r2, [r3, #0]
 8004af4:	605a      	str	r2, [r3, #4]
 8004af6:	609a      	str	r2, [r3, #8]
 8004af8:	60da      	str	r2, [r3, #12]
 8004afa:	611a      	str	r2, [r3, #16]
 8004afc:	615a      	str	r2, [r3, #20]
 8004afe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004b00:	1d3b      	adds	r3, r7, #4
 8004b02:	222c      	movs	r2, #44	@ 0x2c
 8004b04:	2100      	movs	r1, #0
 8004b06:	4618      	mov	r0, r3
 8004b08:	f009 f884 	bl	800dc14 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8004b0c:	4b3e      	ldr	r3, [pc, #248]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b0e:	4a3f      	ldr	r2, [pc, #252]	@ (8004c0c <MX_TIM15_Init+0x140>)
 8004b10:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 8004b12:	4b3d      	ldr	r3, [pc, #244]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b14:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8004b18:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b1a:	4b3b      	ldr	r3, [pc, #236]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8004b20:	4b39      	ldr	r3, [pc, #228]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b26:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b28:	4b37      	ldr	r3, [pc, #220]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8004b2e:	4b36      	ldr	r3, [pc, #216]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b34:	4b34      	ldr	r3, [pc, #208]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b36:	2200      	movs	r2, #0
 8004b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8004b3a:	4833      	ldr	r0, [pc, #204]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b3c:	f004 fe58 	bl	80097f0 <HAL_TIM_Base_Init>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8004b46:	f7ff fc61 	bl	800440c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b4e:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8004b50:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004b54:	4619      	mov	r1, r3
 8004b56:	482c      	ldr	r0, [pc, #176]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b58:	f006 fada 	bl	800b110 <HAL_TIM_ConfigClockSource>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d001      	beq.n	8004b66 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8004b62:	f7ff fc53 	bl	800440c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8004b66:	4828      	ldr	r0, [pc, #160]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b68:	f005 f880 	bl	8009c6c <HAL_TIM_PWM_Init>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8004b72:	f7ff fc4b 	bl	800440c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b76:	2300      	movs	r3, #0
 8004b78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8004b7e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004b82:	4619      	mov	r1, r3
 8004b84:	4820      	ldr	r0, [pc, #128]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004b86:	f007 fb4d 	bl	800c224 <HAL_TIMEx_MasterConfigSynchronization>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d001      	beq.n	8004b94 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8004b90:	f7ff fc3c 	bl	800440c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004b94:	2360      	movs	r3, #96	@ 0x60
 8004b96:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004bac:	2300      	movs	r3, #0
 8004bae:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004bb0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	4813      	ldr	r0, [pc, #76]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004bba:	f005 ffd7 	bl	800ab6c <HAL_TIM_PWM_ConfigChannel>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d001      	beq.n	8004bc8 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8004bc4:	f7ff fc22 	bl	800440c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004bdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004be0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004be2:	2300      	movs	r3, #0
 8004be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8004be6:	1d3b      	adds	r3, r7, #4
 8004be8:	4619      	mov	r1, r3
 8004bea:	4807      	ldr	r0, [pc, #28]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004bec:	f007 fc70 	bl	800c4d0 <HAL_TIMEx_ConfigBreakDeadTime>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d001      	beq.n	8004bfa <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 8004bf6:	f7ff fc09 	bl	800440c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8004bfa:	4803      	ldr	r0, [pc, #12]	@ (8004c08 <MX_TIM15_Init+0x13c>)
 8004bfc:	f000 f8d2 	bl	8004da4 <HAL_TIM_MspPostInit>

}
 8004c00:	bf00      	nop
 8004c02:	3768      	adds	r7, #104	@ 0x68
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	20000fac 	.word	0x20000fac
 8004c0c:	40014000 	.word	0x40014000

08004c10 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b08c      	sub	sp, #48	@ 0x30
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c18:	f107 031c 	add.w	r3, r7, #28
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	601a      	str	r2, [r3, #0]
 8004c20:	605a      	str	r2, [r3, #4]
 8004c22:	609a      	str	r2, [r3, #8]
 8004c24:	60da      	str	r2, [r3, #12]
 8004c26:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a2f      	ldr	r2, [pc, #188]	@ (8004cec <HAL_TIM_Encoder_MspInit+0xdc>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d129      	bne.n	8004c86 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004c32:	4b2f      	ldr	r3, [pc, #188]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c36:	4a2e      	ldr	r2, [pc, #184]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004c38:	f043 0302 	orr.w	r3, r3, #2
 8004c3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c3e:	4b2c      	ldr	r3, [pc, #176]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	61bb      	str	r3, [r7, #24]
 8004c48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c4a:	4b29      	ldr	r3, [pc, #164]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c4e:	4a28      	ldr	r2, [pc, #160]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004c50:	f043 0301 	orr.w	r3, r3, #1
 8004c54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c56:	4b26      	ldr	r3, [pc, #152]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	617b      	str	r3, [r7, #20]
 8004c60:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004c62:	23c0      	movs	r3, #192	@ 0xc0
 8004c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c66:	2302      	movs	r3, #2
 8004c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c72:	2302      	movs	r3, #2
 8004c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c76:	f107 031c 	add.w	r3, r7, #28
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c80:	f000 fe98 	bl	80059b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004c84:	e02d      	b.n	8004ce2 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a1a      	ldr	r2, [pc, #104]	@ (8004cf4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d128      	bne.n	8004ce2 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004c90:	4b17      	ldr	r3, [pc, #92]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c94:	4a16      	ldr	r2, [pc, #88]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004c96:	f043 0308 	orr.w	r3, r3, #8
 8004c9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c9c:	4b14      	ldr	r3, [pc, #80]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca0:	f003 0308 	and.w	r3, r3, #8
 8004ca4:	613b      	str	r3, [r7, #16]
 8004ca6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ca8:	4b11      	ldr	r3, [pc, #68]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cac:	4a10      	ldr	r2, [pc, #64]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004cae:	f043 0301 	orr.w	r3, r3, #1
 8004cb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8004cf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004cb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	60fb      	str	r3, [r7, #12]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cd4:	f107 031c 	add.w	r3, r7, #28
 8004cd8:	4619      	mov	r1, r3
 8004cda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cde:	f000 fe69 	bl	80059b4 <HAL_GPIO_Init>
}
 8004ce2:	bf00      	nop
 8004ce4:	3730      	adds	r7, #48	@ 0x30
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	40000400 	.word	0x40000400
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	40000c00 	.word	0x40000c00

08004cf8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a23      	ldr	r2, [pc, #140]	@ (8004d94 <HAL_TIM_Base_MspInit+0x9c>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d114      	bne.n	8004d34 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004d0a:	4b23      	ldr	r3, [pc, #140]	@ (8004d98 <HAL_TIM_Base_MspInit+0xa0>)
 8004d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d0e:	4a22      	ldr	r2, [pc, #136]	@ (8004d98 <HAL_TIM_Base_MspInit+0xa0>)
 8004d10:	f043 0310 	orr.w	r3, r3, #16
 8004d14:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d16:	4b20      	ldr	r3, [pc, #128]	@ (8004d98 <HAL_TIM_Base_MspInit+0xa0>)
 8004d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d1a:	f003 0310 	and.w	r3, r3, #16
 8004d1e:	617b      	str	r3, [r7, #20]
 8004d20:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004d22:	2200      	movs	r2, #0
 8004d24:	2100      	movs	r1, #0
 8004d26:	2036      	movs	r0, #54	@ 0x36
 8004d28:	f000 faae 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004d2c:	2036      	movs	r0, #54	@ 0x36
 8004d2e:	f000 fad7 	bl	80052e0 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8004d32:	e02a      	b.n	8004d8a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a18      	ldr	r2, [pc, #96]	@ (8004d9c <HAL_TIM_Base_MspInit+0xa4>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d114      	bne.n	8004d68 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004d3e:	4b16      	ldr	r3, [pc, #88]	@ (8004d98 <HAL_TIM_Base_MspInit+0xa0>)
 8004d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d42:	4a15      	ldr	r2, [pc, #84]	@ (8004d98 <HAL_TIM_Base_MspInit+0xa0>)
 8004d44:	f043 0320 	orr.w	r3, r3, #32
 8004d48:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d4a:	4b13      	ldr	r3, [pc, #76]	@ (8004d98 <HAL_TIM_Base_MspInit+0xa0>)
 8004d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d4e:	f003 0320 	and.w	r3, r3, #32
 8004d52:	613b      	str	r3, [r7, #16]
 8004d54:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004d56:	2200      	movs	r2, #0
 8004d58:	2100      	movs	r1, #0
 8004d5a:	2037      	movs	r0, #55	@ 0x37
 8004d5c:	f000 fa94 	bl	8005288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004d60:	2037      	movs	r0, #55	@ 0x37
 8004d62:	f000 fabd 	bl	80052e0 <HAL_NVIC_EnableIRQ>
}
 8004d66:	e010      	b.n	8004d8a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a0c      	ldr	r2, [pc, #48]	@ (8004da0 <HAL_TIM_Base_MspInit+0xa8>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d10b      	bne.n	8004d8a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004d72:	4b09      	ldr	r3, [pc, #36]	@ (8004d98 <HAL_TIM_Base_MspInit+0xa0>)
 8004d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d76:	4a08      	ldr	r2, [pc, #32]	@ (8004d98 <HAL_TIM_Base_MspInit+0xa0>)
 8004d78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d7e:	4b06      	ldr	r3, [pc, #24]	@ (8004d98 <HAL_TIM_Base_MspInit+0xa0>)
 8004d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d86:	60fb      	str	r3, [r7, #12]
 8004d88:	68fb      	ldr	r3, [r7, #12]
}
 8004d8a:	bf00      	nop
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	40001000 	.word	0x40001000
 8004d98:	40021000 	.word	0x40021000
 8004d9c:	40001400 	.word	0x40001400
 8004da0:	40014000 	.word	0x40014000

08004da4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b08a      	sub	sp, #40	@ 0x28
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dac:	f107 0314 	add.w	r3, r7, #20
 8004db0:	2200      	movs	r2, #0
 8004db2:	601a      	str	r2, [r3, #0]
 8004db4:	605a      	str	r2, [r3, #4]
 8004db6:	609a      	str	r2, [r3, #8]
 8004db8:	60da      	str	r2, [r3, #12]
 8004dba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a20      	ldr	r2, [pc, #128]	@ (8004e44 <HAL_TIM_MspPostInit+0xa0>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d139      	bne.n	8004e3a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dc6:	4b20      	ldr	r3, [pc, #128]	@ (8004e48 <HAL_TIM_MspPostInit+0xa4>)
 8004dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dca:	4a1f      	ldr	r2, [pc, #124]	@ (8004e48 <HAL_TIM_MspPostInit+0xa4>)
 8004dcc:	f043 0301 	orr.w	r3, r3, #1
 8004dd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e48 <HAL_TIM_MspPostInit+0xa4>)
 8004dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	613b      	str	r3, [r7, #16]
 8004ddc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dde:	4b1a      	ldr	r3, [pc, #104]	@ (8004e48 <HAL_TIM_MspPostInit+0xa4>)
 8004de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004de2:	4a19      	ldr	r2, [pc, #100]	@ (8004e48 <HAL_TIM_MspPostInit+0xa4>)
 8004de4:	f043 0302 	orr.w	r3, r3, #2
 8004de8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dea:	4b17      	ldr	r3, [pc, #92]	@ (8004e48 <HAL_TIM_MspPostInit+0xa4>)
 8004dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004df6:	2304      	movs	r3, #4
 8004df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e02:	2300      	movs	r3, #0
 8004e04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8004e06:	230e      	movs	r3, #14
 8004e08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e0a:	f107 0314 	add.w	r3, r7, #20
 8004e0e:	4619      	mov	r1, r3
 8004e10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e14:	f000 fdce 	bl	80059b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004e18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004e1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e1e:	2302      	movs	r3, #2
 8004e20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e22:	2300      	movs	r3, #0
 8004e24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e26:	2300      	movs	r3, #0
 8004e28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8004e2a:	230e      	movs	r3, #14
 8004e2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e2e:	f107 0314 	add.w	r3, r7, #20
 8004e32:	4619      	mov	r1, r3
 8004e34:	4805      	ldr	r0, [pc, #20]	@ (8004e4c <HAL_TIM_MspPostInit+0xa8>)
 8004e36:	f000 fdbd 	bl	80059b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8004e3a:	bf00      	nop
 8004e3c:	3728      	adds	r7, #40	@ 0x28
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	40014000 	.word	0x40014000
 8004e48:	40021000 	.word	0x40021000
 8004e4c:	48000400 	.word	0x48000400

08004e50 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004e54:	4b14      	ldr	r3, [pc, #80]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e56:	4a15      	ldr	r2, [pc, #84]	@ (8004eac <MX_USART1_UART_Init+0x5c>)
 8004e58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004e5a:	4b13      	ldr	r3, [pc, #76]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004e60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004e62:	4b11      	ldr	r3, [pc, #68]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004e68:	4b0f      	ldr	r3, [pc, #60]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e70:	2200      	movs	r2, #0
 8004e72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004e74:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e76:	220c      	movs	r2, #12
 8004e78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e80:	4b09      	ldr	r3, [pc, #36]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004e86:	4b08      	ldr	r3, [pc, #32]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004e8c:	4b06      	ldr	r3, [pc, #24]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004e92:	4805      	ldr	r0, [pc, #20]	@ (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e94:	f007 fc72 	bl	800c77c <HAL_UART_Init>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004e9e:	f7ff fab5 	bl	800440c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ea2:	bf00      	nop
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20000ff8 	.word	0x20000ff8
 8004eac:	40013800 	.word	0x40013800

08004eb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b0ac      	sub	sp, #176	@ 0xb0
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eb8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	605a      	str	r2, [r3, #4]
 8004ec2:	609a      	str	r2, [r3, #8]
 8004ec4:	60da      	str	r2, [r3, #12]
 8004ec6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ec8:	f107 0314 	add.w	r3, r7, #20
 8004ecc:	2288      	movs	r2, #136	@ 0x88
 8004ece:	2100      	movs	r1, #0
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f008 fe9f 	bl	800dc14 <memset>
  if(uartHandle->Instance==USART1)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a21      	ldr	r2, [pc, #132]	@ (8004f60 <HAL_UART_MspInit+0xb0>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d13a      	bne.n	8004f56 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ee8:	f107 0314 	add.w	r3, r7, #20
 8004eec:	4618      	mov	r0, r3
 8004eee:	f002 fd8f 	bl	8007a10 <HAL_RCCEx_PeriphCLKConfig>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004ef8:	f7ff fa88 	bl	800440c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004efc:	4b19      	ldr	r3, [pc, #100]	@ (8004f64 <HAL_UART_MspInit+0xb4>)
 8004efe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f00:	4a18      	ldr	r2, [pc, #96]	@ (8004f64 <HAL_UART_MspInit+0xb4>)
 8004f02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f06:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f08:	4b16      	ldr	r3, [pc, #88]	@ (8004f64 <HAL_UART_MspInit+0xb4>)
 8004f0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f10:	613b      	str	r3, [r7, #16]
 8004f12:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f14:	4b13      	ldr	r3, [pc, #76]	@ (8004f64 <HAL_UART_MspInit+0xb4>)
 8004f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f18:	4a12      	ldr	r2, [pc, #72]	@ (8004f64 <HAL_UART_MspInit+0xb4>)
 8004f1a:	f043 0302 	orr.w	r3, r3, #2
 8004f1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f20:	4b10      	ldr	r3, [pc, #64]	@ (8004f64 <HAL_UART_MspInit+0xb4>)
 8004f22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f24:	f003 0302 	and.w	r3, r3, #2
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004f2c:	23c0      	movs	r3, #192	@ 0xc0
 8004f2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f32:	2302      	movs	r3, #2
 8004f34:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f44:	2307      	movs	r3, #7
 8004f46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f4a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004f4e:	4619      	mov	r1, r3
 8004f50:	4805      	ldr	r0, [pc, #20]	@ (8004f68 <HAL_UART_MspInit+0xb8>)
 8004f52:	f000 fd2f 	bl	80059b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004f56:	bf00      	nop
 8004f58:	37b0      	adds	r7, #176	@ 0xb0
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	40013800 	.word	0x40013800
 8004f64:	40021000 	.word	0x40021000
 8004f68:	48000400 	.word	0x48000400

08004f6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004f6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004fa4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004f70:	f7ff fc82 	bl	8004878 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f74:	480c      	ldr	r0, [pc, #48]	@ (8004fa8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004f76:	490d      	ldr	r1, [pc, #52]	@ (8004fac <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f78:	4a0d      	ldr	r2, [pc, #52]	@ (8004fb0 <LoopForever+0xe>)
  movs r3, #0
 8004f7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f7c:	e002      	b.n	8004f84 <LoopCopyDataInit>

08004f7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f82:	3304      	adds	r3, #4

08004f84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f88:	d3f9      	bcc.n	8004f7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8004fb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f8c:	4c0a      	ldr	r4, [pc, #40]	@ (8004fb8 <LoopForever+0x16>)
  movs r3, #0
 8004f8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f90:	e001      	b.n	8004f96 <LoopFillZerobss>

08004f92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f94:	3204      	adds	r2, #4

08004f96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f98:	d3fb      	bcc.n	8004f92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004f9a:	f008 fe9f 	bl	800dcdc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004f9e:	f7ff f929 	bl	80041f4 <main>

08004fa2 <LoopForever>:

LoopForever:
    b LoopForever
 8004fa2:	e7fe      	b.n	8004fa2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004fa4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8004fa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004fac:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8004fb0:	0800f180 	.word	0x0800f180
  ldr r2, =_sbss
 8004fb4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8004fb8:	200011d0 	.word	0x200011d0

08004fbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004fbc:	e7fe      	b.n	8004fbc <ADC1_2_IRQHandler>

08004fbe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b082      	sub	sp, #8
 8004fc2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004fc8:	2003      	movs	r0, #3
 8004fca:	f000 f93d 	bl	8005248 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004fce:	200f      	movs	r0, #15
 8004fd0:	f000 f80e 	bl	8004ff0 <HAL_InitTick>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d002      	beq.n	8004fe0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	71fb      	strb	r3, [r7, #7]
 8004fde:	e001      	b.n	8004fe4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004fe0:	f7ff fb16 	bl	8004610 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004fe4:	79fb      	ldrb	r3, [r7, #7]
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3708      	adds	r7, #8
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
	...

08004ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004ffc:	4b17      	ldr	r3, [pc, #92]	@ (800505c <HAL_InitTick+0x6c>)
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d023      	beq.n	800504c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005004:	4b16      	ldr	r3, [pc, #88]	@ (8005060 <HAL_InitTick+0x70>)
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	4b14      	ldr	r3, [pc, #80]	@ (800505c <HAL_InitTick+0x6c>)
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	4619      	mov	r1, r3
 800500e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005012:	fbb3 f3f1 	udiv	r3, r3, r1
 8005016:	fbb2 f3f3 	udiv	r3, r2, r3
 800501a:	4618      	mov	r0, r3
 800501c:	f000 f978 	bl	8005310 <HAL_SYSTICK_Config>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10f      	bne.n	8005046 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b0f      	cmp	r3, #15
 800502a:	d809      	bhi.n	8005040 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800502c:	2200      	movs	r2, #0
 800502e:	6879      	ldr	r1, [r7, #4]
 8005030:	f04f 30ff 	mov.w	r0, #4294967295
 8005034:	f000 f928 	bl	8005288 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005038:	4a0a      	ldr	r2, [pc, #40]	@ (8005064 <HAL_InitTick+0x74>)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6013      	str	r3, [r2, #0]
 800503e:	e007      	b.n	8005050 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	73fb      	strb	r3, [r7, #15]
 8005044:	e004      	b.n	8005050 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	73fb      	strb	r3, [r7, #15]
 800504a:	e001      	b.n	8005050 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005050:	7bfb      	ldrb	r3, [r7, #15]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	2000001c 	.word	0x2000001c
 8005060:	20000014 	.word	0x20000014
 8005064:	20000018 	.word	0x20000018

08005068 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005068:	b480      	push	{r7}
 800506a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800506c:	4b06      	ldr	r3, [pc, #24]	@ (8005088 <HAL_IncTick+0x20>)
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	461a      	mov	r2, r3
 8005072:	4b06      	ldr	r3, [pc, #24]	@ (800508c <HAL_IncTick+0x24>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4413      	add	r3, r2
 8005078:	4a04      	ldr	r2, [pc, #16]	@ (800508c <HAL_IncTick+0x24>)
 800507a:	6013      	str	r3, [r2, #0]
}
 800507c:	bf00      	nop
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	2000001c 	.word	0x2000001c
 800508c:	20001080 	.word	0x20001080

08005090 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005090:	b480      	push	{r7}
 8005092:	af00      	add	r7, sp, #0
  return uwTick;
 8005094:	4b03      	ldr	r3, [pc, #12]	@ (80050a4 <HAL_GetTick+0x14>)
 8005096:	681b      	ldr	r3, [r3, #0]
}
 8005098:	4618      	mov	r0, r3
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	20001080 	.word	0x20001080

080050a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f003 0307 	and.w	r3, r3, #7
 80050b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050b8:	4b0c      	ldr	r3, [pc, #48]	@ (80050ec <__NVIC_SetPriorityGrouping+0x44>)
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80050c4:	4013      	ands	r3, r2
 80050c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80050d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050da:	4a04      	ldr	r2, [pc, #16]	@ (80050ec <__NVIC_SetPriorityGrouping+0x44>)
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	60d3      	str	r3, [r2, #12]
}
 80050e0:	bf00      	nop
 80050e2:	3714      	adds	r7, #20
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr
 80050ec:	e000ed00 	.word	0xe000ed00

080050f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80050f4:	4b04      	ldr	r3, [pc, #16]	@ (8005108 <__NVIC_GetPriorityGrouping+0x18>)
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	0a1b      	lsrs	r3, r3, #8
 80050fa:	f003 0307 	and.w	r3, r3, #7
}
 80050fe:	4618      	mov	r0, r3
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr
 8005108:	e000ed00 	.word	0xe000ed00

0800510c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	4603      	mov	r3, r0
 8005114:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800511a:	2b00      	cmp	r3, #0
 800511c:	db0b      	blt.n	8005136 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800511e:	79fb      	ldrb	r3, [r7, #7]
 8005120:	f003 021f 	and.w	r2, r3, #31
 8005124:	4907      	ldr	r1, [pc, #28]	@ (8005144 <__NVIC_EnableIRQ+0x38>)
 8005126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800512a:	095b      	lsrs	r3, r3, #5
 800512c:	2001      	movs	r0, #1
 800512e:	fa00 f202 	lsl.w	r2, r0, r2
 8005132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005136:	bf00      	nop
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	e000e100 	.word	0xe000e100

08005148 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	4603      	mov	r3, r0
 8005150:	6039      	str	r1, [r7, #0]
 8005152:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005158:	2b00      	cmp	r3, #0
 800515a:	db0a      	blt.n	8005172 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	b2da      	uxtb	r2, r3
 8005160:	490c      	ldr	r1, [pc, #48]	@ (8005194 <__NVIC_SetPriority+0x4c>)
 8005162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005166:	0112      	lsls	r2, r2, #4
 8005168:	b2d2      	uxtb	r2, r2
 800516a:	440b      	add	r3, r1
 800516c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005170:	e00a      	b.n	8005188 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	b2da      	uxtb	r2, r3
 8005176:	4908      	ldr	r1, [pc, #32]	@ (8005198 <__NVIC_SetPriority+0x50>)
 8005178:	79fb      	ldrb	r3, [r7, #7]
 800517a:	f003 030f 	and.w	r3, r3, #15
 800517e:	3b04      	subs	r3, #4
 8005180:	0112      	lsls	r2, r2, #4
 8005182:	b2d2      	uxtb	r2, r2
 8005184:	440b      	add	r3, r1
 8005186:	761a      	strb	r2, [r3, #24]
}
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr
 8005194:	e000e100 	.word	0xe000e100
 8005198:	e000ed00 	.word	0xe000ed00

0800519c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800519c:	b480      	push	{r7}
 800519e:	b089      	sub	sp, #36	@ 0x24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f003 0307 	and.w	r3, r3, #7
 80051ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	f1c3 0307 	rsb	r3, r3, #7
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	bf28      	it	cs
 80051ba:	2304      	movcs	r3, #4
 80051bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	3304      	adds	r3, #4
 80051c2:	2b06      	cmp	r3, #6
 80051c4:	d902      	bls.n	80051cc <NVIC_EncodePriority+0x30>
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	3b03      	subs	r3, #3
 80051ca:	e000      	b.n	80051ce <NVIC_EncodePriority+0x32>
 80051cc:	2300      	movs	r3, #0
 80051ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051d0:	f04f 32ff 	mov.w	r2, #4294967295
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	fa02 f303 	lsl.w	r3, r2, r3
 80051da:	43da      	mvns	r2, r3
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	401a      	ands	r2, r3
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051e4:	f04f 31ff 	mov.w	r1, #4294967295
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	fa01 f303 	lsl.w	r3, r1, r3
 80051ee:	43d9      	mvns	r1, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051f4:	4313      	orrs	r3, r2
         );
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3724      	adds	r7, #36	@ 0x24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
	...

08005204 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	3b01      	subs	r3, #1
 8005210:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005214:	d301      	bcc.n	800521a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005216:	2301      	movs	r3, #1
 8005218:	e00f      	b.n	800523a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800521a:	4a0a      	ldr	r2, [pc, #40]	@ (8005244 <SysTick_Config+0x40>)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	3b01      	subs	r3, #1
 8005220:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005222:	210f      	movs	r1, #15
 8005224:	f04f 30ff 	mov.w	r0, #4294967295
 8005228:	f7ff ff8e 	bl	8005148 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800522c:	4b05      	ldr	r3, [pc, #20]	@ (8005244 <SysTick_Config+0x40>)
 800522e:	2200      	movs	r2, #0
 8005230:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005232:	4b04      	ldr	r3, [pc, #16]	@ (8005244 <SysTick_Config+0x40>)
 8005234:	2207      	movs	r2, #7
 8005236:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	e000e010 	.word	0xe000e010

08005248 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b07      	cmp	r3, #7
 8005254:	d00f      	beq.n	8005276 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2b06      	cmp	r3, #6
 800525a:	d00c      	beq.n	8005276 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b05      	cmp	r3, #5
 8005260:	d009      	beq.n	8005276 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2b04      	cmp	r3, #4
 8005266:	d006      	beq.n	8005276 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b03      	cmp	r3, #3
 800526c:	d003      	beq.n	8005276 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800526e:	21a6      	movs	r1, #166	@ 0xa6
 8005270:	4804      	ldr	r0, [pc, #16]	@ (8005284 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8005272:	f7ff f8e3 	bl	800443c <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f7ff ff16 	bl	80050a8 <__NVIC_SetPriorityGrouping>
}
 800527c:	bf00      	nop
 800527e:	3708      	adds	r7, #8
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	0800edfc 	.word	0x0800edfc

08005288 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	4603      	mov	r3, r0
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
 8005294:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005296:	2300      	movs	r3, #0
 8005298:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2b0f      	cmp	r3, #15
 800529e:	d903      	bls.n	80052a8 <HAL_NVIC_SetPriority+0x20>
 80052a0:	21be      	movs	r1, #190	@ 0xbe
 80052a2:	480e      	ldr	r0, [pc, #56]	@ (80052dc <HAL_NVIC_SetPriority+0x54>)
 80052a4:	f7ff f8ca 	bl	800443c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	2b0f      	cmp	r3, #15
 80052ac:	d903      	bls.n	80052b6 <HAL_NVIC_SetPriority+0x2e>
 80052ae:	21bf      	movs	r1, #191	@ 0xbf
 80052b0:	480a      	ldr	r0, [pc, #40]	@ (80052dc <HAL_NVIC_SetPriority+0x54>)
 80052b2:	f7ff f8c3 	bl	800443c <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 80052b6:	f7ff ff1b 	bl	80050f0 <__NVIC_GetPriorityGrouping>
 80052ba:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	68b9      	ldr	r1, [r7, #8]
 80052c0:	6978      	ldr	r0, [r7, #20]
 80052c2:	f7ff ff6b 	bl	800519c <NVIC_EncodePriority>
 80052c6:	4602      	mov	r2, r0
 80052c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052cc:	4611      	mov	r1, r2
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7ff ff3a 	bl	8005148 <__NVIC_SetPriority>
}
 80052d4:	bf00      	nop
 80052d6:	3718      	adds	r7, #24
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	0800edfc 	.word	0x0800edfc

080052e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	4603      	mov	r3, r0
 80052e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80052ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	da03      	bge.n	80052fa <HAL_NVIC_EnableIRQ+0x1a>
 80052f2:	21d2      	movs	r1, #210	@ 0xd2
 80052f4:	4805      	ldr	r0, [pc, #20]	@ (800530c <HAL_NVIC_EnableIRQ+0x2c>)
 80052f6:	f7ff f8a1 	bl	800443c <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052fe:	4618      	mov	r0, r3
 8005300:	f7ff ff04 	bl	800510c <__NVIC_EnableIRQ>
}
 8005304:	bf00      	nop
 8005306:	3708      	adds	r7, #8
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	0800edfc 	.word	0x0800edfc

08005310 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f7ff ff73 	bl	8005204 <SysTick_Config>
 800531e:	4603      	mov	r3, r0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b084      	sub	sp, #16
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d101      	bne.n	800533a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e19d      	b.n	8005676 <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a79      	ldr	r2, [pc, #484]	@ (8005524 <HAL_DMA_Init+0x1fc>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d044      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a77      	ldr	r2, [pc, #476]	@ (8005528 <HAL_DMA_Init+0x200>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d03f      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a76      	ldr	r2, [pc, #472]	@ (800552c <HAL_DMA_Init+0x204>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d03a      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a74      	ldr	r2, [pc, #464]	@ (8005530 <HAL_DMA_Init+0x208>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d035      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a73      	ldr	r2, [pc, #460]	@ (8005534 <HAL_DMA_Init+0x20c>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d030      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a71      	ldr	r2, [pc, #452]	@ (8005538 <HAL_DMA_Init+0x210>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d02b      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a70      	ldr	r2, [pc, #448]	@ (800553c <HAL_DMA_Init+0x214>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d026      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a6e      	ldr	r2, [pc, #440]	@ (8005540 <HAL_DMA_Init+0x218>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d021      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a6d      	ldr	r2, [pc, #436]	@ (8005544 <HAL_DMA_Init+0x21c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d01c      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a6b      	ldr	r2, [pc, #428]	@ (8005548 <HAL_DMA_Init+0x220>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d017      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a6a      	ldr	r2, [pc, #424]	@ (800554c <HAL_DMA_Init+0x224>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d012      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a68      	ldr	r2, [pc, #416]	@ (8005550 <HAL_DMA_Init+0x228>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d00d      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a67      	ldr	r2, [pc, #412]	@ (8005554 <HAL_DMA_Init+0x22c>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d008      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a65      	ldr	r2, [pc, #404]	@ (8005558 <HAL_DMA_Init+0x230>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d003      	beq.n	80053ce <HAL_DMA_Init+0xa6>
 80053c6:	21a5      	movs	r1, #165	@ 0xa5
 80053c8:	4864      	ldr	r0, [pc, #400]	@ (800555c <HAL_DMA_Init+0x234>)
 80053ca:	f7ff f837 	bl	800443c <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00c      	beq.n	80053f0 <HAL_DMA_Init+0xc8>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	2b10      	cmp	r3, #16
 80053dc:	d008      	beq.n	80053f0 <HAL_DMA_Init+0xc8>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053e6:	d003      	beq.n	80053f0 <HAL_DMA_Init+0xc8>
 80053e8:	21a6      	movs	r1, #166	@ 0xa6
 80053ea:	485c      	ldr	r0, [pc, #368]	@ (800555c <HAL_DMA_Init+0x234>)
 80053ec:	f7ff f826 	bl	800443c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	2b40      	cmp	r3, #64	@ 0x40
 80053f6:	d007      	beq.n	8005408 <HAL_DMA_Init+0xe0>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d003      	beq.n	8005408 <HAL_DMA_Init+0xe0>
 8005400:	21a7      	movs	r1, #167	@ 0xa7
 8005402:	4856      	ldr	r0, [pc, #344]	@ (800555c <HAL_DMA_Init+0x234>)
 8005404:	f7ff f81a 	bl	800443c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	2b80      	cmp	r3, #128	@ 0x80
 800540e:	d007      	beq.n	8005420 <HAL_DMA_Init+0xf8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	691b      	ldr	r3, [r3, #16]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d003      	beq.n	8005420 <HAL_DMA_Init+0xf8>
 8005418:	21a8      	movs	r1, #168	@ 0xa8
 800541a:	4850      	ldr	r0, [pc, #320]	@ (800555c <HAL_DMA_Init+0x234>)
 800541c:	f7ff f80e 	bl	800443c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00d      	beq.n	8005444 <HAL_DMA_Init+0x11c>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	695b      	ldr	r3, [r3, #20]
 800542c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005430:	d008      	beq.n	8005444 <HAL_DMA_Init+0x11c>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800543a:	d003      	beq.n	8005444 <HAL_DMA_Init+0x11c>
 800543c:	21a9      	movs	r1, #169	@ 0xa9
 800543e:	4847      	ldr	r0, [pc, #284]	@ (800555c <HAL_DMA_Init+0x234>)
 8005440:	f7fe fffc 	bl	800443c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	699b      	ldr	r3, [r3, #24]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00d      	beq.n	8005468 <HAL_DMA_Init+0x140>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	699b      	ldr	r3, [r3, #24]
 8005450:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005454:	d008      	beq.n	8005468 <HAL_DMA_Init+0x140>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	699b      	ldr	r3, [r3, #24]
 800545a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800545e:	d003      	beq.n	8005468 <HAL_DMA_Init+0x140>
 8005460:	21aa      	movs	r1, #170	@ 0xaa
 8005462:	483e      	ldr	r0, [pc, #248]	@ (800555c <HAL_DMA_Init+0x234>)
 8005464:	f7fe ffea 	bl	800443c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	69db      	ldr	r3, [r3, #28]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d007      	beq.n	8005480 <HAL_DMA_Init+0x158>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	2b20      	cmp	r3, #32
 8005476:	d003      	beq.n	8005480 <HAL_DMA_Init+0x158>
 8005478:	21ab      	movs	r1, #171	@ 0xab
 800547a:	4838      	ldr	r0, [pc, #224]	@ (800555c <HAL_DMA_Init+0x234>)
 800547c:	f7fe ffde 	bl	800443c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a1b      	ldr	r3, [r3, #32]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d012      	beq.n	80054ae <HAL_DMA_Init+0x186>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005490:	d00d      	beq.n	80054ae <HAL_DMA_Init+0x186>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a1b      	ldr	r3, [r3, #32]
 8005496:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800549a:	d008      	beq.n	80054ae <HAL_DMA_Init+0x186>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054a4:	d003      	beq.n	80054ae <HAL_DMA_Init+0x186>
 80054a6:	21ac      	movs	r1, #172	@ 0xac
 80054a8:	482c      	ldr	r0, [pc, #176]	@ (800555c <HAL_DMA_Init+0x234>)
 80054aa:	f7fe ffc7 	bl	800443c <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d01f      	beq.n	80054f6 <HAL_DMA_Init+0x1ce>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d01b      	beq.n	80054f6 <HAL_DMA_Init+0x1ce>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d017      	beq.n	80054f6 <HAL_DMA_Init+0x1ce>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	2b03      	cmp	r3, #3
 80054cc:	d013      	beq.n	80054f6 <HAL_DMA_Init+0x1ce>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d00f      	beq.n	80054f6 <HAL_DMA_Init+0x1ce>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	2b05      	cmp	r3, #5
 80054dc:	d00b      	beq.n	80054f6 <HAL_DMA_Init+0x1ce>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b06      	cmp	r3, #6
 80054e4:	d007      	beq.n	80054f6 <HAL_DMA_Init+0x1ce>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	2b07      	cmp	r3, #7
 80054ec:	d003      	beq.n	80054f6 <HAL_DMA_Init+0x1ce>
 80054ee:	21ae      	movs	r1, #174	@ 0xae
 80054f0:	481a      	ldr	r0, [pc, #104]	@ (800555c <HAL_DMA_Init+0x234>)
 80054f2:	f7fe ffa3 	bl	800443c <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	461a      	mov	r2, r3
 80054fc:	4b18      	ldr	r3, [pc, #96]	@ (8005560 <HAL_DMA_Init+0x238>)
 80054fe:	429a      	cmp	r2, r3
 8005500:	d836      	bhi.n	8005570 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	461a      	mov	r2, r3
 8005508:	4b16      	ldr	r3, [pc, #88]	@ (8005564 <HAL_DMA_Init+0x23c>)
 800550a:	4413      	add	r3, r2
 800550c:	4a16      	ldr	r2, [pc, #88]	@ (8005568 <HAL_DMA_Init+0x240>)
 800550e:	fba2 2303 	umull	r2, r3, r2, r3
 8005512:	091b      	lsrs	r3, r3, #4
 8005514:	009a      	lsls	r2, r3, #2
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a13      	ldr	r2, [pc, #76]	@ (800556c <HAL_DMA_Init+0x244>)
 800551e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005520:	e035      	b.n	800558e <HAL_DMA_Init+0x266>
 8005522:	bf00      	nop
 8005524:	40020008 	.word	0x40020008
 8005528:	4002001c 	.word	0x4002001c
 800552c:	40020030 	.word	0x40020030
 8005530:	40020044 	.word	0x40020044
 8005534:	40020058 	.word	0x40020058
 8005538:	4002006c 	.word	0x4002006c
 800553c:	40020080 	.word	0x40020080
 8005540:	40020408 	.word	0x40020408
 8005544:	4002041c 	.word	0x4002041c
 8005548:	40020430 	.word	0x40020430
 800554c:	40020444 	.word	0x40020444
 8005550:	40020458 	.word	0x40020458
 8005554:	4002046c 	.word	0x4002046c
 8005558:	40020480 	.word	0x40020480
 800555c:	0800ee38 	.word	0x0800ee38
 8005560:	40020407 	.word	0x40020407
 8005564:	bffdfff8 	.word	0xbffdfff8
 8005568:	cccccccd 	.word	0xcccccccd
 800556c:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	461a      	mov	r2, r3
 8005576:	4b42      	ldr	r3, [pc, #264]	@ (8005680 <HAL_DMA_Init+0x358>)
 8005578:	4413      	add	r3, r2
 800557a:	4a42      	ldr	r2, [pc, #264]	@ (8005684 <HAL_DMA_Init+0x35c>)
 800557c:	fba2 2303 	umull	r2, r3, r2, r3
 8005580:	091b      	lsrs	r3, r3, #4
 8005582:	009a      	lsls	r2, r3, #2
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a3f      	ldr	r2, [pc, #252]	@ (8005688 <HAL_DMA_Init+0x360>)
 800558c:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2202      	movs	r2, #2
 8005592:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80055a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055a8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80055b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a1b      	ldr	r3, [r3, #32]
 80055d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055e8:	d039      	beq.n	800565e <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ee:	4a27      	ldr	r2, [pc, #156]	@ (800568c <HAL_DMA_Init+0x364>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d11a      	bne.n	800562a <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80055f4:	4b26      	ldr	r3, [pc, #152]	@ (8005690 <HAL_DMA_Init+0x368>)
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fc:	f003 031c 	and.w	r3, r3, #28
 8005600:	210f      	movs	r1, #15
 8005602:	fa01 f303 	lsl.w	r3, r1, r3
 8005606:	43db      	mvns	r3, r3
 8005608:	4921      	ldr	r1, [pc, #132]	@ (8005690 <HAL_DMA_Init+0x368>)
 800560a:	4013      	ands	r3, r2
 800560c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800560e:	4b20      	ldr	r3, [pc, #128]	@ (8005690 <HAL_DMA_Init+0x368>)
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6859      	ldr	r1, [r3, #4]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800561a:	f003 031c 	and.w	r3, r3, #28
 800561e:	fa01 f303 	lsl.w	r3, r1, r3
 8005622:	491b      	ldr	r1, [pc, #108]	@ (8005690 <HAL_DMA_Init+0x368>)
 8005624:	4313      	orrs	r3, r2
 8005626:	600b      	str	r3, [r1, #0]
 8005628:	e019      	b.n	800565e <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800562a:	4b1a      	ldr	r3, [pc, #104]	@ (8005694 <HAL_DMA_Init+0x36c>)
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005632:	f003 031c 	and.w	r3, r3, #28
 8005636:	210f      	movs	r1, #15
 8005638:	fa01 f303 	lsl.w	r3, r1, r3
 800563c:	43db      	mvns	r3, r3
 800563e:	4915      	ldr	r1, [pc, #84]	@ (8005694 <HAL_DMA_Init+0x36c>)
 8005640:	4013      	ands	r3, r2
 8005642:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005644:	4b13      	ldr	r3, [pc, #76]	@ (8005694 <HAL_DMA_Init+0x36c>)
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6859      	ldr	r1, [r3, #4]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005650:	f003 031c 	and.w	r3, r3, #28
 8005654:	fa01 f303 	lsl.w	r3, r1, r3
 8005658:	490e      	ldr	r1, [pc, #56]	@ (8005694 <HAL_DMA_Init+0x36c>)
 800565a:	4313      	orrs	r3, r2
 800565c:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	bffdfbf8 	.word	0xbffdfbf8
 8005684:	cccccccd 	.word	0xcccccccd
 8005688:	40020400 	.word	0x40020400
 800568c:	40020000 	.word	0x40020000
 8005690:	400200a8 	.word	0x400200a8
 8005694:	400204a8 	.word	0x400204a8

08005698 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b086      	sub	sp, #24
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
 80056a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056a6:	2300      	movs	r3, #0
 80056a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d003      	beq.n	80056b8 <HAL_DMA_Start_IT+0x20>
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056b6:	d304      	bcc.n	80056c2 <HAL_DMA_Start_IT+0x2a>
 80056b8:	f240 11df 	movw	r1, #479	@ 0x1df
 80056bc:	482c      	ldr	r0, [pc, #176]	@ (8005770 <HAL_DMA_Start_IT+0xd8>)
 80056be:	f7fe febd 	bl	800443c <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d101      	bne.n	80056d0 <HAL_DMA_Start_IT+0x38>
 80056cc:	2302      	movs	r3, #2
 80056ce:	e04b      	b.n	8005768 <HAL_DMA_Start_IT+0xd0>
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d13a      	bne.n	800575a <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f022 0201 	bic.w	r2, r2, #1
 8005700:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	68b9      	ldr	r1, [r7, #8]
 8005708:	68f8      	ldr	r0, [r7, #12]
 800570a:	f000 f923 	bl	8005954 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005712:	2b00      	cmp	r3, #0
 8005714:	d008      	beq.n	8005728 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f042 020e 	orr.w	r2, r2, #14
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	e00f      	b.n	8005748 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f022 0204 	bic.w	r2, r2, #4
 8005736:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f042 020a 	orr.w	r2, r2, #10
 8005746:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f042 0201 	orr.w	r2, r2, #1
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	e005      	b.n	8005766 <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005762:	2302      	movs	r3, #2
 8005764:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005766:	7dfb      	ldrb	r3, [r7, #23]
}
 8005768:	4618      	mov	r0, r3
 800576a:	3718      	adds	r7, #24
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	0800ee38 	.word	0x0800ee38

08005774 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800577c:	2300      	movs	r3, #0
 800577e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d005      	beq.n	8005798 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2204      	movs	r2, #4
 8005790:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	73fb      	strb	r3, [r7, #15]
 8005796:	e029      	b.n	80057ec <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 020e 	bic.w	r2, r2, #14
 80057a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f022 0201 	bic.w	r2, r2, #1
 80057b6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057bc:	f003 021c 	and.w	r2, r3, #28
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c4:	2101      	movs	r1, #1
 80057c6:	fa01 f202 	lsl.w	r2, r1, r2
 80057ca:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d003      	beq.n	80057ec <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	4798      	blx	r3
    }
  }
  return status;
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b084      	sub	sp, #16
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005812:	f003 031c 	and.w	r3, r3, #28
 8005816:	2204      	movs	r2, #4
 8005818:	409a      	lsls	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	4013      	ands	r3, r2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d026      	beq.n	8005870 <HAL_DMA_IRQHandler+0x7a>
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	d021      	beq.n	8005870 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0320 	and.w	r3, r3, #32
 8005836:	2b00      	cmp	r3, #0
 8005838:	d107      	bne.n	800584a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f022 0204 	bic.w	r2, r2, #4
 8005848:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800584e:	f003 021c 	and.w	r2, r3, #28
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005856:	2104      	movs	r1, #4
 8005858:	fa01 f202 	lsl.w	r2, r1, r2
 800585c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005862:	2b00      	cmp	r3, #0
 8005864:	d071      	beq.n	800594a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800586e:	e06c      	b.n	800594a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005874:	f003 031c 	and.w	r3, r3, #28
 8005878:	2202      	movs	r2, #2
 800587a:	409a      	lsls	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	4013      	ands	r3, r2
 8005880:	2b00      	cmp	r3, #0
 8005882:	d02e      	beq.n	80058e2 <HAL_DMA_IRQHandler+0xec>
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	2b00      	cmp	r3, #0
 800588c:	d029      	beq.n	80058e2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0320 	and.w	r3, r3, #32
 8005898:	2b00      	cmp	r3, #0
 800589a:	d10b      	bne.n	80058b4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f022 020a 	bic.w	r2, r2, #10
 80058aa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b8:	f003 021c 	and.w	r2, r3, #28
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c0:	2102      	movs	r1, #2
 80058c2:	fa01 f202 	lsl.w	r2, r1, r2
 80058c6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d038      	beq.n	800594a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80058e0:	e033      	b.n	800594a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e6:	f003 031c 	and.w	r3, r3, #28
 80058ea:	2208      	movs	r2, #8
 80058ec:	409a      	lsls	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	4013      	ands	r3, r2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d02a      	beq.n	800594c <HAL_DMA_IRQHandler+0x156>
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	f003 0308 	and.w	r3, r3, #8
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d025      	beq.n	800594c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 020e 	bic.w	r2, r2, #14
 800590e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005914:	f003 021c 	and.w	r2, r3, #28
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591c:	2101      	movs	r1, #1
 800591e:	fa01 f202 	lsl.w	r2, r1, r2
 8005922:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800593e:	2b00      	cmp	r3, #0
 8005940:	d004      	beq.n	800594c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800594a:	bf00      	nop
 800594c:	bf00      	nop
}
 800594e:	3710      	adds	r7, #16
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}

08005954 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005954:	b480      	push	{r7}
 8005956:	b085      	sub	sp, #20
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	607a      	str	r2, [r7, #4]
 8005960:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005966:	f003 021c 	and.w	r2, r3, #28
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596e:	2101      	movs	r1, #1
 8005970:	fa01 f202 	lsl.w	r2, r1, r2
 8005974:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	683a      	ldr	r2, [r7, #0]
 800597c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b10      	cmp	r3, #16
 8005984:	d108      	bne.n	8005998 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005996:	e007      	b.n	80059a8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68ba      	ldr	r2, [r7, #8]
 800599e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	60da      	str	r2, [r3, #12]
}
 80059a8:	bf00      	nop
 80059aa:	3714      	adds	r7, #20
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80059be:	2300      	movs	r3, #0
 80059c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80059c8:	d01f      	beq.n	8005a0a <HAL_GPIO_Init+0x56>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a3c      	ldr	r2, [pc, #240]	@ (8005ac0 <HAL_GPIO_Init+0x10c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d01b      	beq.n	8005a0a <HAL_GPIO_Init+0x56>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a3b      	ldr	r2, [pc, #236]	@ (8005ac4 <HAL_GPIO_Init+0x110>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d017      	beq.n	8005a0a <HAL_GPIO_Init+0x56>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a3a      	ldr	r2, [pc, #232]	@ (8005ac8 <HAL_GPIO_Init+0x114>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d013      	beq.n	8005a0a <HAL_GPIO_Init+0x56>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a39      	ldr	r2, [pc, #228]	@ (8005acc <HAL_GPIO_Init+0x118>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d00f      	beq.n	8005a0a <HAL_GPIO_Init+0x56>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a38      	ldr	r2, [pc, #224]	@ (8005ad0 <HAL_GPIO_Init+0x11c>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d00b      	beq.n	8005a0a <HAL_GPIO_Init+0x56>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a37      	ldr	r2, [pc, #220]	@ (8005ad4 <HAL_GPIO_Init+0x120>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d007      	beq.n	8005a0a <HAL_GPIO_Init+0x56>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a36      	ldr	r2, [pc, #216]	@ (8005ad8 <HAL_GPIO_Init+0x124>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d003      	beq.n	8005a0a <HAL_GPIO_Init+0x56>
 8005a02:	21aa      	movs	r1, #170	@ 0xaa
 8005a04:	4835      	ldr	r0, [pc, #212]	@ (8005adc <HAL_GPIO_Init+0x128>)
 8005a06:	f7fe fd19 	bl	800443c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d004      	beq.n	8005a1e <HAL_GPIO_Init+0x6a>
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a1c:	d303      	bcc.n	8005a26 <HAL_GPIO_Init+0x72>
 8005a1e:	21ab      	movs	r1, #171	@ 0xab
 8005a20:	482e      	ldr	r0, [pc, #184]	@ (8005adc <HAL_GPIO_Init+0x128>)
 8005a22:	f7fe fd0b 	bl	800443c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	f000 823d 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	f000 8238 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	2b11      	cmp	r3, #17
 8005a40:	f000 8233 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	f000 822e 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	2b12      	cmp	r3, #18
 8005a54:	f000 8229 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8005a60:	f000 8223 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8005a6c:	f000 821d 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8005a78:	f000 8217 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8005a84:	f000 8211 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8005a90:	f000 820b 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8005a9c:	f000 8205 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	2b03      	cmp	r3, #3
 8005aa6:	f000 8200 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	2b0b      	cmp	r3, #11
 8005ab0:	f000 81fb 	beq.w	8005eaa <HAL_GPIO_Init+0x4f6>
 8005ab4:	21ac      	movs	r1, #172	@ 0xac
 8005ab6:	4809      	ldr	r0, [pc, #36]	@ (8005adc <HAL_GPIO_Init+0x128>)
 8005ab8:	f7fe fcc0 	bl	800443c <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005abc:	e1f5      	b.n	8005eaa <HAL_GPIO_Init+0x4f6>
 8005abe:	bf00      	nop
 8005ac0:	48000400 	.word	0x48000400
 8005ac4:	48000800 	.word	0x48000800
 8005ac8:	48000c00 	.word	0x48000c00
 8005acc:	48001000 	.word	0x48001000
 8005ad0:	48001400 	.word	0x48001400
 8005ad4:	48001800 	.word	0x48001800
 8005ad8:	48001c00 	.word	0x48001c00
 8005adc:	0800ee70 	.word	0x0800ee70
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	2101      	movs	r1, #1
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8005aec:	4013      	ands	r3, r2
 8005aee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	f000 81d6 	beq.w	8005ea4 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f003 0303 	and.w	r3, r3, #3
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d005      	beq.n	8005b10 <HAL_GPIO_Init+0x15c>
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	f003 0303 	and.w	r3, r3, #3
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d144      	bne.n	8005b9a <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00f      	beq.n	8005b38 <HAL_GPIO_Init+0x184>
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d00b      	beq.n	8005b38 <HAL_GPIO_Init+0x184>
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d007      	beq.n	8005b38 <HAL_GPIO_Init+0x184>
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	2b03      	cmp	r3, #3
 8005b2e:	d003      	beq.n	8005b38 <HAL_GPIO_Init+0x184>
 8005b30:	21bb      	movs	r1, #187	@ 0xbb
 8005b32:	489c      	ldr	r0, [pc, #624]	@ (8005da4 <HAL_GPIO_Init+0x3f0>)
 8005b34:	f7fe fc82 	bl	800443c <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	005b      	lsls	r3, r3, #1
 8005b42:	2203      	movs	r2, #3
 8005b44:	fa02 f303 	lsl.w	r3, r2, r3
 8005b48:	43db      	mvns	r3, r3
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	68da      	ldr	r2, [r3, #12]
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	005b      	lsls	r3, r3, #1
 8005b58:	fa02 f303 	lsl.w	r3, r2, r3
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b6e:	2201      	movs	r2, #1
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	fa02 f303 	lsl.w	r3, r2, r3
 8005b76:	43db      	mvns	r3, r3
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	091b      	lsrs	r3, r3, #4
 8005b84:	f003 0201 	and.w	r2, r3, #1
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	693a      	ldr	r2, [r7, #16]
 8005b98:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	f003 0303 	and.w	r3, r3, #3
 8005ba2:	2b03      	cmp	r3, #3
 8005ba4:	d118      	bne.n	8005bd8 <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005baa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005bac:	2201      	movs	r2, #1
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb4:	43db      	mvns	r3, r3
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	4013      	ands	r3, r2
 8005bba:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	08db      	lsrs	r3, r3, #3
 8005bc2:	f003 0201 	and.w	r2, r3, #1
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bcc:	693a      	ldr	r2, [r7, #16]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f003 0303 	and.w	r3, r3, #3
 8005be0:	2b03      	cmp	r3, #3
 8005be2:	d027      	beq.n	8005c34 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00b      	beq.n	8005c04 <HAL_GPIO_Init+0x250>
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d007      	beq.n	8005c04 <HAL_GPIO_Init+0x250>
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	d003      	beq.n	8005c04 <HAL_GPIO_Init+0x250>
 8005bfc:	21dc      	movs	r1, #220	@ 0xdc
 8005bfe:	4869      	ldr	r0, [pc, #420]	@ (8005da4 <HAL_GPIO_Init+0x3f0>)
 8005c00:	f7fe fc1c 	bl	800443c <assert_failed>

        temp = GPIOx->PUPDR;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	005b      	lsls	r3, r3, #1
 8005c0e:	2203      	movs	r2, #3
 8005c10:	fa02 f303 	lsl.w	r3, r2, r3
 8005c14:	43db      	mvns	r3, r3
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	4013      	ands	r3, r2
 8005c1a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	689a      	ldr	r2, [r3, #8]
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	005b      	lsls	r3, r3, #1
 8005c24:	fa02 f303 	lsl.w	r3, r2, r3
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f003 0303 	and.w	r3, r3, #3
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d14f      	bne.n	8005ce0 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005c46:	d01f      	beq.n	8005c88 <HAL_GPIO_Init+0x2d4>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a57      	ldr	r2, [pc, #348]	@ (8005da8 <HAL_GPIO_Init+0x3f4>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d01b      	beq.n	8005c88 <HAL_GPIO_Init+0x2d4>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a56      	ldr	r2, [pc, #344]	@ (8005dac <HAL_GPIO_Init+0x3f8>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d017      	beq.n	8005c88 <HAL_GPIO_Init+0x2d4>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a55      	ldr	r2, [pc, #340]	@ (8005db0 <HAL_GPIO_Init+0x3fc>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d013      	beq.n	8005c88 <HAL_GPIO_Init+0x2d4>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a54      	ldr	r2, [pc, #336]	@ (8005db4 <HAL_GPIO_Init+0x400>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d00f      	beq.n	8005c88 <HAL_GPIO_Init+0x2d4>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a53      	ldr	r2, [pc, #332]	@ (8005db8 <HAL_GPIO_Init+0x404>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d00b      	beq.n	8005c88 <HAL_GPIO_Init+0x2d4>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a52      	ldr	r2, [pc, #328]	@ (8005dbc <HAL_GPIO_Init+0x408>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d007      	beq.n	8005c88 <HAL_GPIO_Init+0x2d4>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a51      	ldr	r2, [pc, #324]	@ (8005dc0 <HAL_GPIO_Init+0x40c>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d003      	beq.n	8005c88 <HAL_GPIO_Init+0x2d4>
 8005c80:	21e8      	movs	r1, #232	@ 0xe8
 8005c82:	4848      	ldr	r0, [pc, #288]	@ (8005da4 <HAL_GPIO_Init+0x3f0>)
 8005c84:	f7fe fbda 	bl	800443c <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	2b0f      	cmp	r3, #15
 8005c8e:	d903      	bls.n	8005c98 <HAL_GPIO_Init+0x2e4>
 8005c90:	21e9      	movs	r1, #233	@ 0xe9
 8005c92:	4844      	ldr	r0, [pc, #272]	@ (8005da4 <HAL_GPIO_Init+0x3f0>)
 8005c94:	f7fe fbd2 	bl	800443c <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	08da      	lsrs	r2, r3, #3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	3208      	adds	r2, #8
 8005ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f003 0307 	and.w	r3, r3, #7
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	220f      	movs	r2, #15
 8005cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb4:	43db      	mvns	r3, r3
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	4013      	ands	r3, r2
 8005cba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	691a      	ldr	r2, [r3, #16]
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	f003 0307 	and.w	r3, r3, #7
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ccc:	693a      	ldr	r2, [r7, #16]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	08da      	lsrs	r2, r3, #3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	3208      	adds	r2, #8
 8005cda:	6939      	ldr	r1, [r7, #16]
 8005cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	005b      	lsls	r3, r3, #1
 8005cea:	2203      	movs	r2, #3
 8005cec:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf0:	43db      	mvns	r3, r3
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f003 0203 	and.w	r2, r3, #3
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	005b      	lsls	r3, r3, #1
 8005d04:	fa02 f303 	lsl.w	r3, r2, r3
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f000 80c1 	beq.w	8005ea4 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d22:	4b28      	ldr	r3, [pc, #160]	@ (8005dc4 <HAL_GPIO_Init+0x410>)
 8005d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d26:	4a27      	ldr	r2, [pc, #156]	@ (8005dc4 <HAL_GPIO_Init+0x410>)
 8005d28:	f043 0301 	orr.w	r3, r3, #1
 8005d2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8005d2e:	4b25      	ldr	r3, [pc, #148]	@ (8005dc4 <HAL_GPIO_Init+0x410>)
 8005d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d32:	f003 0301 	and.w	r3, r3, #1
 8005d36:	60bb      	str	r3, [r7, #8]
 8005d38:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005d3a:	4a23      	ldr	r2, [pc, #140]	@ (8005dc8 <HAL_GPIO_Init+0x414>)
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	089b      	lsrs	r3, r3, #2
 8005d40:	3302      	adds	r3, #2
 8005d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d46:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	f003 0303 	and.w	r3, r3, #3
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	220f      	movs	r2, #15
 8005d52:	fa02 f303 	lsl.w	r3, r2, r3
 8005d56:	43db      	mvns	r3, r3
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005d64:	d03a      	beq.n	8005ddc <HAL_GPIO_Init+0x428>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a0f      	ldr	r2, [pc, #60]	@ (8005da8 <HAL_GPIO_Init+0x3f4>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d034      	beq.n	8005dd8 <HAL_GPIO_Init+0x424>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a0e      	ldr	r2, [pc, #56]	@ (8005dac <HAL_GPIO_Init+0x3f8>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d02e      	beq.n	8005dd4 <HAL_GPIO_Init+0x420>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a0d      	ldr	r2, [pc, #52]	@ (8005db0 <HAL_GPIO_Init+0x3fc>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d028      	beq.n	8005dd0 <HAL_GPIO_Init+0x41c>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a0c      	ldr	r2, [pc, #48]	@ (8005db4 <HAL_GPIO_Init+0x400>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d022      	beq.n	8005dcc <HAL_GPIO_Init+0x418>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	4a0b      	ldr	r2, [pc, #44]	@ (8005db8 <HAL_GPIO_Init+0x404>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d007      	beq.n	8005d9e <HAL_GPIO_Init+0x3ea>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	4a0a      	ldr	r2, [pc, #40]	@ (8005dbc <HAL_GPIO_Init+0x408>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d101      	bne.n	8005d9a <HAL_GPIO_Init+0x3e6>
 8005d96:	2306      	movs	r3, #6
 8005d98:	e021      	b.n	8005dde <HAL_GPIO_Init+0x42a>
 8005d9a:	2307      	movs	r3, #7
 8005d9c:	e01f      	b.n	8005dde <HAL_GPIO_Init+0x42a>
 8005d9e:	2305      	movs	r3, #5
 8005da0:	e01d      	b.n	8005dde <HAL_GPIO_Init+0x42a>
 8005da2:	bf00      	nop
 8005da4:	0800ee70 	.word	0x0800ee70
 8005da8:	48000400 	.word	0x48000400
 8005dac:	48000800 	.word	0x48000800
 8005db0:	48000c00 	.word	0x48000c00
 8005db4:	48001000 	.word	0x48001000
 8005db8:	48001400 	.word	0x48001400
 8005dbc:	48001800 	.word	0x48001800
 8005dc0:	48001c00 	.word	0x48001c00
 8005dc4:	40021000 	.word	0x40021000
 8005dc8:	40010000 	.word	0x40010000
 8005dcc:	2304      	movs	r3, #4
 8005dce:	e006      	b.n	8005dde <HAL_GPIO_Init+0x42a>
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e004      	b.n	8005dde <HAL_GPIO_Init+0x42a>
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	e002      	b.n	8005dde <HAL_GPIO_Init+0x42a>
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e000      	b.n	8005dde <HAL_GPIO_Init+0x42a>
 8005ddc:	2300      	movs	r3, #0
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	f002 0203 	and.w	r2, r2, #3
 8005de4:	0092      	lsls	r2, r2, #2
 8005de6:	4093      	lsls	r3, r2
 8005de8:	693a      	ldr	r2, [r7, #16]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005dee:	4935      	ldr	r1, [pc, #212]	@ (8005ec4 <HAL_GPIO_Init+0x510>)
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	089b      	lsrs	r3, r3, #2
 8005df4:	3302      	adds	r3, #2
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005dfc:	4b32      	ldr	r3, [pc, #200]	@ (8005ec8 <HAL_GPIO_Init+0x514>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	43db      	mvns	r3, r3
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	4013      	ands	r3, r2
 8005e0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d003      	beq.n	8005e20 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005e20:	4a29      	ldr	r2, [pc, #164]	@ (8005ec8 <HAL_GPIO_Init+0x514>)
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005e26:	4b28      	ldr	r3, [pc, #160]	@ (8005ec8 <HAL_GPIO_Init+0x514>)
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	43db      	mvns	r3, r3
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	4013      	ands	r3, r2
 8005e34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d003      	beq.n	8005e4a <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005e4a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ec8 <HAL_GPIO_Init+0x514>)
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005e50:	4b1d      	ldr	r3, [pc, #116]	@ (8005ec8 <HAL_GPIO_Init+0x514>)
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	43db      	mvns	r3, r3
 8005e5a:	693a      	ldr	r2, [r7, #16]
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d003      	beq.n	8005e74 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005e74:	4a14      	ldr	r2, [pc, #80]	@ (8005ec8 <HAL_GPIO_Init+0x514>)
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005e7a:	4b13      	ldr	r3, [pc, #76]	@ (8005ec8 <HAL_GPIO_Init+0x514>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	43db      	mvns	r3, r3
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	4013      	ands	r3, r2
 8005e88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d003      	beq.n	8005e9e <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 8005e96:	693a      	ldr	r2, [r7, #16]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8005ec8 <HAL_GPIO_Init+0x514>)
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f47f ae13 	bne.w	8005ae0 <HAL_GPIO_Init+0x12c>
  }
}
 8005eba:	bf00      	nop
 8005ebc:	bf00      	nop
 8005ebe:	3718      	adds	r7, #24
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	40010000 	.word	0x40010000
 8005ec8:	40010400 	.word	0x40010400

08005ecc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8005ed8:	887b      	ldrh	r3, [r7, #2]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d104      	bne.n	8005ee8 <HAL_GPIO_ReadPin+0x1c>
 8005ede:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 8005ee2:	4809      	ldr	r0, [pc, #36]	@ (8005f08 <HAL_GPIO_ReadPin+0x3c>)
 8005ee4:	f7fe faaa 	bl	800443c <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	691a      	ldr	r2, [r3, #16]
 8005eec:	887b      	ldrh	r3, [r7, #2]
 8005eee:	4013      	ands	r3, r2
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d002      	beq.n	8005efa <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	73fb      	strb	r3, [r7, #15]
 8005ef8:	e001      	b.n	8005efe <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005efa:	2300      	movs	r3, #0
 8005efc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	0800ee70 	.word	0x0800ee70

08005f0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	460b      	mov	r3, r1
 8005f16:	807b      	strh	r3, [r7, #2]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8005f1c:	887b      	ldrh	r3, [r7, #2]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d104      	bne.n	8005f2c <HAL_GPIO_WritePin+0x20>
 8005f22:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8005f26:	480e      	ldr	r0, [pc, #56]	@ (8005f60 <HAL_GPIO_WritePin+0x54>)
 8005f28:	f7fe fa88 	bl	800443c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8005f2c:	787b      	ldrb	r3, [r7, #1]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d007      	beq.n	8005f42 <HAL_GPIO_WritePin+0x36>
 8005f32:	787b      	ldrb	r3, [r7, #1]
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d004      	beq.n	8005f42 <HAL_GPIO_WritePin+0x36>
 8005f38:	f240 11af 	movw	r1, #431	@ 0x1af
 8005f3c:	4808      	ldr	r0, [pc, #32]	@ (8005f60 <HAL_GPIO_WritePin+0x54>)
 8005f3e:	f7fe fa7d 	bl	800443c <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8005f42:	787b      	ldrb	r3, [r7, #1]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d003      	beq.n	8005f50 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f48:	887a      	ldrh	r2, [r7, #2]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005f4e:	e002      	b.n	8005f56 <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f50:	887a      	ldrh	r2, [r7, #2]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005f56:	bf00      	nop
 8005f58:	3708      	adds	r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	0800ee70 	.word	0x0800ee70

08005f64 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8005f70:	887b      	ldrh	r3, [r7, #2]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d104      	bne.n	8005f80 <HAL_GPIO_TogglePin+0x1c>
 8005f76:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8005f7a:	480a      	ldr	r0, [pc, #40]	@ (8005fa4 <HAL_GPIO_TogglePin+0x40>)
 8005f7c:	f7fe fa5e 	bl	800443c <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	695b      	ldr	r3, [r3, #20]
 8005f84:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005f86:	887a      	ldrh	r2, [r7, #2]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	041a      	lsls	r2, r3, #16
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	43d9      	mvns	r1, r3
 8005f92:	887b      	ldrh	r3, [r7, #2]
 8005f94:	400b      	ands	r3, r1
 8005f96:	431a      	orrs	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	619a      	str	r2, [r3, #24]
}
 8005f9c:	bf00      	nop
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	0800ee70 	.word	0x0800ee70

08005fa8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	4603      	mov	r3, r0
 8005fb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005fb2:	4b08      	ldr	r3, [pc, #32]	@ (8005fd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fb4:	695a      	ldr	r2, [r3, #20]
 8005fb6:	88fb      	ldrh	r3, [r7, #6]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d006      	beq.n	8005fcc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005fbe:	4a05      	ldr	r2, [pc, #20]	@ (8005fd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fc0:	88fb      	ldrh	r3, [r7, #6]
 8005fc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005fc4:	88fb      	ldrh	r3, [r7, #6]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fe f9ce 	bl	8004368 <HAL_GPIO_EXTI_Callback>
  }
}
 8005fcc:	bf00      	nop
 8005fce:	3708      	adds	r7, #8
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	40010400 	.word	0x40010400

08005fd8 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d101      	bne.n	8005fea <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e1f3      	b.n	80063d2 <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a8e      	ldr	r2, [pc, #568]	@ (8006228 <HAL_LPTIM_Init+0x250>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d008      	beq.n	8006006 <HAL_LPTIM_Init+0x2e>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a8c      	ldr	r2, [pc, #560]	@ (800622c <HAL_LPTIM_Init+0x254>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d003      	beq.n	8006006 <HAL_LPTIM_Init+0x2e>
 8005ffe:	21fc      	movs	r1, #252	@ 0xfc
 8006000:	488b      	ldr	r0, [pc, #556]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 8006002:	f7fe fa1b 	bl	800443c <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d007      	beq.n	800601e <HAL_LPTIM_Init+0x46>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d003      	beq.n	800601e <HAL_LPTIM_Init+0x46>
 8006016:	21fe      	movs	r1, #254	@ 0xfe
 8006018:	4885      	ldr	r0, [pc, #532]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 800601a:	f7fe fa0f 	bl	800443c <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d026      	beq.n	8006074 <HAL_LPTIM_Init+0x9c>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800602e:	d021      	beq.n	8006074 <HAL_LPTIM_Init+0x9c>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006038:	d01c      	beq.n	8006074 <HAL_LPTIM_Init+0x9c>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006042:	d017      	beq.n	8006074 <HAL_LPTIM_Init+0x9c>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800604c:	d012      	beq.n	8006074 <HAL_LPTIM_Init+0x9c>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006056:	d00d      	beq.n	8006074 <HAL_LPTIM_Init+0x9c>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006060:	d008      	beq.n	8006074 <HAL_LPTIM_Init+0x9c>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800606a:	d003      	beq.n	8006074 <HAL_LPTIM_Init+0x9c>
 800606c:	21ff      	movs	r1, #255	@ 0xff
 800606e:	4870      	ldr	r0, [pc, #448]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 8006070:	f7fe f9e4 	bl	800443c <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d004      	beq.n	8006086 <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006080:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006084:	d125      	bne.n	80060d2 <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00c      	beq.n	80060a8 <HAL_LPTIM_Init+0xd0>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	2b02      	cmp	r3, #2
 8006094:	d008      	beq.n	80060a8 <HAL_LPTIM_Init+0xd0>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	2b04      	cmp	r3, #4
 800609c:	d004      	beq.n	80060a8 <HAL_LPTIM_Init+0xd0>
 800609e:	f240 1103 	movw	r1, #259	@ 0x103
 80060a2:	4863      	ldr	r0, [pc, #396]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 80060a4:	f7fe f9ca 	bl	800443c <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d010      	beq.n	80060d2 <HAL_LPTIM_Init+0xfa>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	2b08      	cmp	r3, #8
 80060b6:	d00c      	beq.n	80060d2 <HAL_LPTIM_Init+0xfa>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	2b10      	cmp	r3, #16
 80060be:	d008      	beq.n	80060d2 <HAL_LPTIM_Init+0xfa>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	2b18      	cmp	r3, #24
 80060c6:	d004      	beq.n	80060d2 <HAL_LPTIM_Init+0xfa>
 80060c8:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80060cc:	4858      	ldr	r0, [pc, #352]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 80060ce:	f7fe f9b5 	bl	800443c <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80060da:	4293      	cmp	r3, r2
 80060dc:	d02b      	beq.n	8006136 <HAL_LPTIM_Init+0x15e>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d027      	beq.n	8006136 <HAL_LPTIM_Init+0x15e>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060ee:	d022      	beq.n	8006136 <HAL_LPTIM_Init+0x15e>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060f8:	d01d      	beq.n	8006136 <HAL_LPTIM_Init+0x15e>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006102:	d018      	beq.n	8006136 <HAL_LPTIM_Init+0x15e>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	695b      	ldr	r3, [r3, #20]
 8006108:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800610c:	d013      	beq.n	8006136 <HAL_LPTIM_Init+0x15e>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006116:	d00e      	beq.n	8006136 <HAL_LPTIM_Init+0x15e>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	695b      	ldr	r3, [r3, #20]
 800611c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006120:	d009      	beq.n	8006136 <HAL_LPTIM_Init+0x15e>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	695b      	ldr	r3, [r3, #20]
 8006126:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800612a:	d004      	beq.n	8006136 <HAL_LPTIM_Init+0x15e>
 800612c:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8006130:	483f      	ldr	r0, [pc, #252]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 8006132:	f7fe f983 	bl	800443c <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800613e:	4293      	cmp	r3, r2
 8006140:	d028      	beq.n	8006194 <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800614a:	d00e      	beq.n	800616a <HAL_LPTIM_Init+0x192>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006154:	d009      	beq.n	800616a <HAL_LPTIM_Init+0x192>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800615e:	d004      	beq.n	800616a <HAL_LPTIM_Init+0x192>
 8006160:	f240 1109 	movw	r1, #265	@ 0x109
 8006164:	4832      	ldr	r0, [pc, #200]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 8006166:	f7fe f969 	bl	800443c <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d010      	beq.n	8006194 <HAL_LPTIM_Init+0x1bc>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	69db      	ldr	r3, [r3, #28]
 8006176:	2b40      	cmp	r3, #64	@ 0x40
 8006178:	d00c      	beq.n	8006194 <HAL_LPTIM_Init+0x1bc>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	69db      	ldr	r3, [r3, #28]
 800617e:	2b80      	cmp	r3, #128	@ 0x80
 8006180:	d008      	beq.n	8006194 <HAL_LPTIM_Init+0x1bc>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	69db      	ldr	r3, [r3, #28]
 8006186:	2bc0      	cmp	r3, #192	@ 0xc0
 8006188:	d004      	beq.n	8006194 <HAL_LPTIM_Init+0x1bc>
 800618a:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800618e:	4828      	ldr	r0, [pc, #160]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 8006190:	f7fe f954 	bl	800443c <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800619c:	d008      	beq.n	80061b0 <HAL_LPTIM_Init+0x1d8>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d004      	beq.n	80061b0 <HAL_LPTIM_Init+0x1d8>
 80061a6:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80061aa:	4821      	ldr	r0, [pc, #132]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 80061ac:	f7fe f946 	bl	800443c <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d009      	beq.n	80061cc <HAL_LPTIM_Init+0x1f4>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061c0:	d004      	beq.n	80061cc <HAL_LPTIM_Init+0x1f4>
 80061c2:	f240 110d 	movw	r1, #269	@ 0x10d
 80061c6:	481a      	ldr	r0, [pc, #104]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 80061c8:	f7fe f938 	bl	800443c <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d009      	beq.n	80061e8 <HAL_LPTIM_Init+0x210>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80061dc:	d004      	beq.n	80061e8 <HAL_LPTIM_Init+0x210>
 80061de:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 80061e2:	4813      	ldr	r0, [pc, #76]	@ (8006230 <HAL_LPTIM_Init+0x258>)
 80061e4:	f7fe f92a 	bl	800443c <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d106      	bne.n	8006202 <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f7fd ff93 	bl	8004128 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2202      	movs	r2, #2
 8006206:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	2b01      	cmp	r3, #1
 8006218:	d00c      	beq.n	8006234 <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800621e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006222:	d10b      	bne.n	800623c <HAL_LPTIM_Init+0x264>
 8006224:	e006      	b.n	8006234 <HAL_LPTIM_Init+0x25c>
 8006226:	bf00      	nop
 8006228:	40007c00 	.word	0x40007c00
 800622c:	40009400 	.word	0x40009400
 8006230:	0800eeac 	.word	0x0800eeac
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 031e 	bic.w	r3, r3, #30
 800623a:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006244:	4293      	cmp	r3, r2
 8006246:	d005      	beq.n	8006254 <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800624e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006252:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	4b61      	ldr	r3, [pc, #388]	@ (80063dc <HAL_LPTIM_Init+0x404>)
 8006258:	4013      	ands	r3, r2
 800625a:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006264:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 800626a:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8006270:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8006276:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	4313      	orrs	r3, r2
 800627c:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d107      	bne.n	8006296 <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800628e:	4313      	orrs	r3, r2
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	4313      	orrs	r3, r2
 8006294:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d004      	beq.n	80062a8 <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80062a6:	d107      	bne.n	80062b8 <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80062b0:	4313      	orrs	r3, r2
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d00a      	beq.n	80062da <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80062cc:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80062d2:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a3e      	ldr	r2, [pc, #248]	@ (80063e0 <HAL_LPTIM_Init+0x408>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d141      	bne.n	8006370 <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a3b      	ldr	r2, [pc, #236]	@ (80063e0 <HAL_LPTIM_Init+0x408>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d107      	bne.n	8006306 <HAL_LPTIM_Init+0x32e>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d01d      	beq.n	800633a <HAL_LPTIM_Init+0x362>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006302:	2b01      	cmp	r3, #1
 8006304:	d019      	beq.n	800633a <HAL_LPTIM_Init+0x362>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a36      	ldr	r2, [pc, #216]	@ (80063e4 <HAL_LPTIM_Init+0x40c>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d10f      	bne.n	8006330 <HAL_LPTIM_Init+0x358>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006314:	2b00      	cmp	r3, #0
 8006316:	d010      	beq.n	800633a <HAL_LPTIM_Init+0x362>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631c:	2b01      	cmp	r3, #1
 800631e:	d00c      	beq.n	800633a <HAL_LPTIM_Init+0x362>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006324:	2b02      	cmp	r3, #2
 8006326:	d008      	beq.n	800633a <HAL_LPTIM_Init+0x362>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632c:	2b03      	cmp	r3, #3
 800632e:	d004      	beq.n	800633a <HAL_LPTIM_Init+0x362>
 8006330:	f240 117f 	movw	r1, #383	@ 0x17f
 8006334:	482c      	ldr	r0, [pc, #176]	@ (80063e8 <HAL_LPTIM_Init+0x410>)
 8006336:	f7fe f881 	bl	800443c <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a28      	ldr	r2, [pc, #160]	@ (80063e0 <HAL_LPTIM_Init+0x408>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d107      	bne.n	8006354 <HAL_LPTIM_Init+0x37c>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006348:	2b00      	cmp	r3, #0
 800634a:	d008      	beq.n	800635e <HAL_LPTIM_Init+0x386>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006350:	2b02      	cmp	r3, #2
 8006352:	d004      	beq.n	800635e <HAL_LPTIM_Init+0x386>
 8006354:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8006358:	4823      	ldr	r0, [pc, #140]	@ (80063e8 <HAL_LPTIM_Init+0x410>)
 800635a:	f7fe f86f 	bl	800443c <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	430a      	orrs	r2, r1
 800636c:	621a      	str	r2, [r3, #32]
 800636e:	e02b      	b.n	80063c8 <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a1a      	ldr	r2, [pc, #104]	@ (80063e0 <HAL_LPTIM_Init+0x408>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d107      	bne.n	800638a <HAL_LPTIM_Init+0x3b2>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800637e:	2b00      	cmp	r3, #0
 8006380:	d01d      	beq.n	80063be <HAL_LPTIM_Init+0x3e6>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006386:	2b01      	cmp	r3, #1
 8006388:	d019      	beq.n	80063be <HAL_LPTIM_Init+0x3e6>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a15      	ldr	r2, [pc, #84]	@ (80063e4 <HAL_LPTIM_Init+0x40c>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d10f      	bne.n	80063b4 <HAL_LPTIM_Init+0x3dc>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006398:	2b00      	cmp	r3, #0
 800639a:	d010      	beq.n	80063be <HAL_LPTIM_Init+0x3e6>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d00c      	beq.n	80063be <HAL_LPTIM_Init+0x3e6>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d008      	beq.n	80063be <HAL_LPTIM_Init+0x3e6>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b0:	2b03      	cmp	r3, #3
 80063b2:	d004      	beq.n	80063be <HAL_LPTIM_Init+0x3e6>
 80063b4:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 80063b8:	480b      	ldr	r0, [pc, #44]	@ (80063e8 <HAL_LPTIM_Init+0x410>)
 80063ba:	f7fe f83f 	bl	800443c <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80063c6:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	ff19f1fe 	.word	0xff19f1fe
 80063e0:	40007c00 	.word	0x40007c00
 80063e4:	40009400 	.word	0x40009400
 80063e8:	0800eeac 	.word	0x0800eeac

080063ec <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a3f      	ldr	r2, [pc, #252]	@ (80064f8 <HAL_LPTIM_Encoder_Start+0x10c>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d004      	beq.n	800640a <HAL_LPTIM_Encoder_Start+0x1e>
 8006400:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 8006404:	483d      	ldr	r0, [pc, #244]	@ (80064fc <HAL_LPTIM_Encoder_Start+0x110>)
 8006406:	f7fe f819 	bl	800443c <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d003      	beq.n	8006418 <HAL_LPTIM_Encoder_Start+0x2c>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006416:	d304      	bcc.n	8006422 <HAL_LPTIM_Encoder_Start+0x36>
 8006418:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 800641c:	4837      	ldr	r0, [pc, #220]	@ (80064fc <HAL_LPTIM_Encoder_Start+0x110>)
 800641e:	f7fe f80d 	bl	800443c <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d004      	beq.n	8006434 <HAL_LPTIM_Encoder_Start+0x48>
 800642a:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 800642e:	4833      	ldr	r0, [pc, #204]	@ (80064fc <HAL_LPTIM_Encoder_Start+0x110>)
 8006430:	f7fe f804 	bl	800443c <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d004      	beq.n	8006446 <HAL_LPTIM_Encoder_Start+0x5a>
 800643c:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 8006440:	482e      	ldr	r0, [pc, #184]	@ (80064fc <HAL_LPTIM_Encoder_Start+0x110>)
 8006442:	f7fd fffb 	bl	800443c <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00c      	beq.n	8006468 <HAL_LPTIM_Encoder_Start+0x7c>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	2b02      	cmp	r3, #2
 8006454:	d008      	beq.n	8006468 <HAL_LPTIM_Encoder_Start+0x7c>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	2b04      	cmp	r3, #4
 800645c:	d004      	beq.n	8006468 <HAL_LPTIM_Encoder_Start+0x7c>
 800645e:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 8006462:	4826      	ldr	r0, [pc, #152]	@ (80064fc <HAL_LPTIM_Encoder_Start+0x110>)
 8006464:	f7fd ffea 	bl	800443c <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2202      	movs	r2, #2
 800646c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f023 0306 	bic.w	r3, r3, #6
 800647e:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	4313      	orrs	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68da      	ldr	r2, [r3, #12]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80064a0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	691a      	ldr	r2, [r3, #16]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f042 0201 	orr.w	r2, r2, #1
 80064b0:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2210      	movs	r2, #16
 80064b8:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80064c2:	2110      	movs	r1, #16
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 f93d 	bl	8006744 <LPTIM_WaitForFlag>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b03      	cmp	r3, #3
 80064ce:	d101      	bne.n	80064d4 <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e00c      	b.n	80064ee <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	691a      	ldr	r2, [r3, #16]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f042 0204 	orr.w	r2, r2, #4
 80064e2:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	40007c00 	.word	0x40007c00
 80064fc:	0800eeac 	.word	0x0800eeac

08006500 <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a13      	ldr	r2, [pc, #76]	@ (800655c <HAL_LPTIM_Encoder_Stop+0x5c>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d004      	beq.n	800651c <HAL_LPTIM_Encoder_Stop+0x1c>
 8006512:	f240 5103 	movw	r1, #1283	@ 0x503
 8006516:	4812      	ldr	r0, [pc, #72]	@ (8006560 <HAL_LPTIM_Encoder_Stop+0x60>)
 8006518:	f7fd ff90 	bl	800443c <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2202      	movs	r2, #2
 8006520:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 f93d 	bl	80067a4 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 f8fb 	bl	8006726 <HAL_LPTIM_GetState>
 8006530:	4603      	mov	r3, r0
 8006532:	2b03      	cmp	r3, #3
 8006534:	d101      	bne.n	800653a <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e00c      	b.n	8006554 <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68da      	ldr	r2, [r3, #12]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006548:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8006552:	2300      	movs	r3, #0
}
 8006554:	4618      	mov	r0, r3
 8006556:	3708      	adds	r7, #8
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}
 800655c:	40007c00 	.word	0x40007c00
 8006560:	0800eeac 	.word	0x0800eeac

08006564 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b082      	sub	sp, #8
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0301 	and.w	r3, r3, #1
 8006576:	2b01      	cmp	r3, #1
 8006578:	d10d      	bne.n	8006596 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b01      	cmp	r3, #1
 8006586:	d106      	bne.n	8006596 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2201      	movs	r2, #1
 800658e:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f000 f882 	bl	800669a <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 0302 	and.w	r3, r3, #2
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d10d      	bne.n	80065c0 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	f003 0302 	and.w	r3, r3, #2
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d106      	bne.n	80065c0 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2202      	movs	r2, #2
 80065b8:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 f877 	bl	80066ae <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0304 	and.w	r3, r3, #4
 80065ca:	2b04      	cmp	r3, #4
 80065cc:	d10d      	bne.n	80065ea <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f003 0304 	and.w	r3, r3, #4
 80065d8:	2b04      	cmp	r3, #4
 80065da:	d106      	bne.n	80065ea <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2204      	movs	r2, #4
 80065e2:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f000 f86c 	bl	80066c2 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 0308 	and.w	r3, r3, #8
 80065f4:	2b08      	cmp	r3, #8
 80065f6:	d10d      	bne.n	8006614 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f003 0308 	and.w	r3, r3, #8
 8006602:	2b08      	cmp	r3, #8
 8006604:	d106      	bne.n	8006614 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2208      	movs	r2, #8
 800660c:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f861 	bl	80066d6 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 0310 	and.w	r3, r3, #16
 800661e:	2b10      	cmp	r3, #16
 8006620:	d10d      	bne.n	800663e <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f003 0310 	and.w	r3, r3, #16
 800662c:	2b10      	cmp	r3, #16
 800662e:	d106      	bne.n	800663e <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2210      	movs	r2, #16
 8006636:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 f856 	bl	80066ea <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 0320 	and.w	r3, r3, #32
 8006648:	2b20      	cmp	r3, #32
 800664a:	d10d      	bne.n	8006668 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f003 0320 	and.w	r3, r3, #32
 8006656:	2b20      	cmp	r3, #32
 8006658:	d106      	bne.n	8006668 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2220      	movs	r2, #32
 8006660:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 f84b 	bl	80066fe <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006672:	2b40      	cmp	r3, #64	@ 0x40
 8006674:	d10d      	bne.n	8006692 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006680:	2b40      	cmp	r3, #64	@ 0x40
 8006682:	d106      	bne.n	8006692 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2240      	movs	r2, #64	@ 0x40
 800668a:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 f840 	bl	8006712 <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8006692:	bf00      	nop
 8006694:	3708      	adds	r7, #8
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}

0800669a <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800669a:	b480      	push	{r7}
 800669c:	b083      	sub	sp, #12
 800669e:	af00      	add	r7, sp, #0
 80066a0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80066a2:	bf00      	nop
 80066a4:	370c      	adds	r7, #12
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr

080066ae <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80066ae:	b480      	push	{r7}
 80066b0:	b083      	sub	sp, #12
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 80066b6:	bf00      	nop
 80066b8:	370c      	adds	r7, #12
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr

080066c2 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80066c2:	b480      	push	{r7}
 80066c4:	b083      	sub	sp, #12
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80066ca:	bf00      	nop
 80066cc:	370c      	adds	r7, #12
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr

080066d6 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80066d6:	b480      	push	{r7}
 80066d8:	b083      	sub	sp, #12
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80066de:	bf00      	nop
 80066e0:	370c      	adds	r7, #12
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr

080066ea <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80066ea:	b480      	push	{r7}
 80066ec:	b083      	sub	sp, #12
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80066f2:	bf00      	nop
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr

080066fe <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80066fe:	b480      	push	{r7}
 8006700:	b083      	sub	sp, #12
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8006706:	bf00      	nop
 8006708:	370c      	adds	r7, #12
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr

08006712 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006712:	b480      	push	{r7}
 8006714:	b083      	sub	sp, #12
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 800671a:	bf00      	nop
 800671c:	370c      	adds	r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr

08006726 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8006726:	b480      	push	{r7}
 8006728:	b083      	sub	sp, #12
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006734:	b2db      	uxtb	r3, r3
}
 8006736:	4618      	mov	r0, r3
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
	...

08006744 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8006744:	b480      	push	{r7}
 8006746:	b085      	sub	sp, #20
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800674e:	2300      	movs	r3, #0
 8006750:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8006752:	4b12      	ldr	r3, [pc, #72]	@ (800679c <LPTIM_WaitForFlag+0x58>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a12      	ldr	r2, [pc, #72]	@ (80067a0 <LPTIM_WaitForFlag+0x5c>)
 8006758:	fba2 2303 	umull	r2, r3, r2, r3
 800675c:	0b9b      	lsrs	r3, r3, #14
 800675e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006762:	fb02 f303 	mul.w	r3, r2, r3
 8006766:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	3b01      	subs	r3, #1
 800676c:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8006774:	2303      	movs	r3, #3
 8006776:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	4013      	ands	r3, r2
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	429a      	cmp	r2, r3
 8006786:	d002      	beq.n	800678e <LPTIM_WaitForFlag+0x4a>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1ec      	bne.n	8006768 <LPTIM_WaitForFlag+0x24>

  return result;
 800678e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006790:	4618      	mov	r0, r3
 8006792:	3714      	adds	r7, #20
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr
 800679c:	20000014 	.word	0x20000014
 80067a0:	d1b71759 	.word	0xd1b71759

080067a4 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b08c      	sub	sp, #48	@ 0x30
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 80067ac:	2300      	movs	r3, #0
 80067ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067b0:	f3ef 8310 	mrs	r3, PRIMASK
 80067b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80067b6:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80067b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067ba:	2301      	movs	r3, #1
 80067bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	f383 8810 	msr	PRIMASK, r3
}
 80067c4:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a73      	ldr	r2, [pc, #460]	@ (8006998 <LPTIM_Disable+0x1f4>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d003      	beq.n	80067d8 <LPTIM_Disable+0x34>
 80067d0:	4a72      	ldr	r2, [pc, #456]	@ (800699c <LPTIM_Disable+0x1f8>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d007      	beq.n	80067e6 <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80067d6:	e00d      	b.n	80067f4 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80067d8:	4b71      	ldr	r3, [pc, #452]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 80067da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067de:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80067e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80067e4:	e006      	b.n	80067f4 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80067e6:	4b6e      	ldr	r3, [pc, #440]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 80067e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067ec:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80067f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80067f2:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	695b      	ldr	r3, [r3, #20]
 800680a:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6a1b      	ldr	r3, [r3, #32]
 800681a:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a5d      	ldr	r2, [pc, #372]	@ (8006998 <LPTIM_Disable+0x1f4>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d003      	beq.n	800682e <LPTIM_Disable+0x8a>
 8006826:	4a5d      	ldr	r2, [pc, #372]	@ (800699c <LPTIM_Disable+0x1f8>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d00d      	beq.n	8006848 <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 800682c:	e019      	b.n	8006862 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 800682e:	4b5c      	ldr	r3, [pc, #368]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006832:	4a5b      	ldr	r2, [pc, #364]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006834:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006838:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 800683a:	4b59      	ldr	r3, [pc, #356]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 800683c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800683e:	4a58      	ldr	r2, [pc, #352]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006840:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006844:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8006846:	e00c      	b.n	8006862 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8006848:	4b55      	ldr	r3, [pc, #340]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 800684a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800684c:	4a54      	ldr	r2, [pc, #336]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 800684e:	f043 0320 	orr.w	r3, r3, #32
 8006852:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8006854:	4b52      	ldr	r3, [pc, #328]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006858:	4a51      	ldr	r2, [pc, #324]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 800685a:	f023 0320 	bic.w	r3, r3, #32
 800685e:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8006860:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8006862:	69fb      	ldr	r3, [r7, #28]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d102      	bne.n	800686e <LPTIM_Disable+0xca>
 8006868:	69bb      	ldr	r3, [r7, #24]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d075      	beq.n	800695a <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a49      	ldr	r2, [pc, #292]	@ (8006998 <LPTIM_Disable+0x1f4>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d003      	beq.n	8006880 <LPTIM_Disable+0xdc>
 8006878:	4a48      	ldr	r2, [pc, #288]	@ (800699c <LPTIM_Disable+0x1f8>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d009      	beq.n	8006892 <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 800687e:	e011      	b.n	80068a4 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8006880:	4b47      	ldr	r3, [pc, #284]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006886:	4a46      	ldr	r2, [pc, #280]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006888:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800688c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8006890:	e008      	b.n	80068a4 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8006892:	4b43      	ldr	r3, [pc, #268]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006898:	4a41      	ldr	r2, [pc, #260]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 800689a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800689e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 80068a2:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d01a      	beq.n	80068e0 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	691a      	ldr	r2, [r3, #16]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f042 0201 	orr.w	r2, r2, #1
 80068b8:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	69fa      	ldr	r2, [r7, #28]
 80068c0:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 80068c2:	2108      	movs	r1, #8
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f7ff ff3d 	bl	8006744 <LPTIM_WaitForFlag>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b03      	cmp	r3, #3
 80068ce:	d103      	bne.n	80068d8 <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2203      	movs	r2, #3
 80068d4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2208      	movs	r2, #8
 80068de:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80068e0:	69bb      	ldr	r3, [r7, #24]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d01a      	beq.n	800691c <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	691a      	ldr	r2, [r3, #16]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f042 0201 	orr.w	r2, r2, #1
 80068f4:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80068fe:	2110      	movs	r1, #16
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7ff ff1f 	bl	8006744 <LPTIM_WaitForFlag>
 8006906:	4603      	mov	r3, r0
 8006908:	2b03      	cmp	r3, #3
 800690a:	d103      	bne.n	8006914 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2203      	movs	r2, #3
 8006910:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2210      	movs	r2, #16
 800691a:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a1d      	ldr	r2, [pc, #116]	@ (8006998 <LPTIM_Disable+0x1f4>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d003      	beq.n	800692e <LPTIM_Disable+0x18a>
 8006926:	4a1d      	ldr	r2, [pc, #116]	@ (800699c <LPTIM_Disable+0x1f8>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d00b      	beq.n	8006944 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 800692c:	e015      	b.n	800695a <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 800692e:	4b1c      	ldr	r3, [pc, #112]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006934:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006938:	4919      	ldr	r1, [pc, #100]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 800693a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693c:	4313      	orrs	r3, r2
 800693e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8006942:	e00a      	b.n	800695a <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8006944:	4b16      	ldr	r3, [pc, #88]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800694a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800694e:	4914      	ldr	r1, [pc, #80]	@ (80069a0 <LPTIM_Disable+0x1fc>)
 8006950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006952:	4313      	orrs	r3, r2
 8006954:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8006958:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	691a      	ldr	r2, [r3, #16]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f022 0201 	bic.w	r2, r2, #1
 8006968:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006970:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	6a3a      	ldr	r2, [r7, #32]
 8006978:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	621a      	str	r2, [r3, #32]
 8006982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006984:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	f383 8810 	msr	PRIMASK, r3
}
 800698c:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800698e:	bf00      	nop
 8006990:	3730      	adds	r7, #48	@ 0x30
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	40007c00 	.word	0x40007c00
 800699c:	40009400 	.word	0x40009400
 80069a0:	40021000 	.word	0x40021000

080069a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80069a4:	b480      	push	{r7}
 80069a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80069a8:	4b04      	ldr	r3, [pc, #16]	@ (80069bc <HAL_PWREx_GetVoltageRange+0x18>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	40007000 	.word	0x40007000

080069c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069ce:	d007      	beq.n	80069e0 <HAL_PWREx_ControlVoltageScaling+0x20>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069d6:	d003      	beq.n	80069e0 <HAL_PWREx_ControlVoltageScaling+0x20>
 80069d8:	21a7      	movs	r1, #167	@ 0xa7
 80069da:	4826      	ldr	r0, [pc, #152]	@ (8006a74 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80069dc:	f7fd fd2e 	bl	800443c <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069e6:	d130      	bne.n	8006a4a <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80069e8:	4b23      	ldr	r3, [pc, #140]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80069f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069f4:	d038      	beq.n	8006a68 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80069f6:	4b20      	ldr	r3, [pc, #128]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80069fe:	4a1e      	ldr	r2, [pc, #120]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006a00:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a04:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006a06:	4b1d      	ldr	r3, [pc, #116]	@ (8006a7c <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2232      	movs	r2, #50	@ 0x32
 8006a0c:	fb02 f303 	mul.w	r3, r2, r3
 8006a10:	4a1b      	ldr	r2, [pc, #108]	@ (8006a80 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8006a12:	fba2 2303 	umull	r2, r3, r2, r3
 8006a16:	0c9b      	lsrs	r3, r3, #18
 8006a18:	3301      	adds	r3, #1
 8006a1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a1c:	e002      	b.n	8006a24 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	3b01      	subs	r3, #1
 8006a22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a24:	4b14      	ldr	r3, [pc, #80]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006a26:	695b      	ldr	r3, [r3, #20]
 8006a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a30:	d102      	bne.n	8006a38 <HAL_PWREx_ControlVoltageScaling+0x78>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1f2      	bne.n	8006a1e <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006a38:	4b0f      	ldr	r3, [pc, #60]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006a3a:	695b      	ldr	r3, [r3, #20]
 8006a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a44:	d110      	bne.n	8006a68 <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e00f      	b.n	8006a6a <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006a52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a56:	d007      	beq.n	8006a68 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006a58:	4b07      	ldr	r3, [pc, #28]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006a60:	4a05      	ldr	r2, [pc, #20]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006a62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a66:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3710      	adds	r7, #16
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	0800eee8 	.word	0x0800eee8
 8006a78:	40007000 	.word	0x40007000
 8006a7c:	20000014 	.word	0x20000014
 8006a80:	431bde83 	.word	0x431bde83

08006a84 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b088      	sub	sp, #32
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d102      	bne.n	8006a98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	f000 bcef 	b.w	8007476 <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d008      	beq.n	8006ab2 <HAL_RCC_OscConfig+0x2e>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2b1f      	cmp	r3, #31
 8006aa6:	d904      	bls.n	8006ab2 <HAL_RCC_OscConfig+0x2e>
 8006aa8:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8006aac:	489a      	ldr	r0, [pc, #616]	@ (8006d18 <HAL_RCC_OscConfig+0x294>)
 8006aae:	f7fd fcc5 	bl	800443c <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ab2:	4b9a      	ldr	r3, [pc, #616]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f003 030c 	and.w	r3, r3, #12
 8006aba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006abc:	4b97      	ldr	r3, [pc, #604]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	f003 0303 	and.w	r3, r3, #3
 8006ac4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0310 	and.w	r3, r3, #16
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	f000 813d 	beq.w	8006d4e <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	699b      	ldr	r3, [r3, #24]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d008      	beq.n	8006aee <HAL_RCC_OscConfig+0x6a>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d004      	beq.n	8006aee <HAL_RCC_OscConfig+0x6a>
 8006ae4:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8006ae8:	488b      	ldr	r0, [pc, #556]	@ (8006d18 <HAL_RCC_OscConfig+0x294>)
 8006aea:	f7fd fca7 	bl	800443c <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	2bff      	cmp	r3, #255	@ 0xff
 8006af4:	d904      	bls.n	8006b00 <HAL_RCC_OscConfig+0x7c>
 8006af6:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8006afa:	4887      	ldr	r0, [pc, #540]	@ (8006d18 <HAL_RCC_OscConfig+0x294>)
 8006afc:	f7fd fc9e 	bl	800443c <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d030      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a1b      	ldr	r3, [r3, #32]
 8006b0c:	2b10      	cmp	r3, #16
 8006b0e:	d02c      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6a1b      	ldr	r3, [r3, #32]
 8006b14:	2b20      	cmp	r3, #32
 8006b16:	d028      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a1b      	ldr	r3, [r3, #32]
 8006b1c:	2b30      	cmp	r3, #48	@ 0x30
 8006b1e:	d024      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a1b      	ldr	r3, [r3, #32]
 8006b24:	2b40      	cmp	r3, #64	@ 0x40
 8006b26:	d020      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	2b50      	cmp	r3, #80	@ 0x50
 8006b2e:	d01c      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a1b      	ldr	r3, [r3, #32]
 8006b34:	2b60      	cmp	r3, #96	@ 0x60
 8006b36:	d018      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6a1b      	ldr	r3, [r3, #32]
 8006b3c:	2b70      	cmp	r3, #112	@ 0x70
 8006b3e:	d014      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6a1b      	ldr	r3, [r3, #32]
 8006b44:	2b80      	cmp	r3, #128	@ 0x80
 8006b46:	d010      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6a1b      	ldr	r3, [r3, #32]
 8006b4c:	2b90      	cmp	r3, #144	@ 0x90
 8006b4e:	d00c      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	2ba0      	cmp	r3, #160	@ 0xa0
 8006b56:	d008      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6a1b      	ldr	r3, [r3, #32]
 8006b5c:	2bb0      	cmp	r3, #176	@ 0xb0
 8006b5e:	d004      	beq.n	8006b6a <HAL_RCC_OscConfig+0xe6>
 8006b60:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8006b64:	486c      	ldr	r0, [pc, #432]	@ (8006d18 <HAL_RCC_OscConfig+0x294>)
 8006b66:	f7fd fc69 	bl	800443c <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d007      	beq.n	8006b80 <HAL_RCC_OscConfig+0xfc>
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	2b0c      	cmp	r3, #12
 8006b74:	f040 808e 	bne.w	8006c94 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	f040 808a 	bne.w	8006c94 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006b80:	4b66      	ldr	r3, [pc, #408]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0302 	and.w	r3, r3, #2
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d006      	beq.n	8006b9a <HAL_RCC_OscConfig+0x116>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	699b      	ldr	r3, [r3, #24]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d102      	bne.n	8006b9a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	f000 bc6e 	b.w	8007476 <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1a      	ldr	r2, [r3, #32]
 8006b9e:	4b5f      	ldr	r3, [pc, #380]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 0308 	and.w	r3, r3, #8
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d004      	beq.n	8006bb4 <HAL_RCC_OscConfig+0x130>
 8006baa:	4b5c      	ldr	r3, [pc, #368]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bb2:	e005      	b.n	8006bc0 <HAL_RCC_OscConfig+0x13c>
 8006bb4:	4b59      	ldr	r3, [pc, #356]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bba:	091b      	lsrs	r3, r3, #4
 8006bbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d224      	bcs.n	8006c0e <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a1b      	ldr	r3, [r3, #32]
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f000 fec1 	bl	8007950 <RCC_SetFlashLatencyFromMSIRange>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d002      	beq.n	8006bda <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	f000 bc4e 	b.w	8007476 <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006bda:	4b50      	ldr	r3, [pc, #320]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a4f      	ldr	r2, [pc, #316]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006be0:	f043 0308 	orr.w	r3, r3, #8
 8006be4:	6013      	str	r3, [r2, #0]
 8006be6:	4b4d      	ldr	r3, [pc, #308]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	494a      	ldr	r1, [pc, #296]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006bf8:	4b48      	ldr	r3, [pc, #288]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	69db      	ldr	r3, [r3, #28]
 8006c04:	021b      	lsls	r3, r3, #8
 8006c06:	4945      	ldr	r1, [pc, #276]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	604b      	str	r3, [r1, #4]
 8006c0c:	e026      	b.n	8006c5c <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c0e:	4b43      	ldr	r3, [pc, #268]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a42      	ldr	r2, [pc, #264]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006c14:	f043 0308 	orr.w	r3, r3, #8
 8006c18:	6013      	str	r3, [r2, #0]
 8006c1a:	4b40      	ldr	r3, [pc, #256]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	493d      	ldr	r1, [pc, #244]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c2c:	4b3b      	ldr	r3, [pc, #236]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	69db      	ldr	r3, [r3, #28]
 8006c38:	021b      	lsls	r3, r3, #8
 8006c3a:	4938      	ldr	r1, [pc, #224]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10a      	bne.n	8006c5c <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f000 fe80 	bl	8007950 <RCC_SetFlashLatencyFromMSIRange>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d002      	beq.n	8006c5c <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	f000 bc0d 	b.w	8007476 <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006c5c:	f000 fdb4 	bl	80077c8 <HAL_RCC_GetSysClockFreq>
 8006c60:	4602      	mov	r2, r0
 8006c62:	4b2e      	ldr	r3, [pc, #184]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	091b      	lsrs	r3, r3, #4
 8006c68:	f003 030f 	and.w	r3, r3, #15
 8006c6c:	492c      	ldr	r1, [pc, #176]	@ (8006d20 <HAL_RCC_OscConfig+0x29c>)
 8006c6e:	5ccb      	ldrb	r3, [r1, r3]
 8006c70:	f003 031f 	and.w	r3, r3, #31
 8006c74:	fa22 f303 	lsr.w	r3, r2, r3
 8006c78:	4a2a      	ldr	r2, [pc, #168]	@ (8006d24 <HAL_RCC_OscConfig+0x2a0>)
 8006c7a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8006d28 <HAL_RCC_OscConfig+0x2a4>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4618      	mov	r0, r3
 8006c82:	f7fe f9b5 	bl	8004ff0 <HAL_InitTick>
 8006c86:	4603      	mov	r3, r0
 8006c88:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006c8a:	7bfb      	ldrb	r3, [r7, #15]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d05d      	beq.n	8006d4c <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8006c90:	7bfb      	ldrb	r3, [r7, #15]
 8006c92:	e3f0      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	699b      	ldr	r3, [r3, #24]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d032      	beq.n	8006d02 <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006c9c:	4b1f      	ldr	r3, [pc, #124]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a1e      	ldr	r2, [pc, #120]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006ca2:	f043 0301 	orr.w	r3, r3, #1
 8006ca6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006ca8:	f7fe f9f2 	bl	8005090 <HAL_GetTick>
 8006cac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006cae:	e008      	b.n	8006cc2 <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006cb0:	f7fe f9ee 	bl	8005090 <HAL_GetTick>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	2b02      	cmp	r3, #2
 8006cbc:	d901      	bls.n	8006cc2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006cbe:	2303      	movs	r3, #3
 8006cc0:	e3d9      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006cc2:	4b16      	ldr	r3, [pc, #88]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0302 	and.w	r3, r3, #2
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d0f0      	beq.n	8006cb0 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006cce:	4b13      	ldr	r3, [pc, #76]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a12      	ldr	r2, [pc, #72]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006cd4:	f043 0308 	orr.w	r3, r3, #8
 8006cd8:	6013      	str	r3, [r2, #0]
 8006cda:	4b10      	ldr	r3, [pc, #64]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6a1b      	ldr	r3, [r3, #32]
 8006ce6:	490d      	ldr	r1, [pc, #52]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006cec:	4b0b      	ldr	r3, [pc, #44]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	69db      	ldr	r3, [r3, #28]
 8006cf8:	021b      	lsls	r3, r3, #8
 8006cfa:	4908      	ldr	r1, [pc, #32]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	604b      	str	r3, [r1, #4]
 8006d00:	e025      	b.n	8006d4e <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006d02:	4b06      	ldr	r3, [pc, #24]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a05      	ldr	r2, [pc, #20]	@ (8006d1c <HAL_RCC_OscConfig+0x298>)
 8006d08:	f023 0301 	bic.w	r3, r3, #1
 8006d0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006d0e:	f7fe f9bf 	bl	8005090 <HAL_GetTick>
 8006d12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006d14:	e013      	b.n	8006d3e <HAL_RCC_OscConfig+0x2ba>
 8006d16:	bf00      	nop
 8006d18:	0800ef24 	.word	0x0800ef24
 8006d1c:	40021000 	.word	0x40021000
 8006d20:	0800f0f4 	.word	0x0800f0f4
 8006d24:	20000014 	.word	0x20000014
 8006d28:	20000018 	.word	0x20000018
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d2c:	f7fe f9b0 	bl	8005090 <HAL_GetTick>
 8006d30:	4602      	mov	r2, r0
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	1ad3      	subs	r3, r2, r3
 8006d36:	2b02      	cmp	r3, #2
 8006d38:	d901      	bls.n	8006d3e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e39b      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006d3e:	4b97      	ldr	r3, [pc, #604]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0302 	and.w	r3, r3, #2
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1f0      	bne.n	8006d2c <HAL_RCC_OscConfig+0x2a8>
 8006d4a:	e000      	b.n	8006d4e <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006d4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0301 	and.w	r3, r3, #1
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d07e      	beq.n	8006e58 <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00e      	beq.n	8006d80 <HAL_RCC_OscConfig+0x2fc>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d6a:	d009      	beq.n	8006d80 <HAL_RCC_OscConfig+0x2fc>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d74:	d004      	beq.n	8006d80 <HAL_RCC_OscConfig+0x2fc>
 8006d76:	f240 2119 	movw	r1, #537	@ 0x219
 8006d7a:	4889      	ldr	r0, [pc, #548]	@ (8006fa0 <HAL_RCC_OscConfig+0x51c>)
 8006d7c:	f7fd fb5e 	bl	800443c <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	2b08      	cmp	r3, #8
 8006d84:	d005      	beq.n	8006d92 <HAL_RCC_OscConfig+0x30e>
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	2b0c      	cmp	r3, #12
 8006d8a:	d10e      	bne.n	8006daa <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	2b03      	cmp	r3, #3
 8006d90:	d10b      	bne.n	8006daa <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d92:	4b82      	ldr	r3, [pc, #520]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d05b      	beq.n	8006e56 <HAL_RCC_OscConfig+0x3d2>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d157      	bne.n	8006e56 <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e365      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006db2:	d106      	bne.n	8006dc2 <HAL_RCC_OscConfig+0x33e>
 8006db4:	4b79      	ldr	r3, [pc, #484]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a78      	ldr	r2, [pc, #480]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dbe:	6013      	str	r3, [r2, #0]
 8006dc0:	e01d      	b.n	8006dfe <HAL_RCC_OscConfig+0x37a>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006dca:	d10c      	bne.n	8006de6 <HAL_RCC_OscConfig+0x362>
 8006dcc:	4b73      	ldr	r3, [pc, #460]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a72      	ldr	r2, [pc, #456]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006dd2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006dd6:	6013      	str	r3, [r2, #0]
 8006dd8:	4b70      	ldr	r3, [pc, #448]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a6f      	ldr	r2, [pc, #444]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006dde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006de2:	6013      	str	r3, [r2, #0]
 8006de4:	e00b      	b.n	8006dfe <HAL_RCC_OscConfig+0x37a>
 8006de6:	4b6d      	ldr	r3, [pc, #436]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a6c      	ldr	r2, [pc, #432]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006dec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006df0:	6013      	str	r3, [r2, #0]
 8006df2:	4b6a      	ldr	r3, [pc, #424]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a69      	ldr	r2, [pc, #420]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006df8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006dfc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d013      	beq.n	8006e2e <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e06:	f7fe f943 	bl	8005090 <HAL_GetTick>
 8006e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e0c:	e008      	b.n	8006e20 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e0e:	f7fe f93f 	bl	8005090 <HAL_GetTick>
 8006e12:	4602      	mov	r2, r0
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	1ad3      	subs	r3, r2, r3
 8006e18:	2b64      	cmp	r3, #100	@ 0x64
 8006e1a:	d901      	bls.n	8006e20 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8006e1c:	2303      	movs	r3, #3
 8006e1e:	e32a      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e20:	4b5e      	ldr	r3, [pc, #376]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d0f0      	beq.n	8006e0e <HAL_RCC_OscConfig+0x38a>
 8006e2c:	e014      	b.n	8006e58 <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e2e:	f7fe f92f 	bl	8005090 <HAL_GetTick>
 8006e32:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e34:	e008      	b.n	8006e48 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e36:	f7fe f92b 	bl	8005090 <HAL_GetTick>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	1ad3      	subs	r3, r2, r3
 8006e40:	2b64      	cmp	r3, #100	@ 0x64
 8006e42:	d901      	bls.n	8006e48 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8006e44:	2303      	movs	r3, #3
 8006e46:	e316      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e48:	4b54      	ldr	r3, [pc, #336]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1f0      	bne.n	8006e36 <HAL_RCC_OscConfig+0x3b2>
 8006e54:	e000      	b.n	8006e58 <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e56:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 0302 	and.w	r3, r3, #2
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d077      	beq.n	8006f54 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d009      	beq.n	8006e80 <HAL_RCC_OscConfig+0x3fc>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e74:	d004      	beq.n	8006e80 <HAL_RCC_OscConfig+0x3fc>
 8006e76:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8006e7a:	4849      	ldr	r0, [pc, #292]	@ (8006fa0 <HAL_RCC_OscConfig+0x51c>)
 8006e7c:	f7fd fade 	bl	800443c <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	2b1f      	cmp	r3, #31
 8006e86:	d904      	bls.n	8006e92 <HAL_RCC_OscConfig+0x40e>
 8006e88:	f240 214d 	movw	r1, #589	@ 0x24d
 8006e8c:	4844      	ldr	r0, [pc, #272]	@ (8006fa0 <HAL_RCC_OscConfig+0x51c>)
 8006e8e:	f7fd fad5 	bl	800443c <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	2b04      	cmp	r3, #4
 8006e96:	d005      	beq.n	8006ea4 <HAL_RCC_OscConfig+0x420>
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	2b0c      	cmp	r3, #12
 8006e9c:	d119      	bne.n	8006ed2 <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	2b02      	cmp	r3, #2
 8006ea2:	d116      	bne.n	8006ed2 <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ea4:	4b3d      	ldr	r3, [pc, #244]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d005      	beq.n	8006ebc <HAL_RCC_OscConfig+0x438>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d101      	bne.n	8006ebc <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e2dc      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ebc:	4b37      	ldr	r3, [pc, #220]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	061b      	lsls	r3, r3, #24
 8006eca:	4934      	ldr	r1, [pc, #208]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ed0:	e040      	b.n	8006f54 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d023      	beq.n	8006f22 <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006eda:	4b30      	ldr	r3, [pc, #192]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a2f      	ldr	r2, [pc, #188]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ee4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ee6:	f7fe f8d3 	bl	8005090 <HAL_GetTick>
 8006eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006eec:	e008      	b.n	8006f00 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eee:	f7fe f8cf 	bl	8005090 <HAL_GetTick>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	1ad3      	subs	r3, r2, r3
 8006ef8:	2b02      	cmp	r3, #2
 8006efa:	d901      	bls.n	8006f00 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006efc:	2303      	movs	r3, #3
 8006efe:	e2ba      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f00:	4b26      	ldr	r3, [pc, #152]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d0f0      	beq.n	8006eee <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f0c:	4b23      	ldr	r3, [pc, #140]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	061b      	lsls	r3, r3, #24
 8006f1a:	4920      	ldr	r1, [pc, #128]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	604b      	str	r3, [r1, #4]
 8006f20:	e018      	b.n	8006f54 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f22:	4b1e      	ldr	r3, [pc, #120]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a1d      	ldr	r2, [pc, #116]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006f28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f2e:	f7fe f8af 	bl	8005090 <HAL_GetTick>
 8006f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f34:	e008      	b.n	8006f48 <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f36:	f7fe f8ab 	bl	8005090 <HAL_GetTick>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	1ad3      	subs	r3, r2, r3
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	d901      	bls.n	8006f48 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 8006f44:	2303      	movs	r3, #3
 8006f46:	e296      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f48:	4b14      	ldr	r3, [pc, #80]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1f0      	bne.n	8006f36 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 0308 	and.w	r3, r3, #8
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d04e      	beq.n	8006ffe <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	695b      	ldr	r3, [r3, #20]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d008      	beq.n	8006f7a <HAL_RCC_OscConfig+0x4f6>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	695b      	ldr	r3, [r3, #20]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d004      	beq.n	8006f7a <HAL_RCC_OscConfig+0x4f6>
 8006f70:	f240 218d 	movw	r1, #653	@ 0x28d
 8006f74:	480a      	ldr	r0, [pc, #40]	@ (8006fa0 <HAL_RCC_OscConfig+0x51c>)
 8006f76:	f7fd fa61 	bl	800443c <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d021      	beq.n	8006fc6 <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f82:	4b06      	ldr	r3, [pc, #24]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f88:	4a04      	ldr	r2, [pc, #16]	@ (8006f9c <HAL_RCC_OscConfig+0x518>)
 8006f8a:	f043 0301 	orr.w	r3, r3, #1
 8006f8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f92:	f7fe f87d 	bl	8005090 <HAL_GetTick>
 8006f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f98:	e00d      	b.n	8006fb6 <HAL_RCC_OscConfig+0x532>
 8006f9a:	bf00      	nop
 8006f9c:	40021000 	.word	0x40021000
 8006fa0:	0800ef24 	.word	0x0800ef24
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fa4:	f7fe f874 	bl	8005090 <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	d901      	bls.n	8006fb6 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	e25f      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fb6:	4b66      	ldr	r3, [pc, #408]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 8006fb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fbc:	f003 0302 	and.w	r3, r3, #2
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d0ef      	beq.n	8006fa4 <HAL_RCC_OscConfig+0x520>
 8006fc4:	e01b      	b.n	8006ffe <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fc6:	4b62      	ldr	r3, [pc, #392]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 8006fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fcc:	4a60      	ldr	r2, [pc, #384]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 8006fce:	f023 0301 	bic.w	r3, r3, #1
 8006fd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fd6:	f7fe f85b 	bl	8005090 <HAL_GetTick>
 8006fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006fdc:	e008      	b.n	8006ff0 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fde:	f7fe f857 	bl	8005090 <HAL_GetTick>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	1ad3      	subs	r3, r2, r3
 8006fe8:	2b02      	cmp	r3, #2
 8006fea:	d901      	bls.n	8006ff0 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 8006fec:	2303      	movs	r3, #3
 8006fee:	e242      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ff0:	4b57      	ldr	r3, [pc, #348]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 8006ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ff6:	f003 0302 	and.w	r3, r3, #2
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d1ef      	bne.n	8006fde <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0304 	and.w	r3, r3, #4
 8007006:	2b00      	cmp	r3, #0
 8007008:	f000 80b8 	beq.w	800717c <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800700c:	2300      	movs	r3, #0
 800700e:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d00c      	beq.n	8007032 <HAL_RCC_OscConfig+0x5ae>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	2b01      	cmp	r3, #1
 800701e:	d008      	beq.n	8007032 <HAL_RCC_OscConfig+0x5ae>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	2b05      	cmp	r3, #5
 8007026:	d004      	beq.n	8007032 <HAL_RCC_OscConfig+0x5ae>
 8007028:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 800702c:	4849      	ldr	r0, [pc, #292]	@ (8007154 <HAL_RCC_OscConfig+0x6d0>)
 800702e:	f7fd fa05 	bl	800443c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007032:	4b47      	ldr	r3, [pc, #284]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 8007034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d10d      	bne.n	800705a <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800703e:	4b44      	ldr	r3, [pc, #272]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 8007040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007042:	4a43      	ldr	r2, [pc, #268]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 8007044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007048:	6593      	str	r3, [r2, #88]	@ 0x58
 800704a:	4b41      	ldr	r3, [pc, #260]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 800704c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800704e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007052:	60bb      	str	r3, [r7, #8]
 8007054:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007056:	2301      	movs	r3, #1
 8007058:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800705a:	4b3f      	ldr	r3, [pc, #252]	@ (8007158 <HAL_RCC_OscConfig+0x6d4>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007062:	2b00      	cmp	r3, #0
 8007064:	d118      	bne.n	8007098 <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007066:	4b3c      	ldr	r3, [pc, #240]	@ (8007158 <HAL_RCC_OscConfig+0x6d4>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a3b      	ldr	r2, [pc, #236]	@ (8007158 <HAL_RCC_OscConfig+0x6d4>)
 800706c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007070:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007072:	f7fe f80d 	bl	8005090 <HAL_GetTick>
 8007076:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007078:	e008      	b.n	800708c <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800707a:	f7fe f809 	bl	8005090 <HAL_GetTick>
 800707e:	4602      	mov	r2, r0
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	1ad3      	subs	r3, r2, r3
 8007084:	2b02      	cmp	r3, #2
 8007086:	d901      	bls.n	800708c <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 8007088:	2303      	movs	r3, #3
 800708a:	e1f4      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800708c:	4b32      	ldr	r3, [pc, #200]	@ (8007158 <HAL_RCC_OscConfig+0x6d4>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007094:	2b00      	cmp	r3, #0
 8007096:	d0f0      	beq.n	800707a <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d108      	bne.n	80070b2 <HAL_RCC_OscConfig+0x62e>
 80070a0:	4b2b      	ldr	r3, [pc, #172]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070a6:	4a2a      	ldr	r2, [pc, #168]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070a8:	f043 0301 	orr.w	r3, r3, #1
 80070ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070b0:	e024      	b.n	80070fc <HAL_RCC_OscConfig+0x678>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	2b05      	cmp	r3, #5
 80070b8:	d110      	bne.n	80070dc <HAL_RCC_OscConfig+0x658>
 80070ba:	4b25      	ldr	r3, [pc, #148]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070c0:	4a23      	ldr	r2, [pc, #140]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070c2:	f043 0304 	orr.w	r3, r3, #4
 80070c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070ca:	4b21      	ldr	r3, [pc, #132]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d0:	4a1f      	ldr	r2, [pc, #124]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070d2:	f043 0301 	orr.w	r3, r3, #1
 80070d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070da:	e00f      	b.n	80070fc <HAL_RCC_OscConfig+0x678>
 80070dc:	4b1c      	ldr	r3, [pc, #112]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e2:	4a1b      	ldr	r2, [pc, #108]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070e4:	f023 0301 	bic.w	r3, r3, #1
 80070e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070ec:	4b18      	ldr	r3, [pc, #96]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070f2:	4a17      	ldr	r2, [pc, #92]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 80070f4:	f023 0304 	bic.w	r3, r3, #4
 80070f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d016      	beq.n	8007132 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007104:	f7fd ffc4 	bl	8005090 <HAL_GetTick>
 8007108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800710a:	e00a      	b.n	8007122 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800710c:	f7fd ffc0 	bl	8005090 <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800711a:	4293      	cmp	r3, r2
 800711c:	d901      	bls.n	8007122 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e1a9      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007122:	4b0b      	ldr	r3, [pc, #44]	@ (8007150 <HAL_RCC_OscConfig+0x6cc>)
 8007124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007128:	f003 0302 	and.w	r3, r3, #2
 800712c:	2b00      	cmp	r3, #0
 800712e:	d0ed      	beq.n	800710c <HAL_RCC_OscConfig+0x688>
 8007130:	e01b      	b.n	800716a <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007132:	f7fd ffad 	bl	8005090 <HAL_GetTick>
 8007136:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007138:	e010      	b.n	800715c <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800713a:	f7fd ffa9 	bl	8005090 <HAL_GetTick>
 800713e:	4602      	mov	r2, r0
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	1ad3      	subs	r3, r2, r3
 8007144:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007148:	4293      	cmp	r3, r2
 800714a:	d907      	bls.n	800715c <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 800714c:	2303      	movs	r3, #3
 800714e:	e192      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
 8007150:	40021000 	.word	0x40021000
 8007154:	0800ef24 	.word	0x0800ef24
 8007158:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800715c:	4b98      	ldr	r3, [pc, #608]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 800715e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007162:	f003 0302 	and.w	r3, r3, #2
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1e7      	bne.n	800713a <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800716a:	7ffb      	ldrb	r3, [r7, #31]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d105      	bne.n	800717c <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007170:	4b93      	ldr	r3, [pc, #588]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 8007172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007174:	4a92      	ldr	r2, [pc, #584]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 8007176:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800717a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007180:	2b00      	cmp	r3, #0
 8007182:	d00c      	beq.n	800719e <HAL_RCC_OscConfig+0x71a>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007188:	2b01      	cmp	r3, #1
 800718a:	d008      	beq.n	800719e <HAL_RCC_OscConfig+0x71a>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007190:	2b02      	cmp	r3, #2
 8007192:	d004      	beq.n	800719e <HAL_RCC_OscConfig+0x71a>
 8007194:	f240 316e 	movw	r1, #878	@ 0x36e
 8007198:	488a      	ldr	r0, [pc, #552]	@ (80073c4 <HAL_RCC_OscConfig+0x940>)
 800719a:	f7fd f94f 	bl	800443c <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f000 8166 	beq.w	8007474 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ac:	2b02      	cmp	r3, #2
 80071ae:	f040 813c 	bne.w	800742a <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d010      	beq.n	80071dc <HAL_RCC_OscConfig+0x758>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d00c      	beq.n	80071dc <HAL_RCC_OscConfig+0x758>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	d008      	beq.n	80071dc <HAL_RCC_OscConfig+0x758>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ce:	2b03      	cmp	r3, #3
 80071d0:	d004      	beq.n	80071dc <HAL_RCC_OscConfig+0x758>
 80071d2:	f240 3176 	movw	r1, #886	@ 0x376
 80071d6:	487b      	ldr	r0, [pc, #492]	@ (80073c4 <HAL_RCC_OscConfig+0x940>)
 80071d8:	f7fd f930 	bl	800443c <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d003      	beq.n	80071ec <HAL_RCC_OscConfig+0x768>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e8:	2b08      	cmp	r3, #8
 80071ea:	d904      	bls.n	80071f6 <HAL_RCC_OscConfig+0x772>
 80071ec:	f240 3177 	movw	r1, #887	@ 0x377
 80071f0:	4874      	ldr	r0, [pc, #464]	@ (80073c4 <HAL_RCC_OscConfig+0x940>)
 80071f2:	f7fd f923 	bl	800443c <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071fa:	2b07      	cmp	r3, #7
 80071fc:	d903      	bls.n	8007206 <HAL_RCC_OscConfig+0x782>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007202:	2b56      	cmp	r3, #86	@ 0x56
 8007204:	d904      	bls.n	8007210 <HAL_RCC_OscConfig+0x78c>
 8007206:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800720a:	486e      	ldr	r0, [pc, #440]	@ (80073c4 <HAL_RCC_OscConfig+0x940>)
 800720c:	f7fd f916 	bl	800443c <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007214:	2b07      	cmp	r3, #7
 8007216:	d008      	beq.n	800722a <HAL_RCC_OscConfig+0x7a6>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800721c:	2b11      	cmp	r3, #17
 800721e:	d004      	beq.n	800722a <HAL_RCC_OscConfig+0x7a6>
 8007220:	f240 317a 	movw	r1, #890	@ 0x37a
 8007224:	4867      	ldr	r0, [pc, #412]	@ (80073c4 <HAL_RCC_OscConfig+0x940>)
 8007226:	f7fd f909 	bl	800443c <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800722e:	2b02      	cmp	r3, #2
 8007230:	d010      	beq.n	8007254 <HAL_RCC_OscConfig+0x7d0>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007236:	2b04      	cmp	r3, #4
 8007238:	d00c      	beq.n	8007254 <HAL_RCC_OscConfig+0x7d0>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800723e:	2b06      	cmp	r3, #6
 8007240:	d008      	beq.n	8007254 <HAL_RCC_OscConfig+0x7d0>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007246:	2b08      	cmp	r3, #8
 8007248:	d004      	beq.n	8007254 <HAL_RCC_OscConfig+0x7d0>
 800724a:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 800724e:	485d      	ldr	r0, [pc, #372]	@ (80073c4 <HAL_RCC_OscConfig+0x940>)
 8007250:	f7fd f8f4 	bl	800443c <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007258:	2b02      	cmp	r3, #2
 800725a:	d010      	beq.n	800727e <HAL_RCC_OscConfig+0x7fa>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007260:	2b04      	cmp	r3, #4
 8007262:	d00c      	beq.n	800727e <HAL_RCC_OscConfig+0x7fa>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007268:	2b06      	cmp	r3, #6
 800726a:	d008      	beq.n	800727e <HAL_RCC_OscConfig+0x7fa>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007270:	2b08      	cmp	r3, #8
 8007272:	d004      	beq.n	800727e <HAL_RCC_OscConfig+0x7fa>
 8007274:	f240 317d 	movw	r1, #893	@ 0x37d
 8007278:	4852      	ldr	r0, [pc, #328]	@ (80073c4 <HAL_RCC_OscConfig+0x940>)
 800727a:	f7fd f8df 	bl	800443c <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800727e:	4b50      	ldr	r3, [pc, #320]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f003 0203 	and.w	r2, r3, #3
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800728e:	429a      	cmp	r2, r3
 8007290:	d130      	bne.n	80072f4 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729c:	3b01      	subs	r3, #1
 800729e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d127      	bne.n	80072f4 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072ae:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d11f      	bne.n	80072f4 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80072be:	2a07      	cmp	r2, #7
 80072c0:	bf14      	ite	ne
 80072c2:	2201      	movne	r2, #1
 80072c4:	2200      	moveq	r2, #0
 80072c6:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d113      	bne.n	80072f4 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072d6:	085b      	lsrs	r3, r3, #1
 80072d8:	3b01      	subs	r3, #1
 80072da:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80072dc:	429a      	cmp	r2, r3
 80072de:	d109      	bne.n	80072f4 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ea:	085b      	lsrs	r3, r3, #1
 80072ec:	3b01      	subs	r3, #1
 80072ee:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d074      	beq.n	80073de <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80072f4:	69bb      	ldr	r3, [r7, #24]
 80072f6:	2b0c      	cmp	r3, #12
 80072f8:	d06f      	beq.n	80073da <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80072fa:	4b31      	ldr	r3, [pc, #196]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007302:	2b00      	cmp	r3, #0
 8007304:	d105      	bne.n	8007312 <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007306:	4b2e      	ldr	r3, [pc, #184]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e0af      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007316:	4b2a      	ldr	r3, [pc, #168]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a29      	ldr	r2, [pc, #164]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 800731c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007320:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007322:	f7fd feb5 	bl	8005090 <HAL_GetTick>
 8007326:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007328:	e008      	b.n	800733c <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800732a:	f7fd feb1 	bl	8005090 <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	2b02      	cmp	r3, #2
 8007336:	d901      	bls.n	800733c <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 8007338:	2303      	movs	r3, #3
 800733a:	e09c      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800733c:	4b20      	ldr	r3, [pc, #128]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1f0      	bne.n	800732a <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007348:	4b1d      	ldr	r3, [pc, #116]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 800734a:	68da      	ldr	r2, [r3, #12]
 800734c:	4b1e      	ldr	r3, [pc, #120]	@ (80073c8 <HAL_RCC_OscConfig+0x944>)
 800734e:	4013      	ands	r3, r2
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007358:	3a01      	subs	r2, #1
 800735a:	0112      	lsls	r2, r2, #4
 800735c:	4311      	orrs	r1, r2
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007362:	0212      	lsls	r2, r2, #8
 8007364:	4311      	orrs	r1, r2
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800736a:	0852      	lsrs	r2, r2, #1
 800736c:	3a01      	subs	r2, #1
 800736e:	0552      	lsls	r2, r2, #21
 8007370:	4311      	orrs	r1, r2
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007376:	0852      	lsrs	r2, r2, #1
 8007378:	3a01      	subs	r2, #1
 800737a:	0652      	lsls	r2, r2, #25
 800737c:	4311      	orrs	r1, r2
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007382:	0912      	lsrs	r2, r2, #4
 8007384:	0452      	lsls	r2, r2, #17
 8007386:	430a      	orrs	r2, r1
 8007388:	490d      	ldr	r1, [pc, #52]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 800738a:	4313      	orrs	r3, r2
 800738c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800738e:	4b0c      	ldr	r3, [pc, #48]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a0b      	ldr	r2, [pc, #44]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 8007394:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007398:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800739a:	4b09      	ldr	r3, [pc, #36]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	4a08      	ldr	r2, [pc, #32]	@ (80073c0 <HAL_RCC_OscConfig+0x93c>)
 80073a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80073a4:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80073a6:	f7fd fe73 	bl	8005090 <HAL_GetTick>
 80073aa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073ac:	e00e      	b.n	80073cc <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073ae:	f7fd fe6f 	bl	8005090 <HAL_GetTick>
 80073b2:	4602      	mov	r2, r0
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	2b02      	cmp	r3, #2
 80073ba:	d907      	bls.n	80073cc <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 80073bc:	2303      	movs	r3, #3
 80073be:	e05a      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
 80073c0:	40021000 	.word	0x40021000
 80073c4:	0800ef24 	.word	0x0800ef24
 80073c8:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073cc:	4b2c      	ldr	r3, [pc, #176]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d0ea      	beq.n	80073ae <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80073d8:	e04c      	b.n	8007474 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	e04b      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073de:	4b28      	ldr	r3, [pc, #160]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d144      	bne.n	8007474 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80073ea:	4b25      	ldr	r3, [pc, #148]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a24      	ldr	r2, [pc, #144]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 80073f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80073f4:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80073f6:	4b22      	ldr	r3, [pc, #136]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	4a21      	ldr	r2, [pc, #132]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 80073fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007400:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007402:	f7fd fe45 	bl	8005090 <HAL_GetTick>
 8007406:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007408:	e008      	b.n	800741c <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800740a:	f7fd fe41 	bl	8005090 <HAL_GetTick>
 800740e:	4602      	mov	r2, r0
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	1ad3      	subs	r3, r2, r3
 8007414:	2b02      	cmp	r3, #2
 8007416:	d901      	bls.n	800741c <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 8007418:	2303      	movs	r3, #3
 800741a:	e02c      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800741c:	4b18      	ldr	r3, [pc, #96]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007424:	2b00      	cmp	r3, #0
 8007426:	d0f0      	beq.n	800740a <HAL_RCC_OscConfig+0x986>
 8007428:	e024      	b.n	8007474 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800742a:	69bb      	ldr	r3, [r7, #24]
 800742c:	2b0c      	cmp	r3, #12
 800742e:	d01f      	beq.n	8007470 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007430:	4b13      	ldr	r3, [pc, #76]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a12      	ldr	r2, [pc, #72]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 8007436:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800743a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800743c:	f7fd fe28 	bl	8005090 <HAL_GetTick>
 8007440:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007442:	e008      	b.n	8007456 <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007444:	f7fd fe24 	bl	8005090 <HAL_GetTick>
 8007448:	4602      	mov	r2, r0
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	2b02      	cmp	r3, #2
 8007450:	d901      	bls.n	8007456 <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	e00f      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007456:	4b0a      	ldr	r3, [pc, #40]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1f0      	bne.n	8007444 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007462:	4b07      	ldr	r3, [pc, #28]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 8007464:	68da      	ldr	r2, [r3, #12]
 8007466:	4906      	ldr	r1, [pc, #24]	@ (8007480 <HAL_RCC_OscConfig+0x9fc>)
 8007468:	4b06      	ldr	r3, [pc, #24]	@ (8007484 <HAL_RCC_OscConfig+0xa00>)
 800746a:	4013      	ands	r3, r2
 800746c:	60cb      	str	r3, [r1, #12]
 800746e:	e001      	b.n	8007474 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e000      	b.n	8007476 <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	3720      	adds	r7, #32
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	40021000 	.word	0x40021000
 8007484:	feeefffc 	.word	0xfeeefffc

08007488 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d101      	bne.n	800749c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	e186      	b.n	80077aa <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d003      	beq.n	80074ac <HAL_RCC_ClockConfig+0x24>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2b0f      	cmp	r3, #15
 80074aa:	d904      	bls.n	80074b6 <HAL_RCC_ClockConfig+0x2e>
 80074ac:	f240 4159 	movw	r1, #1113	@ 0x459
 80074b0:	4882      	ldr	r0, [pc, #520]	@ (80076bc <HAL_RCC_ClockConfig+0x234>)
 80074b2:	f7fc ffc3 	bl	800443c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d010      	beq.n	80074de <HAL_RCC_ClockConfig+0x56>
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d00d      	beq.n	80074de <HAL_RCC_ClockConfig+0x56>
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	2b02      	cmp	r3, #2
 80074c6:	d00a      	beq.n	80074de <HAL_RCC_ClockConfig+0x56>
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	2b03      	cmp	r3, #3
 80074cc:	d007      	beq.n	80074de <HAL_RCC_ClockConfig+0x56>
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	2b04      	cmp	r3, #4
 80074d2:	d004      	beq.n	80074de <HAL_RCC_ClockConfig+0x56>
 80074d4:	f240 415a 	movw	r1, #1114	@ 0x45a
 80074d8:	4878      	ldr	r0, [pc, #480]	@ (80076bc <HAL_RCC_ClockConfig+0x234>)
 80074da:	f7fc ffaf 	bl	800443c <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80074de:	4b78      	ldr	r3, [pc, #480]	@ (80076c0 <HAL_RCC_ClockConfig+0x238>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 0307 	and.w	r3, r3, #7
 80074e6:	683a      	ldr	r2, [r7, #0]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d910      	bls.n	800750e <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074ec:	4b74      	ldr	r3, [pc, #464]	@ (80076c0 <HAL_RCC_ClockConfig+0x238>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f023 0207 	bic.w	r2, r3, #7
 80074f4:	4972      	ldr	r1, [pc, #456]	@ (80076c0 <HAL_RCC_ClockConfig+0x238>)
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80074fc:	4b70      	ldr	r3, [pc, #448]	@ (80076c0 <HAL_RCC_ClockConfig+0x238>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 0307 	and.w	r3, r3, #7
 8007504:	683a      	ldr	r2, [r7, #0]
 8007506:	429a      	cmp	r2, r3
 8007508:	d001      	beq.n	800750e <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e14d      	b.n	80077aa <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 0302 	and.w	r3, r3, #2
 8007516:	2b00      	cmp	r3, #0
 8007518:	d039      	beq.n	800758e <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d024      	beq.n	800756c <HAL_RCC_ClockConfig+0xe4>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	2b80      	cmp	r3, #128	@ 0x80
 8007528:	d020      	beq.n	800756c <HAL_RCC_ClockConfig+0xe4>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	2b90      	cmp	r3, #144	@ 0x90
 8007530:	d01c      	beq.n	800756c <HAL_RCC_ClockConfig+0xe4>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	2ba0      	cmp	r3, #160	@ 0xa0
 8007538:	d018      	beq.n	800756c <HAL_RCC_ClockConfig+0xe4>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	2bb0      	cmp	r3, #176	@ 0xb0
 8007540:	d014      	beq.n	800756c <HAL_RCC_ClockConfig+0xe4>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	2bc0      	cmp	r3, #192	@ 0xc0
 8007548:	d010      	beq.n	800756c <HAL_RCC_ClockConfig+0xe4>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	2bd0      	cmp	r3, #208	@ 0xd0
 8007550:	d00c      	beq.n	800756c <HAL_RCC_ClockConfig+0xe4>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	2be0      	cmp	r3, #224	@ 0xe0
 8007558:	d008      	beq.n	800756c <HAL_RCC_ClockConfig+0xe4>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	2bf0      	cmp	r3, #240	@ 0xf0
 8007560:	d004      	beq.n	800756c <HAL_RCC_ClockConfig+0xe4>
 8007562:	f240 4172 	movw	r1, #1138	@ 0x472
 8007566:	4855      	ldr	r0, [pc, #340]	@ (80076bc <HAL_RCC_ClockConfig+0x234>)
 8007568:	f7fc ff68 	bl	800443c <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	689a      	ldr	r2, [r3, #8]
 8007570:	4b54      	ldr	r3, [pc, #336]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007578:	429a      	cmp	r2, r3
 800757a:	d908      	bls.n	800758e <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800757c:	4b51      	ldr	r3, [pc, #324]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	494e      	ldr	r1, [pc, #312]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 800758a:	4313      	orrs	r3, r2
 800758c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 0301 	and.w	r3, r3, #1
 8007596:	2b00      	cmp	r3, #0
 8007598:	d061      	beq.n	800765e <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d010      	beq.n	80075c4 <HAL_RCC_ClockConfig+0x13c>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d00c      	beq.n	80075c4 <HAL_RCC_ClockConfig+0x13c>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d008      	beq.n	80075c4 <HAL_RCC_ClockConfig+0x13c>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	2b03      	cmp	r3, #3
 80075b8:	d004      	beq.n	80075c4 <HAL_RCC_ClockConfig+0x13c>
 80075ba:	f240 417d 	movw	r1, #1149	@ 0x47d
 80075be:	483f      	ldr	r0, [pc, #252]	@ (80076bc <HAL_RCC_ClockConfig+0x234>)
 80075c0:	f7fc ff3c 	bl	800443c <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	2b03      	cmp	r3, #3
 80075ca:	d107      	bne.n	80075dc <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075cc:	4b3d      	ldr	r3, [pc, #244]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d121      	bne.n	800761c <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	e0e6      	b.n	80077aa <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	2b02      	cmp	r3, #2
 80075e2:	d107      	bne.n	80075f4 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075e4:	4b37      	ldr	r3, [pc, #220]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d115      	bne.n	800761c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e0da      	b.n	80077aa <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d107      	bne.n	800760c <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80075fc:	4b31      	ldr	r3, [pc, #196]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f003 0302 	and.w	r3, r3, #2
 8007604:	2b00      	cmp	r3, #0
 8007606:	d109      	bne.n	800761c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8007608:	2301      	movs	r3, #1
 800760a:	e0ce      	b.n	80077aa <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800760c:	4b2d      	ldr	r3, [pc, #180]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007614:	2b00      	cmp	r3, #0
 8007616:	d101      	bne.n	800761c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e0c6      	b.n	80077aa <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800761c:	4b29      	ldr	r3, [pc, #164]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	f023 0203 	bic.w	r2, r3, #3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	4926      	ldr	r1, [pc, #152]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 800762a:	4313      	orrs	r3, r2
 800762c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800762e:	f7fd fd2f 	bl	8005090 <HAL_GetTick>
 8007632:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007634:	e00a      	b.n	800764c <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007636:	f7fd fd2b 	bl	8005090 <HAL_GetTick>
 800763a:	4602      	mov	r2, r0
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007644:	4293      	cmp	r3, r2
 8007646:	d901      	bls.n	800764c <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 8007648:	2303      	movs	r3, #3
 800764a:	e0ae      	b.n	80077aa <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800764c:	4b1d      	ldr	r3, [pc, #116]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	f003 020c 	and.w	r2, r3, #12
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	429a      	cmp	r2, r3
 800765c:	d1eb      	bne.n	8007636 <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 0302 	and.w	r3, r3, #2
 8007666:	2b00      	cmp	r3, #0
 8007668:	d010      	beq.n	800768c <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	689a      	ldr	r2, [r3, #8]
 800766e:	4b15      	ldr	r3, [pc, #84]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007676:	429a      	cmp	r2, r3
 8007678:	d208      	bcs.n	800768c <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800767a:	4b12      	ldr	r3, [pc, #72]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	490f      	ldr	r1, [pc, #60]	@ (80076c4 <HAL_RCC_ClockConfig+0x23c>)
 8007688:	4313      	orrs	r3, r2
 800768a:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800768c:	4b0c      	ldr	r3, [pc, #48]	@ (80076c0 <HAL_RCC_ClockConfig+0x238>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 0307 	and.w	r3, r3, #7
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	429a      	cmp	r2, r3
 8007698:	d216      	bcs.n	80076c8 <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800769a:	4b09      	ldr	r3, [pc, #36]	@ (80076c0 <HAL_RCC_ClockConfig+0x238>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f023 0207 	bic.w	r2, r3, #7
 80076a2:	4907      	ldr	r1, [pc, #28]	@ (80076c0 <HAL_RCC_ClockConfig+0x238>)
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076aa:	4b05      	ldr	r3, [pc, #20]	@ (80076c0 <HAL_RCC_ClockConfig+0x238>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 0307 	and.w	r3, r3, #7
 80076b2:	683a      	ldr	r2, [r7, #0]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d007      	beq.n	80076c8 <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e076      	b.n	80077aa <HAL_RCC_ClockConfig+0x322>
 80076bc:	0800ef24 	.word	0x0800ef24
 80076c0:	40022000 	.word	0x40022000
 80076c4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f003 0304 	and.w	r3, r3, #4
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d025      	beq.n	8007720 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d018      	beq.n	800770e <HAL_RCC_ClockConfig+0x286>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076e4:	d013      	beq.n	800770e <HAL_RCC_ClockConfig+0x286>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80076ee:	d00e      	beq.n	800770e <HAL_RCC_ClockConfig+0x286>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80076f8:	d009      	beq.n	800770e <HAL_RCC_ClockConfig+0x286>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007702:	d004      	beq.n	800770e <HAL_RCC_ClockConfig+0x286>
 8007704:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 8007708:	482a      	ldr	r0, [pc, #168]	@ (80077b4 <HAL_RCC_ClockConfig+0x32c>)
 800770a:	f7fc fe97 	bl	800443c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800770e:	4b2a      	ldr	r3, [pc, #168]	@ (80077b8 <HAL_RCC_ClockConfig+0x330>)
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	4927      	ldr	r1, [pc, #156]	@ (80077b8 <HAL_RCC_ClockConfig+0x330>)
 800771c:	4313      	orrs	r3, r2
 800771e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f003 0308 	and.w	r3, r3, #8
 8007728:	2b00      	cmp	r3, #0
 800772a:	d026      	beq.n	800777a <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	691b      	ldr	r3, [r3, #16]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d018      	beq.n	8007766 <HAL_RCC_ClockConfig+0x2de>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	691b      	ldr	r3, [r3, #16]
 8007738:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800773c:	d013      	beq.n	8007766 <HAL_RCC_ClockConfig+0x2de>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007746:	d00e      	beq.n	8007766 <HAL_RCC_ClockConfig+0x2de>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	691b      	ldr	r3, [r3, #16]
 800774c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007750:	d009      	beq.n	8007766 <HAL_RCC_ClockConfig+0x2de>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800775a:	d004      	beq.n	8007766 <HAL_RCC_ClockConfig+0x2de>
 800775c:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8007760:	4814      	ldr	r0, [pc, #80]	@ (80077b4 <HAL_RCC_ClockConfig+0x32c>)
 8007762:	f7fc fe6b 	bl	800443c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007766:	4b14      	ldr	r3, [pc, #80]	@ (80077b8 <HAL_RCC_ClockConfig+0x330>)
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	00db      	lsls	r3, r3, #3
 8007774:	4910      	ldr	r1, [pc, #64]	@ (80077b8 <HAL_RCC_ClockConfig+0x330>)
 8007776:	4313      	orrs	r3, r2
 8007778:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800777a:	f000 f825 	bl	80077c8 <HAL_RCC_GetSysClockFreq>
 800777e:	4602      	mov	r2, r0
 8007780:	4b0d      	ldr	r3, [pc, #52]	@ (80077b8 <HAL_RCC_ClockConfig+0x330>)
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	091b      	lsrs	r3, r3, #4
 8007786:	f003 030f 	and.w	r3, r3, #15
 800778a:	490c      	ldr	r1, [pc, #48]	@ (80077bc <HAL_RCC_ClockConfig+0x334>)
 800778c:	5ccb      	ldrb	r3, [r1, r3]
 800778e:	f003 031f 	and.w	r3, r3, #31
 8007792:	fa22 f303 	lsr.w	r3, r2, r3
 8007796:	4a0a      	ldr	r2, [pc, #40]	@ (80077c0 <HAL_RCC_ClockConfig+0x338>)
 8007798:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800779a:	4b0a      	ldr	r3, [pc, #40]	@ (80077c4 <HAL_RCC_ClockConfig+0x33c>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4618      	mov	r0, r3
 80077a0:	f7fd fc26 	bl	8004ff0 <HAL_InitTick>
 80077a4:	4603      	mov	r3, r0
 80077a6:	72fb      	strb	r3, [r7, #11]

  return status;
 80077a8:	7afb      	ldrb	r3, [r7, #11]
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3710      	adds	r7, #16
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	0800ef24 	.word	0x0800ef24
 80077b8:	40021000 	.word	0x40021000
 80077bc:	0800f0f4 	.word	0x0800f0f4
 80077c0:	20000014 	.word	0x20000014
 80077c4:	20000018 	.word	0x20000018

080077c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b089      	sub	sp, #36	@ 0x24
 80077cc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80077ce:	2300      	movs	r3, #0
 80077d0:	61fb      	str	r3, [r7, #28]
 80077d2:	2300      	movs	r3, #0
 80077d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077d6:	4b3e      	ldr	r3, [pc, #248]	@ (80078d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f003 030c 	and.w	r3, r3, #12
 80077de:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80077e0:	4b3b      	ldr	r3, [pc, #236]	@ (80078d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	f003 0303 	and.w	r3, r3, #3
 80077e8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d005      	beq.n	80077fc <HAL_RCC_GetSysClockFreq+0x34>
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	2b0c      	cmp	r3, #12
 80077f4:	d121      	bne.n	800783a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d11e      	bne.n	800783a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80077fc:	4b34      	ldr	r3, [pc, #208]	@ (80078d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f003 0308 	and.w	r3, r3, #8
 8007804:	2b00      	cmp	r3, #0
 8007806:	d107      	bne.n	8007818 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007808:	4b31      	ldr	r3, [pc, #196]	@ (80078d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800780a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800780e:	0a1b      	lsrs	r3, r3, #8
 8007810:	f003 030f 	and.w	r3, r3, #15
 8007814:	61fb      	str	r3, [r7, #28]
 8007816:	e005      	b.n	8007824 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007818:	4b2d      	ldr	r3, [pc, #180]	@ (80078d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	091b      	lsrs	r3, r3, #4
 800781e:	f003 030f 	and.w	r3, r3, #15
 8007822:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007824:	4a2b      	ldr	r2, [pc, #172]	@ (80078d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007826:	69fb      	ldr	r3, [r7, #28]
 8007828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800782c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d10d      	bne.n	8007850 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007838:	e00a      	b.n	8007850 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	2b04      	cmp	r3, #4
 800783e:	d102      	bne.n	8007846 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007840:	4b25      	ldr	r3, [pc, #148]	@ (80078d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8007842:	61bb      	str	r3, [r7, #24]
 8007844:	e004      	b.n	8007850 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	2b08      	cmp	r3, #8
 800784a:	d101      	bne.n	8007850 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800784c:	4b23      	ldr	r3, [pc, #140]	@ (80078dc <HAL_RCC_GetSysClockFreq+0x114>)
 800784e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	2b0c      	cmp	r3, #12
 8007854:	d134      	bne.n	80078c0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007856:	4b1e      	ldr	r3, [pc, #120]	@ (80078d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	f003 0303 	and.w	r3, r3, #3
 800785e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	2b02      	cmp	r3, #2
 8007864:	d003      	beq.n	800786e <HAL_RCC_GetSysClockFreq+0xa6>
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	2b03      	cmp	r3, #3
 800786a:	d003      	beq.n	8007874 <HAL_RCC_GetSysClockFreq+0xac>
 800786c:	e005      	b.n	800787a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800786e:	4b1a      	ldr	r3, [pc, #104]	@ (80078d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8007870:	617b      	str	r3, [r7, #20]
      break;
 8007872:	e005      	b.n	8007880 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007874:	4b19      	ldr	r3, [pc, #100]	@ (80078dc <HAL_RCC_GetSysClockFreq+0x114>)
 8007876:	617b      	str	r3, [r7, #20]
      break;
 8007878:	e002      	b.n	8007880 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	617b      	str	r3, [r7, #20]
      break;
 800787e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007880:	4b13      	ldr	r3, [pc, #76]	@ (80078d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	091b      	lsrs	r3, r3, #4
 8007886:	f003 0307 	and.w	r3, r3, #7
 800788a:	3301      	adds	r3, #1
 800788c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800788e:	4b10      	ldr	r3, [pc, #64]	@ (80078d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	0a1b      	lsrs	r3, r3, #8
 8007894:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007898:	697a      	ldr	r2, [r7, #20]
 800789a:	fb03 f202 	mul.w	r2, r3, r2
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80078a4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80078a6:	4b0a      	ldr	r3, [pc, #40]	@ (80078d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80078a8:	68db      	ldr	r3, [r3, #12]
 80078aa:	0e5b      	lsrs	r3, r3, #25
 80078ac:	f003 0303 	and.w	r3, r3, #3
 80078b0:	3301      	adds	r3, #1
 80078b2:	005b      	lsls	r3, r3, #1
 80078b4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80078b6:	697a      	ldr	r2, [r7, #20]
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80078be:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80078c0:	69bb      	ldr	r3, [r7, #24]
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3724      	adds	r7, #36	@ 0x24
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr
 80078ce:	bf00      	nop
 80078d0:	40021000 	.word	0x40021000
 80078d4:	0800f10c 	.word	0x0800f10c
 80078d8:	00f42400 	.word	0x00f42400
 80078dc:	007a1200 	.word	0x007a1200

080078e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80078e0:	b480      	push	{r7}
 80078e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80078e4:	4b03      	ldr	r3, [pc, #12]	@ (80078f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80078e6:	681b      	ldr	r3, [r3, #0]
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr
 80078f2:	bf00      	nop
 80078f4:	20000014 	.word	0x20000014

080078f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80078fc:	f7ff fff0 	bl	80078e0 <HAL_RCC_GetHCLKFreq>
 8007900:	4602      	mov	r2, r0
 8007902:	4b06      	ldr	r3, [pc, #24]	@ (800791c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	0a1b      	lsrs	r3, r3, #8
 8007908:	f003 0307 	and.w	r3, r3, #7
 800790c:	4904      	ldr	r1, [pc, #16]	@ (8007920 <HAL_RCC_GetPCLK1Freq+0x28>)
 800790e:	5ccb      	ldrb	r3, [r1, r3]
 8007910:	f003 031f 	and.w	r3, r3, #31
 8007914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007918:	4618      	mov	r0, r3
 800791a:	bd80      	pop	{r7, pc}
 800791c:	40021000 	.word	0x40021000
 8007920:	0800f104 	.word	0x0800f104

08007924 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007928:	f7ff ffda 	bl	80078e0 <HAL_RCC_GetHCLKFreq>
 800792c:	4602      	mov	r2, r0
 800792e:	4b06      	ldr	r3, [pc, #24]	@ (8007948 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	0adb      	lsrs	r3, r3, #11
 8007934:	f003 0307 	and.w	r3, r3, #7
 8007938:	4904      	ldr	r1, [pc, #16]	@ (800794c <HAL_RCC_GetPCLK2Freq+0x28>)
 800793a:	5ccb      	ldrb	r3, [r1, r3]
 800793c:	f003 031f 	and.w	r3, r3, #31
 8007940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007944:	4618      	mov	r0, r3
 8007946:	bd80      	pop	{r7, pc}
 8007948:	40021000 	.word	0x40021000
 800794c:	0800f104 	.word	0x0800f104

08007950 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b086      	sub	sp, #24
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007958:	2300      	movs	r3, #0
 800795a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800795c:	4b2a      	ldr	r3, [pc, #168]	@ (8007a08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800795e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007964:	2b00      	cmp	r3, #0
 8007966:	d003      	beq.n	8007970 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007968:	f7ff f81c 	bl	80069a4 <HAL_PWREx_GetVoltageRange>
 800796c:	6178      	str	r0, [r7, #20]
 800796e:	e014      	b.n	800799a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007970:	4b25      	ldr	r3, [pc, #148]	@ (8007a08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007974:	4a24      	ldr	r2, [pc, #144]	@ (8007a08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007976:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800797a:	6593      	str	r3, [r2, #88]	@ 0x58
 800797c:	4b22      	ldr	r3, [pc, #136]	@ (8007a08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800797e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007980:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007984:	60fb      	str	r3, [r7, #12]
 8007986:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007988:	f7ff f80c 	bl	80069a4 <HAL_PWREx_GetVoltageRange>
 800798c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800798e:	4b1e      	ldr	r3, [pc, #120]	@ (8007a08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007992:	4a1d      	ldr	r2, [pc, #116]	@ (8007a08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007994:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007998:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079a0:	d10b      	bne.n	80079ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2b80      	cmp	r3, #128	@ 0x80
 80079a6:	d919      	bls.n	80079dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2ba0      	cmp	r3, #160	@ 0xa0
 80079ac:	d902      	bls.n	80079b4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80079ae:	2302      	movs	r3, #2
 80079b0:	613b      	str	r3, [r7, #16]
 80079b2:	e013      	b.n	80079dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80079b4:	2301      	movs	r3, #1
 80079b6:	613b      	str	r3, [r7, #16]
 80079b8:	e010      	b.n	80079dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2b80      	cmp	r3, #128	@ 0x80
 80079be:	d902      	bls.n	80079c6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80079c0:	2303      	movs	r3, #3
 80079c2:	613b      	str	r3, [r7, #16]
 80079c4:	e00a      	b.n	80079dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2b80      	cmp	r3, #128	@ 0x80
 80079ca:	d102      	bne.n	80079d2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80079cc:	2302      	movs	r3, #2
 80079ce:	613b      	str	r3, [r7, #16]
 80079d0:	e004      	b.n	80079dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2b70      	cmp	r3, #112	@ 0x70
 80079d6:	d101      	bne.n	80079dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80079d8:	2301      	movs	r3, #1
 80079da:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80079dc:	4b0b      	ldr	r3, [pc, #44]	@ (8007a0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f023 0207 	bic.w	r2, r3, #7
 80079e4:	4909      	ldr	r1, [pc, #36]	@ (8007a0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	4313      	orrs	r3, r2
 80079ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80079ec:	4b07      	ldr	r3, [pc, #28]	@ (8007a0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 0307 	and.w	r3, r3, #7
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d001      	beq.n	80079fe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	e000      	b.n	8007a00 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3718      	adds	r7, #24
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	40021000 	.word	0x40021000
 8007a0c:	40022000 	.word	0x40022000

08007a10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b086      	sub	sp, #24
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007a18:	2300      	movs	r3, #0
 8007a1a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d004      	beq.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a34:	d303      	bcc.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x2e>
 8007a36:	21c9      	movs	r1, #201	@ 0xc9
 8007a38:	4889      	ldr	r0, [pc, #548]	@ (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007a3a:	f7fc fcff 	bl	800443c <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d058      	beq.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d012      	beq.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a5a:	d00d      	beq.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a60:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007a64:	d008      	beq.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a6a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007a6e:	d003      	beq.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8007a70:	21d1      	movs	r1, #209	@ 0xd1
 8007a72:	487b      	ldr	r0, [pc, #492]	@ (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007a74:	f7fc fce2 	bl	800443c <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a7c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007a80:	d02a      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8007a82:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007a86:	d824      	bhi.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8007a88:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007a8c:	d008      	beq.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007a8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007a92:	d81e      	bhi.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d00a      	beq.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8007a98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a9c:	d010      	beq.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8007a9e:	e018      	b.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007aa0:	4b70      	ldr	r3, [pc, #448]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	4a6f      	ldr	r2, [pc, #444]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007aa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007aaa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007aac:	e015      	b.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	3304      	adds	r3, #4
 8007ab2:	2100      	movs	r1, #0
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f000 fc69 	bl	800838c <RCCEx_PLLSAI1_Config>
 8007aba:	4603      	mov	r3, r0
 8007abc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007abe:	e00c      	b.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	3320      	adds	r3, #32
 8007ac4:	2100      	movs	r1, #0
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 fde0 	bl	800868c <RCCEx_PLLSAI2_Config>
 8007acc:	4603      	mov	r3, r0
 8007ace:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007ad0:	e003      	b.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	74fb      	strb	r3, [r7, #19]
      break;
 8007ad6:	e000      	b.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 8007ad8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ada:	7cfb      	ldrb	r3, [r7, #19]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d10b      	bne.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ae0:	4b60      	ldr	r3, [pc, #384]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ae6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007aee:	495d      	ldr	r1, [pc, #372]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007af0:	4313      	orrs	r3, r2
 8007af2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007af6:	e001      	b.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007af8:	7cfb      	ldrb	r3, [r7, #19]
 8007afa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d059      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d013      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b18:	d00e      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b22:	d009      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007b2c:	d004      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8007b2e:	f240 110f 	movw	r1, #271	@ 0x10f
 8007b32:	484b      	ldr	r0, [pc, #300]	@ (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007b34:	f7fc fc82 	bl	800443c <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007b40:	d02a      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8007b42:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007b46:	d824      	bhi.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007b48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b4c:	d008      	beq.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8007b4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b52:	d81e      	bhi.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00a      	beq.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8007b58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b5c:	d010      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8007b5e:	e018      	b.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007b60:	4b40      	ldr	r3, [pc, #256]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	4a3f      	ldr	r2, [pc, #252]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007b66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b6a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007b6c:	e015      	b.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	3304      	adds	r3, #4
 8007b72:	2100      	movs	r1, #0
 8007b74:	4618      	mov	r0, r3
 8007b76:	f000 fc09 	bl	800838c <RCCEx_PLLSAI1_Config>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007b7e:	e00c      	b.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	3320      	adds	r3, #32
 8007b84:	2100      	movs	r1, #0
 8007b86:	4618      	mov	r0, r3
 8007b88:	f000 fd80 	bl	800868c <RCCEx_PLLSAI2_Config>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007b90:	e003      	b.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	74fb      	strb	r3, [r7, #19]
      break;
 8007b96:	e000      	b.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 8007b98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b9a:	7cfb      	ldrb	r3, [r7, #19]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d10b      	bne.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007ba0:	4b30      	ldr	r3, [pc, #192]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ba6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bae:	492d      	ldr	r1, [pc, #180]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007bb6:	e001      	b.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb8:	7cfb      	ldrb	r3, [r7, #19]
 8007bba:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	f000 80c2 	beq.w	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d016      	beq.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007be2:	d010      	beq.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bee:	d00a      	beq.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bfa:	d004      	beq.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8007bfc:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8007c00:	4817      	ldr	r0, [pc, #92]	@ (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007c02:	f7fc fc1b 	bl	800443c <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007c06:	4b17      	ldr	r3, [pc, #92]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d101      	bne.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007c12:	2301      	movs	r3, #1
 8007c14:	e000      	b.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8007c16:	2300      	movs	r3, #0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00d      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c1c:	4b11      	ldr	r3, [pc, #68]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c20:	4a10      	ldr	r2, [pc, #64]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007c22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c26:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c28:	4b0e      	ldr	r3, [pc, #56]	@ (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c30:	60bb      	str	r3, [r7, #8]
 8007c32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c34:	2301      	movs	r3, #1
 8007c36:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c38:	4b0b      	ldr	r3, [pc, #44]	@ (8007c68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8007c68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007c3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007c44:	f7fd fa24 	bl	8005090 <HAL_GetTick>
 8007c48:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007c4a:	e00f      	b.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c4c:	f7fd fa20 	bl	8005090 <HAL_GetTick>
 8007c50:	4602      	mov	r2, r0
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	1ad3      	subs	r3, r2, r3
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	d908      	bls.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 8007c5a:	2303      	movs	r3, #3
 8007c5c:	74fb      	strb	r3, [r7, #19]
        break;
 8007c5e:	e00b      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8007c60:	0800ef5c 	.word	0x0800ef5c
 8007c64:	40021000 	.word	0x40021000
 8007c68:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007c6c:	4b30      	ldr	r3, [pc, #192]	@ (8007d30 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d0e9      	beq.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 8007c78:	7cfb      	ldrb	r3, [r7, #19]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d15c      	bne.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007c7e:	4b2d      	ldr	r3, [pc, #180]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d01f      	beq.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c96:	697a      	ldr	r2, [r7, #20]
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d019      	beq.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007c9c:	4b25      	ldr	r3, [pc, #148]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ca6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007ca8:	4b22      	ldr	r3, [pc, #136]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cae:	4a21      	ldr	r2, [pc, #132]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cbe:	4a1d      	ldr	r2, [pc, #116]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007cc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007cc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007cc8:	4a1a      	ldr	r2, [pc, #104]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	f003 0301 	and.w	r3, r3, #1
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d016      	beq.n	8007d08 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cda:	f7fd f9d9 	bl	8005090 <HAL_GetTick>
 8007cde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ce0:	e00b      	b.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ce2:	f7fd f9d5 	bl	8005090 <HAL_GetTick>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	1ad3      	subs	r3, r2, r3
 8007cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d902      	bls.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 8007cf4:	2303      	movs	r3, #3
 8007cf6:	74fb      	strb	r3, [r7, #19]
            break;
 8007cf8:	e006      	b.n	8007d08 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d00:	f003 0302 	and.w	r3, r3, #2
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d0ec      	beq.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 8007d08:	7cfb      	ldrb	r3, [r7, #19]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10c      	bne.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d0e:	4b09      	ldr	r3, [pc, #36]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d1e:	4905      	ldr	r1, [pc, #20]	@ (8007d34 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007d20:	4313      	orrs	r3, r2
 8007d22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007d26:	e009      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007d28:	7cfb      	ldrb	r3, [r7, #19]
 8007d2a:	74bb      	strb	r3, [r7, #18]
 8007d2c:	e006      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x32c>
 8007d2e:	bf00      	nop
 8007d30:	40007000 	.word	0x40007000
 8007d34:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d38:	7cfb      	ldrb	r3, [r7, #19]
 8007d3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d3c:	7c7b      	ldrb	r3, [r7, #17]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d105      	bne.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d42:	4b8d      	ldr	r3, [pc, #564]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d46:	4a8c      	ldr	r2, [pc, #560]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007d48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d4c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0301 	and.w	r3, r3, #1
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d01f      	beq.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d010      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d00c      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6e:	2b03      	cmp	r3, #3
 8007d70:	d008      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d76:	2b02      	cmp	r3, #2
 8007d78:	d004      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8007d7a:	f240 1199 	movw	r1, #409	@ 0x199
 8007d7e:	487f      	ldr	r0, [pc, #508]	@ (8007f7c <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8007d80:	f7fc fb5c 	bl	800443c <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d84:	4b7c      	ldr	r3, [pc, #496]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d8a:	f023 0203 	bic.w	r2, r3, #3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d92:	4979      	ldr	r1, [pc, #484]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007d94:	4313      	orrs	r3, r2
 8007d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0302 	and.w	r3, r3, #2
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d01f      	beq.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d010      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007db2:	2b04      	cmp	r3, #4
 8007db4:	d00c      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dba:	2b0c      	cmp	r3, #12
 8007dbc:	d008      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dc2:	2b08      	cmp	r3, #8
 8007dc4:	d004      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8007dc6:	f240 11a3 	movw	r1, #419	@ 0x1a3
 8007dca:	486c      	ldr	r0, [pc, #432]	@ (8007f7c <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8007dcc:	f7fc fb36 	bl	800443c <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007dd0:	4b69      	ldr	r3, [pc, #420]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dd6:	f023 020c 	bic.w	r2, r3, #12
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dde:	4966      	ldr	r1, [pc, #408]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007de0:	4313      	orrs	r3, r2
 8007de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f003 0304 	and.w	r3, r3, #4
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d01f      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d010      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dfe:	2b10      	cmp	r3, #16
 8007e00:	d00c      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e06:	2b30      	cmp	r3, #48	@ 0x30
 8007e08:	d008      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e0e:	2b20      	cmp	r3, #32
 8007e10:	d004      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8007e12:	f240 11af 	movw	r1, #431	@ 0x1af
 8007e16:	4859      	ldr	r0, [pc, #356]	@ (8007f7c <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8007e18:	f7fc fb10 	bl	800443c <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007e1c:	4b56      	ldr	r3, [pc, #344]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e22:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e2a:	4953      	ldr	r1, [pc, #332]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f003 0308 	and.w	r3, r3, #8
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d01f      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d010      	beq.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e4a:	2b40      	cmp	r3, #64	@ 0x40
 8007e4c:	d00c      	beq.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e52:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e54:	d008      	beq.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e5a:	2b80      	cmp	r3, #128	@ 0x80
 8007e5c:	d004      	beq.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8007e5e:	f240 11bd 	movw	r1, #445	@ 0x1bd
 8007e62:	4846      	ldr	r0, [pc, #280]	@ (8007f7c <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8007e64:	f7fc faea 	bl	800443c <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007e68:	4b43      	ldr	r3, [pc, #268]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e76:	4940      	ldr	r1, [pc, #256]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 0310 	and.w	r3, r3, #16
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d022      	beq.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d013      	beq.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e9a:	d00e      	beq.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ea0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ea4:	d009      	beq.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007eaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007eae:	d004      	beq.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8007eb0:	f240 11cb 	movw	r1, #459	@ 0x1cb
 8007eb4:	4831      	ldr	r0, [pc, #196]	@ (8007f7c <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8007eb6:	f7fc fac1 	bl	800443c <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007eba:	4b2f      	ldr	r3, [pc, #188]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ec0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ec8:	492b      	ldr	r1, [pc, #172]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 0320 	and.w	r3, r3, #32
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d022      	beq.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d013      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ee8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007eec:	d00e      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ef2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ef6:	d009      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007efc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f00:	d004      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8007f02:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8007f06:	481d      	ldr	r0, [pc, #116]	@ (8007f7c <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8007f08:	f7fc fa98 	bl	800443c <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f12:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f1a:	4917      	ldr	r1, [pc, #92]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d028      	beq.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d013      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f3e:	d00e      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f44:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007f48:	d009      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f4e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007f52:	d004      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8007f54:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8007f58:	4808      	ldr	r0, [pc, #32]	@ (8007f7c <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8007f5a:	f7fc fa6f 	bl	800443c <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007f5e:	4b06      	ldr	r3, [pc, #24]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f6c:	4902      	ldr	r1, [pc, #8]	@ (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007f74:	e004      	b.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8007f76:	bf00      	nop
 8007f78:	40021000 	.word	0x40021000
 8007f7c:	0800ef5c 	.word	0x0800ef5c
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d022      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d013      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f9c:	d00e      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fa2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007fa6:	d009      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007fb0:	d004      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007fb2:	f240 11e7 	movw	r1, #487	@ 0x1e7
 8007fb6:	489e      	ldr	r0, [pc, #632]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8007fb8:	f7fc fa40 	bl	800443c <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007fbc:	4b9d      	ldr	r3, [pc, #628]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8007fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fc2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fca:	499a      	ldr	r1, [pc, #616]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d01d      	beq.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d00e      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fee:	d009      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ff8:	d004      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8007ffa:	f240 11ef 	movw	r1, #495	@ 0x1ef
 8007ffe:	488c      	ldr	r0, [pc, #560]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8008000:	f7fc fa1c 	bl	800443c <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008004:	4b8b      	ldr	r3, [pc, #556]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800800a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008012:	4988      	ldr	r1, [pc, #544]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008014:	4313      	orrs	r3, r2
 8008016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008022:	2b00      	cmp	r3, #0
 8008024:	d01d      	beq.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00e      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008032:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008036:	d009      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800803c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008040:	d004      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8008042:	f240 11fb 	movw	r1, #507	@ 0x1fb
 8008046:	487a      	ldr	r0, [pc, #488]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8008048:	f7fc f9f8 	bl	800443c <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800804c:	4b79      	ldr	r3, [pc, #484]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800804e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008052:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800805a:	4976      	ldr	r1, [pc, #472]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800805c:	4313      	orrs	r3, r2
 800805e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800806a:	2b00      	cmp	r3, #0
 800806c:	d01d      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00e      	beq.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800807a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800807e:	d009      	beq.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008084:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008088:	d004      	beq.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800808a:	f240 2107 	movw	r1, #519	@ 0x207
 800808e:	4868      	ldr	r0, [pc, #416]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8008090:	f7fc f9d4 	bl	800443c <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008094:	4b67      	ldr	r3, [pc, #412]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800809a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080a2:	4964      	ldr	r1, [pc, #400]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80080a4:	4313      	orrs	r3, r2
 80080a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d040      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d013      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80080c6:	d00e      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080d0:	d009      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080d6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80080da:	d004      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80080dc:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80080e0:	4853      	ldr	r0, [pc, #332]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80080e2:	f7fc f9ab 	bl	800443c <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80080e6:	4b53      	ldr	r3, [pc, #332]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80080e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080ec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080f4:	494f      	ldr	r1, [pc, #316]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80080f6:	4313      	orrs	r3, r2
 80080f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008100:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008104:	d106      	bne.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008106:	4b4b      	ldr	r3, [pc, #300]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	4a4a      	ldr	r2, [pc, #296]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800810c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008110:	60d3      	str	r3, [r2, #12]
 8008112:	e011      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008118:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800811c:	d10c      	bne.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	3304      	adds	r3, #4
 8008122:	2101      	movs	r1, #1
 8008124:	4618      	mov	r0, r3
 8008126:	f000 f931 	bl	800838c <RCCEx_PLLSAI1_Config>
 800812a:	4603      	mov	r3, r0
 800812c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800812e:	7cfb      	ldrb	r3, [r7, #19]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d001      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 8008134:	7cfb      	ldrb	r3, [r7, #19]
 8008136:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008140:	2b00      	cmp	r3, #0
 8008142:	d040      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008148:	2b00      	cmp	r3, #0
 800814a:	d013      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008150:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008154:	d00e      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800815a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800815e:	d009      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008164:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008168:	d004      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800816a:	f240 2141 	movw	r1, #577	@ 0x241
 800816e:	4830      	ldr	r0, [pc, #192]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8008170:	f7fc f964 	bl	800443c <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008174:	4b2f      	ldr	r3, [pc, #188]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800817a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008182:	492c      	ldr	r1, [pc, #176]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008184:	4313      	orrs	r3, r2
 8008186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800818e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008192:	d106      	bne.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008194:	4b27      	ldr	r3, [pc, #156]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	4a26      	ldr	r2, [pc, #152]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800819a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800819e:	60d3      	str	r3, [r2, #12]
 80081a0:	e011      	b.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081aa:	d10c      	bne.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	3304      	adds	r3, #4
 80081b0:	2101      	movs	r1, #1
 80081b2:	4618      	mov	r0, r3
 80081b4:	f000 f8ea 	bl	800838c <RCCEx_PLLSAI1_Config>
 80081b8:	4603      	mov	r3, r0
 80081ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80081bc:	7cfb      	ldrb	r3, [r7, #19]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d001      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 80081c2:	7cfb      	ldrb	r3, [r7, #19]
 80081c4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d044      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d013      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081e2:	d00e      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081ec:	d009      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081f2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80081f6:	d004      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80081f8:	f240 2166 	movw	r1, #614	@ 0x266
 80081fc:	480c      	ldr	r0, [pc, #48]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80081fe:	f7fc f91d 	bl	800443c <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008202:	4b0c      	ldr	r3, [pc, #48]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008208:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008210:	4908      	ldr	r1, [pc, #32]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008212:	4313      	orrs	r3, r2
 8008214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800821c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008220:	d10a      	bne.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008222:	4b04      	ldr	r3, [pc, #16]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008224:	68db      	ldr	r3, [r3, #12]
 8008226:	4a03      	ldr	r2, [pc, #12]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008228:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800822c:	60d3      	str	r3, [r2, #12]
 800822e:	e015      	b.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8008230:	0800ef5c 	.word	0x0800ef5c
 8008234:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800823c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008240:	d10c      	bne.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	3304      	adds	r3, #4
 8008246:	2101      	movs	r1, #1
 8008248:	4618      	mov	r0, r3
 800824a:	f000 f89f 	bl	800838c <RCCEx_PLLSAI1_Config>
 800824e:	4603      	mov	r3, r0
 8008250:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008252:	7cfb      	ldrb	r3, [r7, #19]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d001      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 8008258:	7cfb      	ldrb	r3, [r7, #19]
 800825a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008264:	2b00      	cmp	r3, #0
 8008266:	d047      	beq.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800826c:	2b00      	cmp	r3, #0
 800826e:	d013      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008274:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008278:	d00e      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800827e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008282:	d009      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008288:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800828c:	d004      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800828e:	f240 2186 	movw	r1, #646	@ 0x286
 8008292:	483c      	ldr	r0, [pc, #240]	@ (8008384 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8008294:	f7fc f8d2 	bl	800443c <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008298:	4b3b      	ldr	r3, [pc, #236]	@ (8008388 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800829a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800829e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80082a6:	4938      	ldr	r1, [pc, #224]	@ (8008388 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 80082a8:	4313      	orrs	r3, r2
 80082aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80082b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082b6:	d10d      	bne.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	3304      	adds	r3, #4
 80082bc:	2102      	movs	r1, #2
 80082be:	4618      	mov	r0, r3
 80082c0:	f000 f864 	bl	800838c <RCCEx_PLLSAI1_Config>
 80082c4:	4603      	mov	r3, r0
 80082c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082c8:	7cfb      	ldrb	r3, [r7, #19]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d014      	beq.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 80082ce:	7cfb      	ldrb	r3, [r7, #19]
 80082d0:	74bb      	strb	r3, [r7, #18]
 80082d2:	e011      	b.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80082d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082dc:	d10c      	bne.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	3320      	adds	r3, #32
 80082e2:	2102      	movs	r1, #2
 80082e4:	4618      	mov	r0, r3
 80082e6:	f000 f9d1 	bl	800868c <RCCEx_PLLSAI2_Config>
 80082ea:	4603      	mov	r3, r0
 80082ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082ee:	7cfb      	ldrb	r3, [r7, #19]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d001      	beq.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 80082f4:	7cfb      	ldrb	r3, [r7, #19]
 80082f6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d018      	beq.n	8008336 <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008308:	2b00      	cmp	r3, #0
 800830a:	d009      	beq.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008314:	d004      	beq.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8008316:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800831a:	481a      	ldr	r0, [pc, #104]	@ (8008384 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800831c:	f7fc f88e 	bl	800443c <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008320:	4b19      	ldr	r3, [pc, #100]	@ (8008388 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8008322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008326:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800832e:	4916      	ldr	r1, [pc, #88]	@ (8008388 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8008330:	4313      	orrs	r3, r2
 8008332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800833e:	2b00      	cmp	r3, #0
 8008340:	d01b      	beq.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008348:	2b00      	cmp	r3, #0
 800834a:	d00a      	beq.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008352:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008356:	d004      	beq.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x952>
 8008358:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800835c:	4809      	ldr	r0, [pc, #36]	@ (8008384 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800835e:	f7fc f86d 	bl	800443c <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008362:	4b09      	ldr	r3, [pc, #36]	@ (8008388 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8008364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008368:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008372:	4905      	ldr	r1, [pc, #20]	@ (8008388 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8008374:	4313      	orrs	r3, r2
 8008376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800837a:	7cbb      	ldrb	r3, [r7, #18]
}
 800837c:	4618      	mov	r0, r3
 800837e:	3718      	adds	r7, #24
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	0800ef5c 	.word	0x0800ef5c
 8008388:	40021000 	.word	0x40021000

0800838c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b084      	sub	sp, #16
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008396:	2300      	movs	r3, #0
 8008398:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d010      	beq.n	80083c4 <RCCEx_PLLSAI1_Config+0x38>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d00c      	beq.n	80083c4 <RCCEx_PLLSAI1_Config+0x38>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d008      	beq.n	80083c4 <RCCEx_PLLSAI1_Config+0x38>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2b03      	cmp	r3, #3
 80083b8:	d004      	beq.n	80083c4 <RCCEx_PLLSAI1_Config+0x38>
 80083ba:	f640 3162 	movw	r1, #2914	@ 0xb62
 80083be:	4887      	ldr	r0, [pc, #540]	@ (80085dc <RCCEx_PLLSAI1_Config+0x250>)
 80083c0:	f7fc f83c 	bl	800443c <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d003      	beq.n	80083d4 <RCCEx_PLLSAI1_Config+0x48>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	2b08      	cmp	r3, #8
 80083d2:	d904      	bls.n	80083de <RCCEx_PLLSAI1_Config+0x52>
 80083d4:	f640 3163 	movw	r1, #2915	@ 0xb63
 80083d8:	4880      	ldr	r0, [pc, #512]	@ (80085dc <RCCEx_PLLSAI1_Config+0x250>)
 80083da:	f7fc f82f 	bl	800443c <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	2b07      	cmp	r3, #7
 80083e4:	d903      	bls.n	80083ee <RCCEx_PLLSAI1_Config+0x62>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	2b56      	cmp	r3, #86	@ 0x56
 80083ec:	d904      	bls.n	80083f8 <RCCEx_PLLSAI1_Config+0x6c>
 80083ee:	f640 3164 	movw	r1, #2916	@ 0xb64
 80083f2:	487a      	ldr	r0, [pc, #488]	@ (80085dc <RCCEx_PLLSAI1_Config+0x250>)
 80083f4:	f7fc f822 	bl	800443c <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	699b      	ldr	r3, [r3, #24]
 80083fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008400:	2b00      	cmp	r3, #0
 8008402:	d10b      	bne.n	800841c <RCCEx_PLLSAI1_Config+0x90>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	699b      	ldr	r3, [r3, #24]
 8008408:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800840c:	2b00      	cmp	r3, #0
 800840e:	d105      	bne.n	800841c <RCCEx_PLLSAI1_Config+0x90>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d007      	beq.n	800842c <RCCEx_PLLSAI1_Config+0xa0>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	699b      	ldr	r3, [r3, #24]
 8008420:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8008424:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008428:	2b00      	cmp	r3, #0
 800842a:	d004      	beq.n	8008436 <RCCEx_PLLSAI1_Config+0xaa>
 800842c:	f640 3165 	movw	r1, #2917	@ 0xb65
 8008430:	486a      	ldr	r0, [pc, #424]	@ (80085dc <RCCEx_PLLSAI1_Config+0x250>)
 8008432:	f7fc f803 	bl	800443c <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008436:	4b6a      	ldr	r3, [pc, #424]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 8008438:	68db      	ldr	r3, [r3, #12]
 800843a:	f003 0303 	and.w	r3, r3, #3
 800843e:	2b00      	cmp	r3, #0
 8008440:	d018      	beq.n	8008474 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008442:	4b67      	ldr	r3, [pc, #412]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	f003 0203 	and.w	r2, r3, #3
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	429a      	cmp	r2, r3
 8008450:	d10d      	bne.n	800846e <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
       ||
 8008456:	2b00      	cmp	r3, #0
 8008458:	d009      	beq.n	800846e <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800845a:	4b61      	ldr	r3, [pc, #388]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	091b      	lsrs	r3, r3, #4
 8008460:	f003 0307 	and.w	r3, r3, #7
 8008464:	1c5a      	adds	r2, r3, #1
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	685b      	ldr	r3, [r3, #4]
       ||
 800846a:	429a      	cmp	r2, r3
 800846c:	d047      	beq.n	80084fe <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800846e:	2301      	movs	r3, #1
 8008470:	73fb      	strb	r3, [r7, #15]
 8008472:	e044      	b.n	80084fe <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2b03      	cmp	r3, #3
 800847a:	d018      	beq.n	80084ae <RCCEx_PLLSAI1_Config+0x122>
 800847c:	2b03      	cmp	r3, #3
 800847e:	d825      	bhi.n	80084cc <RCCEx_PLLSAI1_Config+0x140>
 8008480:	2b01      	cmp	r3, #1
 8008482:	d002      	beq.n	800848a <RCCEx_PLLSAI1_Config+0xfe>
 8008484:	2b02      	cmp	r3, #2
 8008486:	d009      	beq.n	800849c <RCCEx_PLLSAI1_Config+0x110>
 8008488:	e020      	b.n	80084cc <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800848a:	4b55      	ldr	r3, [pc, #340]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f003 0302 	and.w	r3, r3, #2
 8008492:	2b00      	cmp	r3, #0
 8008494:	d11d      	bne.n	80084d2 <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 8008496:	2301      	movs	r3, #1
 8008498:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800849a:	e01a      	b.n	80084d2 <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800849c:	4b50      	ldr	r3, [pc, #320]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d116      	bne.n	80084d6 <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 80084a8:	2301      	movs	r3, #1
 80084aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80084ac:	e013      	b.n	80084d6 <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80084ae:	4b4c      	ldr	r3, [pc, #304]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d10f      	bne.n	80084da <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80084ba:	4b49      	ldr	r3, [pc, #292]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d109      	bne.n	80084da <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80084ca:	e006      	b.n	80084da <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 80084cc:	2301      	movs	r3, #1
 80084ce:	73fb      	strb	r3, [r7, #15]
      break;
 80084d0:	e004      	b.n	80084dc <RCCEx_PLLSAI1_Config+0x150>
      break;
 80084d2:	bf00      	nop
 80084d4:	e002      	b.n	80084dc <RCCEx_PLLSAI1_Config+0x150>
      break;
 80084d6:	bf00      	nop
 80084d8:	e000      	b.n	80084dc <RCCEx_PLLSAI1_Config+0x150>
      break;
 80084da:	bf00      	nop
    }

    if(status == HAL_OK)
 80084dc:	7bfb      	ldrb	r3, [r7, #15]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d10d      	bne.n	80084fe <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80084e2:	4b3f      	ldr	r3, [pc, #252]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6819      	ldr	r1, [r3, #0]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	3b01      	subs	r3, #1
 80084f4:	011b      	lsls	r3, r3, #4
 80084f6:	430b      	orrs	r3, r1
 80084f8:	4939      	ldr	r1, [pc, #228]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 80084fa:	4313      	orrs	r3, r2
 80084fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80084fe:	7bfb      	ldrb	r3, [r7, #15]
 8008500:	2b00      	cmp	r3, #0
 8008502:	f040 80ba 	bne.w	800867a <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008506:	4b36      	ldr	r3, [pc, #216]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a35      	ldr	r2, [pc, #212]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 800850c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008510:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008512:	f7fc fdbd 	bl	8005090 <HAL_GetTick>
 8008516:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008518:	e009      	b.n	800852e <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800851a:	f7fc fdb9 	bl	8005090 <HAL_GetTick>
 800851e:	4602      	mov	r2, r0
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	1ad3      	subs	r3, r2, r3
 8008524:	2b02      	cmp	r3, #2
 8008526:	d902      	bls.n	800852e <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 8008528:	2303      	movs	r3, #3
 800852a:	73fb      	strb	r3, [r7, #15]
        break;
 800852c:	e005      	b.n	800853a <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800852e:	4b2c      	ldr	r3, [pc, #176]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1ef      	bne.n	800851a <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800853a:	7bfb      	ldrb	r3, [r7, #15]
 800853c:	2b00      	cmp	r3, #0
 800853e:	f040 809c 	bne.w	800867a <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d11e      	bne.n	8008586 <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	2b07      	cmp	r3, #7
 800854e:	d008      	beq.n	8008562 <RCCEx_PLLSAI1_Config+0x1d6>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	2b11      	cmp	r3, #17
 8008556:	d004      	beq.n	8008562 <RCCEx_PLLSAI1_Config+0x1d6>
 8008558:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800855c:	481f      	ldr	r0, [pc, #124]	@ (80085dc <RCCEx_PLLSAI1_Config+0x250>)
 800855e:	f7fb ff6d 	bl	800443c <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008562:	4b1f      	ldr	r3, [pc, #124]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 8008564:	691b      	ldr	r3, [r3, #16]
 8008566:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800856a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	6892      	ldr	r2, [r2, #8]
 8008572:	0211      	lsls	r1, r2, #8
 8008574:	687a      	ldr	r2, [r7, #4]
 8008576:	68d2      	ldr	r2, [r2, #12]
 8008578:	0912      	lsrs	r2, r2, #4
 800857a:	0452      	lsls	r2, r2, #17
 800857c:	430a      	orrs	r2, r1
 800857e:	4918      	ldr	r1, [pc, #96]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 8008580:	4313      	orrs	r3, r2
 8008582:	610b      	str	r3, [r1, #16]
 8008584:	e055      	b.n	8008632 <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	2b01      	cmp	r3, #1
 800858a:	d12b      	bne.n	80085e4 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	691b      	ldr	r3, [r3, #16]
 8008590:	2b02      	cmp	r3, #2
 8008592:	d010      	beq.n	80085b6 <RCCEx_PLLSAI1_Config+0x22a>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	2b04      	cmp	r3, #4
 800859a:	d00c      	beq.n	80085b6 <RCCEx_PLLSAI1_Config+0x22a>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	2b06      	cmp	r3, #6
 80085a2:	d008      	beq.n	80085b6 <RCCEx_PLLSAI1_Config+0x22a>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	691b      	ldr	r3, [r3, #16]
 80085a8:	2b08      	cmp	r3, #8
 80085aa:	d004      	beq.n	80085b6 <RCCEx_PLLSAI1_Config+0x22a>
 80085ac:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 80085b0:	480a      	ldr	r0, [pc, #40]	@ (80085dc <RCCEx_PLLSAI1_Config+0x250>)
 80085b2:	f7fb ff43 	bl	800443c <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80085b6:	4b0a      	ldr	r3, [pc, #40]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80085be:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	6892      	ldr	r2, [r2, #8]
 80085c6:	0211      	lsls	r1, r2, #8
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	6912      	ldr	r2, [r2, #16]
 80085cc:	0852      	lsrs	r2, r2, #1
 80085ce:	3a01      	subs	r2, #1
 80085d0:	0552      	lsls	r2, r2, #21
 80085d2:	430a      	orrs	r2, r1
 80085d4:	4902      	ldr	r1, [pc, #8]	@ (80085e0 <RCCEx_PLLSAI1_Config+0x254>)
 80085d6:	4313      	orrs	r3, r2
 80085d8:	610b      	str	r3, [r1, #16]
 80085da:	e02a      	b.n	8008632 <RCCEx_PLLSAI1_Config+0x2a6>
 80085dc:	0800ef5c 	.word	0x0800ef5c
 80085e0:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	695b      	ldr	r3, [r3, #20]
 80085e8:	2b02      	cmp	r3, #2
 80085ea:	d010      	beq.n	800860e <RCCEx_PLLSAI1_Config+0x282>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	695b      	ldr	r3, [r3, #20]
 80085f0:	2b04      	cmp	r3, #4
 80085f2:	d00c      	beq.n	800860e <RCCEx_PLLSAI1_Config+0x282>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	695b      	ldr	r3, [r3, #20]
 80085f8:	2b06      	cmp	r3, #6
 80085fa:	d008      	beq.n	800860e <RCCEx_PLLSAI1_Config+0x282>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	695b      	ldr	r3, [r3, #20]
 8008600:	2b08      	cmp	r3, #8
 8008602:	d004      	beq.n	800860e <RCCEx_PLLSAI1_Config+0x282>
 8008604:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8008608:	481e      	ldr	r0, [pc, #120]	@ (8008684 <RCCEx_PLLSAI1_Config+0x2f8>)
 800860a:	f7fb ff17 	bl	800443c <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800860e:	4b1e      	ldr	r3, [pc, #120]	@ (8008688 <RCCEx_PLLSAI1_Config+0x2fc>)
 8008610:	691b      	ldr	r3, [r3, #16]
 8008612:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008616:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	6892      	ldr	r2, [r2, #8]
 800861e:	0211      	lsls	r1, r2, #8
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	6952      	ldr	r2, [r2, #20]
 8008624:	0852      	lsrs	r2, r2, #1
 8008626:	3a01      	subs	r2, #1
 8008628:	0652      	lsls	r2, r2, #25
 800862a:	430a      	orrs	r2, r1
 800862c:	4916      	ldr	r1, [pc, #88]	@ (8008688 <RCCEx_PLLSAI1_Config+0x2fc>)
 800862e:	4313      	orrs	r3, r2
 8008630:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008632:	4b15      	ldr	r3, [pc, #84]	@ (8008688 <RCCEx_PLLSAI1_Config+0x2fc>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a14      	ldr	r2, [pc, #80]	@ (8008688 <RCCEx_PLLSAI1_Config+0x2fc>)
 8008638:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800863c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800863e:	f7fc fd27 	bl	8005090 <HAL_GetTick>
 8008642:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008644:	e009      	b.n	800865a <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008646:	f7fc fd23 	bl	8005090 <HAL_GetTick>
 800864a:	4602      	mov	r2, r0
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	1ad3      	subs	r3, r2, r3
 8008650:	2b02      	cmp	r3, #2
 8008652:	d902      	bls.n	800865a <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 8008654:	2303      	movs	r3, #3
 8008656:	73fb      	strb	r3, [r7, #15]
          break;
 8008658:	e005      	b.n	8008666 <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800865a:	4b0b      	ldr	r3, [pc, #44]	@ (8008688 <RCCEx_PLLSAI1_Config+0x2fc>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008662:	2b00      	cmp	r3, #0
 8008664:	d0ef      	beq.n	8008646 <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 8008666:	7bfb      	ldrb	r3, [r7, #15]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d106      	bne.n	800867a <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800866c:	4b06      	ldr	r3, [pc, #24]	@ (8008688 <RCCEx_PLLSAI1_Config+0x2fc>)
 800866e:	691a      	ldr	r2, [r3, #16]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	4904      	ldr	r1, [pc, #16]	@ (8008688 <RCCEx_PLLSAI1_Config+0x2fc>)
 8008676:	4313      	orrs	r3, r2
 8008678:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800867a:	7bfb      	ldrb	r3, [r7, #15]
}
 800867c:	4618      	mov	r0, r3
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}
 8008684:	0800ef5c 	.word	0x0800ef5c
 8008688:	40021000 	.word	0x40021000

0800868c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b084      	sub	sp, #16
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008696:	2300      	movs	r3, #0
 8008698:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d010      	beq.n	80086c4 <RCCEx_PLLSAI2_Config+0x38>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b01      	cmp	r3, #1
 80086a8:	d00c      	beq.n	80086c4 <RCCEx_PLLSAI2_Config+0x38>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	2b02      	cmp	r3, #2
 80086b0:	d008      	beq.n	80086c4 <RCCEx_PLLSAI2_Config+0x38>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2b03      	cmp	r3, #3
 80086b8:	d004      	beq.n	80086c4 <RCCEx_PLLSAI2_Config+0x38>
 80086ba:	f640 412f 	movw	r1, #3119	@ 0xc2f
 80086be:	4896      	ldr	r0, [pc, #600]	@ (8008918 <RCCEx_PLLSAI2_Config+0x28c>)
 80086c0:	f7fb febc 	bl	800443c <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d003      	beq.n	80086d4 <RCCEx_PLLSAI2_Config+0x48>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	2b08      	cmp	r3, #8
 80086d2:	d904      	bls.n	80086de <RCCEx_PLLSAI2_Config+0x52>
 80086d4:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 80086d8:	488f      	ldr	r0, [pc, #572]	@ (8008918 <RCCEx_PLLSAI2_Config+0x28c>)
 80086da:	f7fb feaf 	bl	800443c <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	2b07      	cmp	r3, #7
 80086e4:	d903      	bls.n	80086ee <RCCEx_PLLSAI2_Config+0x62>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	2b56      	cmp	r3, #86	@ 0x56
 80086ec:	d904      	bls.n	80086f8 <RCCEx_PLLSAI2_Config+0x6c>
 80086ee:	f640 4131 	movw	r1, #3121	@ 0xc31
 80086f2:	4889      	ldr	r0, [pc, #548]	@ (8008918 <RCCEx_PLLSAI2_Config+0x28c>)
 80086f4:	f7fb fea2 	bl	800443c <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	695b      	ldr	r3, [r3, #20]
 80086fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008700:	2b00      	cmp	r3, #0
 8008702:	d105      	bne.n	8008710 <RCCEx_PLLSAI2_Config+0x84>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	695b      	ldr	r3, [r3, #20]
 8008708:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d007      	beq.n	8008720 <RCCEx_PLLSAI2_Config+0x94>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	695b      	ldr	r3, [r3, #20]
 8008714:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008718:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800871c:	2b00      	cmp	r3, #0
 800871e:	d004      	beq.n	800872a <RCCEx_PLLSAI2_Config+0x9e>
 8008720:	f640 4132 	movw	r1, #3122	@ 0xc32
 8008724:	487c      	ldr	r0, [pc, #496]	@ (8008918 <RCCEx_PLLSAI2_Config+0x28c>)
 8008726:	f7fb fe89 	bl	800443c <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800872a:	4b7c      	ldr	r3, [pc, #496]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 800872c:	68db      	ldr	r3, [r3, #12]
 800872e:	f003 0303 	and.w	r3, r3, #3
 8008732:	2b00      	cmp	r3, #0
 8008734:	d018      	beq.n	8008768 <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008736:	4b79      	ldr	r3, [pc, #484]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 8008738:	68db      	ldr	r3, [r3, #12]
 800873a:	f003 0203 	and.w	r2, r3, #3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	429a      	cmp	r2, r3
 8008744:	d10d      	bne.n	8008762 <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
       ||
 800874a:	2b00      	cmp	r3, #0
 800874c:	d009      	beq.n	8008762 <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800874e:	4b73      	ldr	r3, [pc, #460]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 8008750:	68db      	ldr	r3, [r3, #12]
 8008752:	091b      	lsrs	r3, r3, #4
 8008754:	f003 0307 	and.w	r3, r3, #7
 8008758:	1c5a      	adds	r2, r3, #1
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
       ||
 800875e:	429a      	cmp	r2, r3
 8008760:	d047      	beq.n	80087f2 <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 8008762:	2301      	movs	r3, #1
 8008764:	73fb      	strb	r3, [r7, #15]
 8008766:	e044      	b.n	80087f2 <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2b03      	cmp	r3, #3
 800876e:	d018      	beq.n	80087a2 <RCCEx_PLLSAI2_Config+0x116>
 8008770:	2b03      	cmp	r3, #3
 8008772:	d825      	bhi.n	80087c0 <RCCEx_PLLSAI2_Config+0x134>
 8008774:	2b01      	cmp	r3, #1
 8008776:	d002      	beq.n	800877e <RCCEx_PLLSAI2_Config+0xf2>
 8008778:	2b02      	cmp	r3, #2
 800877a:	d009      	beq.n	8008790 <RCCEx_PLLSAI2_Config+0x104>
 800877c:	e020      	b.n	80087c0 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800877e:	4b67      	ldr	r3, [pc, #412]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f003 0302 	and.w	r3, r3, #2
 8008786:	2b00      	cmp	r3, #0
 8008788:	d11d      	bne.n	80087c6 <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800878e:	e01a      	b.n	80087c6 <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008790:	4b62      	ldr	r3, [pc, #392]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008798:	2b00      	cmp	r3, #0
 800879a:	d116      	bne.n	80087ca <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800879c:	2301      	movs	r3, #1
 800879e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087a0:	e013      	b.n	80087ca <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80087a2:	4b5e      	ldr	r3, [pc, #376]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d10f      	bne.n	80087ce <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80087ae:	4b5b      	ldr	r3, [pc, #364]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d109      	bne.n	80087ce <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80087be:	e006      	b.n	80087ce <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 80087c0:	2301      	movs	r3, #1
 80087c2:	73fb      	strb	r3, [r7, #15]
      break;
 80087c4:	e004      	b.n	80087d0 <RCCEx_PLLSAI2_Config+0x144>
      break;
 80087c6:	bf00      	nop
 80087c8:	e002      	b.n	80087d0 <RCCEx_PLLSAI2_Config+0x144>
      break;
 80087ca:	bf00      	nop
 80087cc:	e000      	b.n	80087d0 <RCCEx_PLLSAI2_Config+0x144>
      break;
 80087ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80087d0:	7bfb      	ldrb	r3, [r7, #15]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d10d      	bne.n	80087f2 <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80087d6:	4b51      	ldr	r3, [pc, #324]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6819      	ldr	r1, [r3, #0]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	3b01      	subs	r3, #1
 80087e8:	011b      	lsls	r3, r3, #4
 80087ea:	430b      	orrs	r3, r1
 80087ec:	494b      	ldr	r1, [pc, #300]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80087ee:	4313      	orrs	r3, r2
 80087f0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80087f2:	7bfb      	ldrb	r3, [r7, #15]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f040 808a 	bne.w	800890e <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80087fa:	4b48      	ldr	r3, [pc, #288]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a47      	ldr	r2, [pc, #284]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 8008800:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008804:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008806:	f7fc fc43 	bl	8005090 <HAL_GetTick>
 800880a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800880c:	e009      	b.n	8008822 <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800880e:	f7fc fc3f 	bl	8005090 <HAL_GetTick>
 8008812:	4602      	mov	r2, r0
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	2b02      	cmp	r3, #2
 800881a:	d902      	bls.n	8008822 <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800881c:	2303      	movs	r3, #3
 800881e:	73fb      	strb	r3, [r7, #15]
        break;
 8008820:	e005      	b.n	800882e <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008822:	4b3e      	ldr	r3, [pc, #248]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800882a:	2b00      	cmp	r3, #0
 800882c:	d1ef      	bne.n	800880e <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800882e:	7bfb      	ldrb	r3, [r7, #15]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d16c      	bne.n	800890e <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d11e      	bne.n	8008878 <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	68db      	ldr	r3, [r3, #12]
 800883e:	2b07      	cmp	r3, #7
 8008840:	d008      	beq.n	8008854 <RCCEx_PLLSAI2_Config+0x1c8>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	2b11      	cmp	r3, #17
 8008848:	d004      	beq.n	8008854 <RCCEx_PLLSAI2_Config+0x1c8>
 800884a:	f640 4185 	movw	r1, #3205	@ 0xc85
 800884e:	4832      	ldr	r0, [pc, #200]	@ (8008918 <RCCEx_PLLSAI2_Config+0x28c>)
 8008850:	f7fb fdf4 	bl	800443c <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008854:	4b31      	ldr	r3, [pc, #196]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 8008856:	695b      	ldr	r3, [r3, #20]
 8008858:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800885c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008860:	687a      	ldr	r2, [r7, #4]
 8008862:	6892      	ldr	r2, [r2, #8]
 8008864:	0211      	lsls	r1, r2, #8
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	68d2      	ldr	r2, [r2, #12]
 800886a:	0912      	lsrs	r2, r2, #4
 800886c:	0452      	lsls	r2, r2, #17
 800886e:	430a      	orrs	r2, r1
 8008870:	492a      	ldr	r1, [pc, #168]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 8008872:	4313      	orrs	r3, r2
 8008874:	614b      	str	r3, [r1, #20]
 8008876:	e026      	b.n	80088c6 <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	691b      	ldr	r3, [r3, #16]
 800887c:	2b02      	cmp	r3, #2
 800887e:	d010      	beq.n	80088a2 <RCCEx_PLLSAI2_Config+0x216>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	691b      	ldr	r3, [r3, #16]
 8008884:	2b04      	cmp	r3, #4
 8008886:	d00c      	beq.n	80088a2 <RCCEx_PLLSAI2_Config+0x216>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	691b      	ldr	r3, [r3, #16]
 800888c:	2b06      	cmp	r3, #6
 800888e:	d008      	beq.n	80088a2 <RCCEx_PLLSAI2_Config+0x216>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	691b      	ldr	r3, [r3, #16]
 8008894:	2b08      	cmp	r3, #8
 8008896:	d004      	beq.n	80088a2 <RCCEx_PLLSAI2_Config+0x216>
 8008898:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800889c:	481e      	ldr	r0, [pc, #120]	@ (8008918 <RCCEx_PLLSAI2_Config+0x28c>)
 800889e:	f7fb fdcd 	bl	800443c <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80088a2:	4b1e      	ldr	r3, [pc, #120]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80088a4:	695b      	ldr	r3, [r3, #20]
 80088a6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80088aa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	6892      	ldr	r2, [r2, #8]
 80088b2:	0211      	lsls	r1, r2, #8
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	6912      	ldr	r2, [r2, #16]
 80088b8:	0852      	lsrs	r2, r2, #1
 80088ba:	3a01      	subs	r2, #1
 80088bc:	0652      	lsls	r2, r2, #25
 80088be:	430a      	orrs	r2, r1
 80088c0:	4916      	ldr	r1, [pc, #88]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80088c2:	4313      	orrs	r3, r2
 80088c4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80088c6:	4b15      	ldr	r3, [pc, #84]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a14      	ldr	r2, [pc, #80]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80088cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088d0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088d2:	f7fc fbdd 	bl	8005090 <HAL_GetTick>
 80088d6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80088d8:	e009      	b.n	80088ee <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80088da:	f7fc fbd9 	bl	8005090 <HAL_GetTick>
 80088de:	4602      	mov	r2, r0
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	1ad3      	subs	r3, r2, r3
 80088e4:	2b02      	cmp	r3, #2
 80088e6:	d902      	bls.n	80088ee <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 80088e8:	2303      	movs	r3, #3
 80088ea:	73fb      	strb	r3, [r7, #15]
          break;
 80088ec:	e005      	b.n	80088fa <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80088ee:	4b0b      	ldr	r3, [pc, #44]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d0ef      	beq.n	80088da <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 80088fa:	7bfb      	ldrb	r3, [r7, #15]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d106      	bne.n	800890e <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008900:	4b06      	ldr	r3, [pc, #24]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 8008902:	695a      	ldr	r2, [r3, #20]
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	695b      	ldr	r3, [r3, #20]
 8008908:	4904      	ldr	r1, [pc, #16]	@ (800891c <RCCEx_PLLSAI2_Config+0x290>)
 800890a:	4313      	orrs	r3, r2
 800890c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800890e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008910:	4618      	mov	r0, r3
 8008912:	3710      	adds	r7, #16
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}
 8008918:	0800ef5c 	.word	0x0800ef5c
 800891c:	40021000 	.word	0x40021000

08008920 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d101      	bne.n	8008932 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	e1dd      	b.n	8008cee <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a7b      	ldr	r2, [pc, #492]	@ (8008b24 <HAL_SPI_Init+0x204>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d00e      	beq.n	800895a <HAL_SPI_Init+0x3a>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a79      	ldr	r2, [pc, #484]	@ (8008b28 <HAL_SPI_Init+0x208>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d009      	beq.n	800895a <HAL_SPI_Init+0x3a>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a78      	ldr	r2, [pc, #480]	@ (8008b2c <HAL_SPI_Init+0x20c>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d004      	beq.n	800895a <HAL_SPI_Init+0x3a>
 8008950:	f240 1147 	movw	r1, #327	@ 0x147
 8008954:	4876      	ldr	r0, [pc, #472]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008956:	f7fb fd71 	bl	800443c <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d009      	beq.n	8008976 <HAL_SPI_Init+0x56>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	685b      	ldr	r3, [r3, #4]
 8008966:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800896a:	d004      	beq.n	8008976 <HAL_SPI_Init+0x56>
 800896c:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8008970:	486f      	ldr	r0, [pc, #444]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008972:	f7fb fd63 	bl	800443c <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d00e      	beq.n	800899c <HAL_SPI_Init+0x7c>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008986:	d009      	beq.n	800899c <HAL_SPI_Init+0x7c>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008990:	d004      	beq.n	800899c <HAL_SPI_Init+0x7c>
 8008992:	f240 1149 	movw	r1, #329	@ 0x149
 8008996:	4866      	ldr	r0, [pc, #408]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008998:	f7fb fd50 	bl	800443c <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80089a4:	d040      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80089ae:	d03b      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 80089b8:	d036      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80089c2:	d031      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 80089cc:	d02c      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80089d6:	d027      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 80089e0:	d022      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	68db      	ldr	r3, [r3, #12]
 80089e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089ea:	d01d      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	68db      	ldr	r3, [r3, #12]
 80089f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80089f4:	d018      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80089fe:	d013      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008a08:	d00e      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a12:	d009      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a1c:	d004      	beq.n	8008a28 <HAL_SPI_Init+0x108>
 8008a1e:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8008a22:	4843      	ldr	r0, [pc, #268]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008a24:	f7fb fd0a 	bl	800443c <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	699b      	ldr	r3, [r3, #24]
 8008a2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a30:	d00d      	beq.n	8008a4e <HAL_SPI_Init+0x12e>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	699b      	ldr	r3, [r3, #24]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d009      	beq.n	8008a4e <HAL_SPI_Init+0x12e>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	699b      	ldr	r3, [r3, #24]
 8008a3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a42:	d004      	beq.n	8008a4e <HAL_SPI_Init+0x12e>
 8008a44:	f240 114b 	movw	r1, #331	@ 0x14b
 8008a48:	4839      	ldr	r0, [pc, #228]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008a4a:	f7fb fcf7 	bl	800443c <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a52:	2b08      	cmp	r3, #8
 8008a54:	d008      	beq.n	8008a68 <HAL_SPI_Init+0x148>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d004      	beq.n	8008a68 <HAL_SPI_Init+0x148>
 8008a5e:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8008a62:	4833      	ldr	r0, [pc, #204]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008a64:	f7fb fcea 	bl	800443c <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	69db      	ldr	r3, [r3, #28]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d020      	beq.n	8008ab2 <HAL_SPI_Init+0x192>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	69db      	ldr	r3, [r3, #28]
 8008a74:	2b08      	cmp	r3, #8
 8008a76:	d01c      	beq.n	8008ab2 <HAL_SPI_Init+0x192>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	69db      	ldr	r3, [r3, #28]
 8008a7c:	2b10      	cmp	r3, #16
 8008a7e:	d018      	beq.n	8008ab2 <HAL_SPI_Init+0x192>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	69db      	ldr	r3, [r3, #28]
 8008a84:	2b18      	cmp	r3, #24
 8008a86:	d014      	beq.n	8008ab2 <HAL_SPI_Init+0x192>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	69db      	ldr	r3, [r3, #28]
 8008a8c:	2b20      	cmp	r3, #32
 8008a8e:	d010      	beq.n	8008ab2 <HAL_SPI_Init+0x192>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	69db      	ldr	r3, [r3, #28]
 8008a94:	2b28      	cmp	r3, #40	@ 0x28
 8008a96:	d00c      	beq.n	8008ab2 <HAL_SPI_Init+0x192>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	69db      	ldr	r3, [r3, #28]
 8008a9c:	2b30      	cmp	r3, #48	@ 0x30
 8008a9e:	d008      	beq.n	8008ab2 <HAL_SPI_Init+0x192>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	69db      	ldr	r3, [r3, #28]
 8008aa4:	2b38      	cmp	r3, #56	@ 0x38
 8008aa6:	d004      	beq.n	8008ab2 <HAL_SPI_Init+0x192>
 8008aa8:	f240 114d 	movw	r1, #333	@ 0x14d
 8008aac:	4820      	ldr	r0, [pc, #128]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008aae:	f7fb fcc5 	bl	800443c <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6a1b      	ldr	r3, [r3, #32]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d008      	beq.n	8008acc <HAL_SPI_Init+0x1ac>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6a1b      	ldr	r3, [r3, #32]
 8008abe:	2b80      	cmp	r3, #128	@ 0x80
 8008ac0:	d004      	beq.n	8008acc <HAL_SPI_Init+0x1ac>
 8008ac2:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 8008ac6:	481a      	ldr	r0, [pc, #104]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008ac8:	f7fb fcb8 	bl	800443c <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d008      	beq.n	8008ae6 <HAL_SPI_Init+0x1c6>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad8:	2b10      	cmp	r3, #16
 8008ada:	d004      	beq.n	8008ae6 <HAL_SPI_Init+0x1c6>
 8008adc:	f240 114f 	movw	r1, #335	@ 0x14f
 8008ae0:	4813      	ldr	r0, [pc, #76]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008ae2:	f7fb fcab 	bl	800443c <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d151      	bne.n	8008b92 <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	691b      	ldr	r3, [r3, #16]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d008      	beq.n	8008b08 <HAL_SPI_Init+0x1e8>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	691b      	ldr	r3, [r3, #16]
 8008afa:	2b02      	cmp	r3, #2
 8008afc:	d004      	beq.n	8008b08 <HAL_SPI_Init+0x1e8>
 8008afe:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8008b02:	480b      	ldr	r0, [pc, #44]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008b04:	f7fb fc9a 	bl	800443c <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	695b      	ldr	r3, [r3, #20]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d011      	beq.n	8008b34 <HAL_SPI_Init+0x214>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	695b      	ldr	r3, [r3, #20]
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d00d      	beq.n	8008b34 <HAL_SPI_Init+0x214>
 8008b18:	f240 1153 	movw	r1, #339	@ 0x153
 8008b1c:	4804      	ldr	r0, [pc, #16]	@ (8008b30 <HAL_SPI_Init+0x210>)
 8008b1e:	f7fb fc8d 	bl	800443c <assert_failed>
 8008b22:	e007      	b.n	8008b34 <HAL_SPI_Init+0x214>
 8008b24:	40013000 	.word	0x40013000
 8008b28:	40003800 	.word	0x40003800
 8008b2c:	40003c00 	.word	0x40003c00
 8008b30:	0800ef98 	.word	0x0800ef98

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	685b      	ldr	r3, [r3, #4]
 8008b38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b3c:	d125      	bne.n	8008b8a <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	69db      	ldr	r3, [r3, #28]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d050      	beq.n	8008be8 <HAL_SPI_Init+0x2c8>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	69db      	ldr	r3, [r3, #28]
 8008b4a:	2b08      	cmp	r3, #8
 8008b4c:	d04c      	beq.n	8008be8 <HAL_SPI_Init+0x2c8>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	69db      	ldr	r3, [r3, #28]
 8008b52:	2b10      	cmp	r3, #16
 8008b54:	d048      	beq.n	8008be8 <HAL_SPI_Init+0x2c8>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	69db      	ldr	r3, [r3, #28]
 8008b5a:	2b18      	cmp	r3, #24
 8008b5c:	d044      	beq.n	8008be8 <HAL_SPI_Init+0x2c8>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	69db      	ldr	r3, [r3, #28]
 8008b62:	2b20      	cmp	r3, #32
 8008b64:	d040      	beq.n	8008be8 <HAL_SPI_Init+0x2c8>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	69db      	ldr	r3, [r3, #28]
 8008b6a:	2b28      	cmp	r3, #40	@ 0x28
 8008b6c:	d03c      	beq.n	8008be8 <HAL_SPI_Init+0x2c8>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	69db      	ldr	r3, [r3, #28]
 8008b72:	2b30      	cmp	r3, #48	@ 0x30
 8008b74:	d038      	beq.n	8008be8 <HAL_SPI_Init+0x2c8>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	69db      	ldr	r3, [r3, #28]
 8008b7a:	2b38      	cmp	r3, #56	@ 0x38
 8008b7c:	d034      	beq.n	8008be8 <HAL_SPI_Init+0x2c8>
 8008b7e:	f240 1157 	movw	r1, #343	@ 0x157
 8008b82:	485d      	ldr	r0, [pc, #372]	@ (8008cf8 <HAL_SPI_Init+0x3d8>)
 8008b84:	f7fb fc5a 	bl	800443c <assert_failed>
 8008b88:	e02e      	b.n	8008be8 <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	61da      	str	r2, [r3, #28]
 8008b90:	e02a      	b.n	8008be8 <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	69db      	ldr	r3, [r3, #28]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d020      	beq.n	8008bdc <HAL_SPI_Init+0x2bc>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	69db      	ldr	r3, [r3, #28]
 8008b9e:	2b08      	cmp	r3, #8
 8008ba0:	d01c      	beq.n	8008bdc <HAL_SPI_Init+0x2bc>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	69db      	ldr	r3, [r3, #28]
 8008ba6:	2b10      	cmp	r3, #16
 8008ba8:	d018      	beq.n	8008bdc <HAL_SPI_Init+0x2bc>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	69db      	ldr	r3, [r3, #28]
 8008bae:	2b18      	cmp	r3, #24
 8008bb0:	d014      	beq.n	8008bdc <HAL_SPI_Init+0x2bc>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	2b20      	cmp	r3, #32
 8008bb8:	d010      	beq.n	8008bdc <HAL_SPI_Init+0x2bc>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	69db      	ldr	r3, [r3, #28]
 8008bbe:	2b28      	cmp	r3, #40	@ 0x28
 8008bc0:	d00c      	beq.n	8008bdc <HAL_SPI_Init+0x2bc>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	69db      	ldr	r3, [r3, #28]
 8008bc6:	2b30      	cmp	r3, #48	@ 0x30
 8008bc8:	d008      	beq.n	8008bdc <HAL_SPI_Init+0x2bc>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	69db      	ldr	r3, [r3, #28]
 8008bce:	2b38      	cmp	r3, #56	@ 0x38
 8008bd0:	d004      	beq.n	8008bdc <HAL_SPI_Init+0x2bc>
 8008bd2:	f240 1161 	movw	r1, #353	@ 0x161
 8008bd6:	4848      	ldr	r0, [pc, #288]	@ (8008cf8 <HAL_SPI_Init+0x3d8>)
 8008bd8:	f7fb fc30 	bl	800443c <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d106      	bne.n	8008c08 <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f7fb fc5e 	bl	80044c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2202      	movs	r2, #2
 8008c0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c1e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c28:	d902      	bls.n	8008c30 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	60fb      	str	r3, [r7, #12]
 8008c2e:	e002      	b.n	8008c36 <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008c30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008c34:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008c3e:	d007      	beq.n	8008c50 <HAL_SPI_Init+0x330>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	68db      	ldr	r3, [r3, #12]
 8008c44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c48:	d002      	beq.n	8008c50 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008c60:	431a      	orrs	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	f003 0302 	and.w	r3, r3, #2
 8008c6a:	431a      	orrs	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	695b      	ldr	r3, [r3, #20]
 8008c70:	f003 0301 	and.w	r3, r3, #1
 8008c74:	431a      	orrs	r2, r3
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	699b      	ldr	r3, [r3, #24]
 8008c7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c7e:	431a      	orrs	r2, r3
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	69db      	ldr	r3, [r3, #28]
 8008c84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c88:	431a      	orrs	r2, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a1b      	ldr	r3, [r3, #32]
 8008c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c92:	ea42 0103 	orr.w	r1, r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c9a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	430a      	orrs	r2, r1
 8008ca4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	699b      	ldr	r3, [r3, #24]
 8008caa:	0c1b      	lsrs	r3, r3, #16
 8008cac:	f003 0204 	and.w	r2, r3, #4
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cb4:	f003 0310 	and.w	r3, r3, #16
 8008cb8:	431a      	orrs	r2, r3
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cbe:	f003 0308 	and.w	r3, r3, #8
 8008cc2:	431a      	orrs	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008ccc:	ea42 0103 	orr.w	r1, r2, r3
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	430a      	orrs	r2, r1
 8008cdc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008cec:	2300      	movs	r3, #0
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3710      	adds	r7, #16
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop
 8008cf8:	0800ef98 	.word	0x0800ef98

08008cfc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b086      	sub	sp, #24
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	60f8      	str	r0, [r7, #12]
 8008d04:	60b9      	str	r1, [r7, #8]
 8008d06:	607a      	str	r2, [r7, #4]
 8008d08:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d104      	bne.n	8008d1c <HAL_SPI_TransmitReceive_DMA+0x20>
 8008d12:	f640 0172 	movw	r1, #2162	@ 0x872
 8008d16:	487f      	ldr	r0, [pc, #508]	@ (8008f14 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8008d18:	f7fb fb90 	bl	800443c <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d104      	bne.n	8008d2e <HAL_SPI_TransmitReceive_DMA+0x32>
 8008d24:	f640 0173 	movw	r1, #2163	@ 0x873
 8008d28:	487a      	ldr	r0, [pc, #488]	@ (8008f14 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8008d2a:	f7fb fb87 	bl	800443c <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d004      	beq.n	8008d40 <HAL_SPI_TransmitReceive_DMA+0x44>
 8008d36:	f640 0176 	movw	r1, #2166	@ 0x876
 8008d3a:	4876      	ldr	r0, [pc, #472]	@ (8008f14 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8008d3c:	f7fb fb7e 	bl	800443c <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008d46:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8008d4e:	7dfb      	ldrb	r3, [r7, #23]
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d00c      	beq.n	8008d6e <HAL_SPI_TransmitReceive_DMA+0x72>
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d5a:	d106      	bne.n	8008d6a <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d102      	bne.n	8008d6a <HAL_SPI_TransmitReceive_DMA+0x6e>
 8008d64:	7dfb      	ldrb	r3, [r7, #23]
 8008d66:	2b04      	cmp	r3, #4
 8008d68:	d001      	beq.n	8008d6e <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008d6a:	2302      	movs	r3, #2
 8008d6c:	e15f      	b.n	800902e <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d005      	beq.n	8008d80 <HAL_SPI_TransmitReceive_DMA+0x84>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d002      	beq.n	8008d80 <HAL_SPI_TransmitReceive_DMA+0x84>
 8008d7a:	887b      	ldrh	r3, [r7, #2]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d101      	bne.n	8008d84 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	e154      	b.n	800902e <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d101      	bne.n	8008d92 <HAL_SPI_TransmitReceive_DMA+0x96>
 8008d8e:	2302      	movs	r3, #2
 8008d90:	e14d      	b.n	800902e <HAL_SPI_TransmitReceive_DMA+0x332>
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2201      	movs	r2, #1
 8008d96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	2b04      	cmp	r3, #4
 8008da4:	d003      	beq.n	8008dae <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2205      	movs	r2, #5
 8008daa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2200      	movs	r2, #0
 8008db2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	68ba      	ldr	r2, [r7, #8]
 8008db8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	887a      	ldrh	r2, [r7, #2]
 8008dbe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	887a      	ldrh	r2, [r7, #2]
 8008dc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	887a      	ldrh	r2, [r7, #2]
 8008dd0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	887a      	ldrh	r2, [r7, #2]
 8008dd8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2200      	movs	r2, #0
 8008de0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2200      	movs	r2, #0
 8008de6:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	685a      	ldr	r2, [r3, #4]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8008df6:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	68db      	ldr	r3, [r3, #12]
 8008dfc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008e00:	d908      	bls.n	8008e14 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	685a      	ldr	r2, [r3, #4]
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008e10:	605a      	str	r2, [r3, #4]
 8008e12:	e06f      	b.n	8008ef4 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	685a      	ldr	r2, [r3, #4]
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008e22:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e28:	699b      	ldr	r3, [r3, #24]
 8008e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e2e:	d126      	bne.n	8008e7e <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8008e34:	f003 0301 	and.w	r3, r3, #1
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d10f      	bne.n	8008e5c <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	685a      	ldr	r2, [r3, #4]
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008e4a:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	085b      	lsrs	r3, r3, #1
 8008e54:	b29a      	uxth	r2, r3
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008e5a:	e010      	b.n	8008e7e <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	685a      	ldr	r2, [r3, #4]
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e6a:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	085b      	lsrs	r3, r3, #1
 8008e74:	b29b      	uxth	r3, r3
 8008e76:	3301      	adds	r3, #1
 8008e78:	b29a      	uxth	r2, r3
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e82:	699b      	ldr	r3, [r3, #24]
 8008e84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e88:	d134      	bne.n	8008ef4 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	685a      	ldr	r2, [r3, #4]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008e98:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	f003 0301 	and.w	r3, r3, #1
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d111      	bne.n	8008ece <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	685a      	ldr	r2, [r3, #4]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008eb8:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ec0:	b29b      	uxth	r3, r3
 8008ec2:	085b      	lsrs	r3, r3, #1
 8008ec4:	b29a      	uxth	r2, r3
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008ecc:	e012      	b.n	8008ef4 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	685a      	ldr	r2, [r3, #4]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008edc:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	085b      	lsrs	r3, r3, #1
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	3301      	adds	r3, #1
 8008eec:	b29a      	uxth	r2, r3
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b04      	cmp	r3, #4
 8008efe:	d10f      	bne.n	8008f20 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f04:	4a04      	ldr	r2, [pc, #16]	@ (8008f18 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 8008f06:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f0c:	4a03      	ldr	r2, [pc, #12]	@ (8008f1c <HAL_SPI_TransmitReceive_DMA+0x220>)
 8008f0e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008f10:	e00e      	b.n	8008f30 <HAL_SPI_TransmitReceive_DMA+0x234>
 8008f12:	bf00      	nop
 8008f14:	0800ef98 	.word	0x0800ef98
 8008f18:	080093d5 	.word	0x080093d5
 8008f1c:	0800929d 	.word	0x0800929d
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f24:	4a44      	ldr	r2, [pc, #272]	@ (8009038 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 8008f26:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f2c:	4a43      	ldr	r2, [pc, #268]	@ (800903c <HAL_SPI_TransmitReceive_DMA+0x340>)
 8008f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f34:	4a42      	ldr	r2, [pc, #264]	@ (8009040 <HAL_SPI_TransmitReceive_DMA+0x344>)
 8008f36:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	330c      	adds	r3, #12
 8008f4a:	4619      	mov	r1, r3
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f50:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f58:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008f5a:	f7fc fb9d 	bl	8005698 <HAL_DMA_Start_IT>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00b      	beq.n	8008f7c <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f68:	f043 0210 	orr.w	r2, r3, #16
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	e058      	b.n	800902e <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	685a      	ldr	r2, [r3, #4]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f042 0201 	orr.w	r2, r2, #1
 8008f8a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f90:	2200      	movs	r2, #0
 8008f92:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f98:	2200      	movs	r2, #0
 8008f9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fa8:	2200      	movs	r2, #0
 8008faa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	330c      	adds	r3, #12
 8008fbc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fc2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008fc4:	f7fc fb68 	bl	8005698 <HAL_DMA_Start_IT>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d00b      	beq.n	8008fe6 <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fd2:	f043 0210 	orr.w	r2, r3, #16
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e023      	b.n	800902e <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ff0:	2b40      	cmp	r3, #64	@ 0x40
 8008ff2:	d007      	beq.n	8009004 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009002:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	685a      	ldr	r2, [r3, #4]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f042 0220 	orr.w	r2, r2, #32
 800901a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	685a      	ldr	r2, [r3, #4]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f042 0202 	orr.w	r2, r2, #2
 800902a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800902c:	2300      	movs	r3, #0
}
 800902e:	4618      	mov	r0, r3
 8009030:	3718      	adds	r7, #24
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}
 8009036:	bf00      	nop
 8009038:	080093f1 	.word	0x080093f1
 800903c:	08009345 	.word	0x08009345
 8009040:	0800940d 	.word	0x0800940d

08009044 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b088      	sub	sp, #32
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800905c:	69bb      	ldr	r3, [r7, #24]
 800905e:	099b      	lsrs	r3, r3, #6
 8009060:	f003 0301 	and.w	r3, r3, #1
 8009064:	2b00      	cmp	r3, #0
 8009066:	d10f      	bne.n	8009088 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009068:	69bb      	ldr	r3, [r7, #24]
 800906a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800906e:	2b00      	cmp	r3, #0
 8009070:	d00a      	beq.n	8009088 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009072:	69fb      	ldr	r3, [r7, #28]
 8009074:	099b      	lsrs	r3, r3, #6
 8009076:	f003 0301 	and.w	r3, r3, #1
 800907a:	2b00      	cmp	r3, #0
 800907c:	d004      	beq.n	8009088 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	4798      	blx	r3
    return;
 8009086:	e0d7      	b.n	8009238 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009088:	69bb      	ldr	r3, [r7, #24]
 800908a:	085b      	lsrs	r3, r3, #1
 800908c:	f003 0301 	and.w	r3, r3, #1
 8009090:	2b00      	cmp	r3, #0
 8009092:	d00a      	beq.n	80090aa <HAL_SPI_IRQHandler+0x66>
 8009094:	69fb      	ldr	r3, [r7, #28]
 8009096:	09db      	lsrs	r3, r3, #7
 8009098:	f003 0301 	and.w	r3, r3, #1
 800909c:	2b00      	cmp	r3, #0
 800909e:	d004      	beq.n	80090aa <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	4798      	blx	r3
    return;
 80090a8:	e0c6      	b.n	8009238 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80090aa:	69bb      	ldr	r3, [r7, #24]
 80090ac:	095b      	lsrs	r3, r3, #5
 80090ae:	f003 0301 	and.w	r3, r3, #1
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d10c      	bne.n	80090d0 <HAL_SPI_IRQHandler+0x8c>
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	099b      	lsrs	r3, r3, #6
 80090ba:	f003 0301 	and.w	r3, r3, #1
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d106      	bne.n	80090d0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	0a1b      	lsrs	r3, r3, #8
 80090c6:	f003 0301 	and.w	r3, r3, #1
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	f000 80b4 	beq.w	8009238 <HAL_SPI_IRQHandler+0x1f4>
 80090d0:	69fb      	ldr	r3, [r7, #28]
 80090d2:	095b      	lsrs	r3, r3, #5
 80090d4:	f003 0301 	and.w	r3, r3, #1
 80090d8:	2b00      	cmp	r3, #0
 80090da:	f000 80ad 	beq.w	8009238 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80090de:	69bb      	ldr	r3, [r7, #24]
 80090e0:	099b      	lsrs	r3, r3, #6
 80090e2:	f003 0301 	and.w	r3, r3, #1
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d023      	beq.n	8009132 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	2b03      	cmp	r3, #3
 80090f4:	d011      	beq.n	800911a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090fa:	f043 0204 	orr.w	r2, r3, #4
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009102:	2300      	movs	r3, #0
 8009104:	617b      	str	r3, [r7, #20]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	68db      	ldr	r3, [r3, #12]
 800910c:	617b      	str	r3, [r7, #20]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	689b      	ldr	r3, [r3, #8]
 8009114:	617b      	str	r3, [r7, #20]
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	e00b      	b.n	8009132 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800911a:	2300      	movs	r3, #0
 800911c:	613b      	str	r3, [r7, #16]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	613b      	str	r3, [r7, #16]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	613b      	str	r3, [r7, #16]
 800912e:	693b      	ldr	r3, [r7, #16]
        return;
 8009130:	e082      	b.n	8009238 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009132:	69bb      	ldr	r3, [r7, #24]
 8009134:	095b      	lsrs	r3, r3, #5
 8009136:	f003 0301 	and.w	r3, r3, #1
 800913a:	2b00      	cmp	r3, #0
 800913c:	d014      	beq.n	8009168 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009142:	f043 0201 	orr.w	r2, r3, #1
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800914a:	2300      	movs	r3, #0
 800914c:	60fb      	str	r3, [r7, #12]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	689b      	ldr	r3, [r3, #8]
 8009154:	60fb      	str	r3, [r7, #12]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009164:	601a      	str	r2, [r3, #0]
 8009166:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	0a1b      	lsrs	r3, r3, #8
 800916c:	f003 0301 	and.w	r3, r3, #1
 8009170:	2b00      	cmp	r3, #0
 8009172:	d00c      	beq.n	800918e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009178:	f043 0208 	orr.w	r2, r3, #8
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009180:	2300      	movs	r3, #0
 8009182:	60bb      	str	r3, [r7, #8]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	60bb      	str	r3, [r7, #8]
 800918c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009192:	2b00      	cmp	r3, #0
 8009194:	d04f      	beq.n	8009236 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	685a      	ldr	r2, [r3, #4]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80091a4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2201      	movs	r2, #1
 80091aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80091ae:	69fb      	ldr	r3, [r7, #28]
 80091b0:	f003 0302 	and.w	r3, r3, #2
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d104      	bne.n	80091c2 <HAL_SPI_IRQHandler+0x17e>
 80091b8:	69fb      	ldr	r3, [r7, #28]
 80091ba:	f003 0301 	and.w	r3, r3, #1
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d034      	beq.n	800922c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	685a      	ldr	r2, [r3, #4]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f022 0203 	bic.w	r2, r2, #3
 80091d0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d011      	beq.n	80091fe <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091de:	4a18      	ldr	r2, [pc, #96]	@ (8009240 <HAL_SPI_IRQHandler+0x1fc>)
 80091e0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7fc fac4 	bl	8005774 <HAL_DMA_Abort_IT>
 80091ec:	4603      	mov	r3, r0
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d005      	beq.n	80091fe <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009202:	2b00      	cmp	r3, #0
 8009204:	d016      	beq.n	8009234 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800920a:	4a0d      	ldr	r2, [pc, #52]	@ (8009240 <HAL_SPI_IRQHandler+0x1fc>)
 800920c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009212:	4618      	mov	r0, r3
 8009214:	f7fc faae 	bl	8005774 <HAL_DMA_Abort_IT>
 8009218:	4603      	mov	r3, r0
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00a      	beq.n	8009234 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009222:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800922a:	e003      	b.n	8009234 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f7fb f871 	bl	8004314 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009232:	e000      	b.n	8009236 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009234:	bf00      	nop
    return;
 8009236:	bf00      	nop
  }
}
 8009238:	3720      	adds	r7, #32
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	0800944d 	.word	0x0800944d

08009244 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009244:	b480      	push	{r7}
 8009246:	b083      	sub	sp, #12
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800924c:	bf00      	nop
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr

08009258 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009258:	b480      	push	{r7}
 800925a:	b083      	sub	sp, #12
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8009260:	bf00      	nop
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8009274:	bf00      	nop
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800928e:	b2db      	uxtb	r3, r3
}
 8009290:	4618      	mov	r0, r3
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092a8:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80092aa:	f7fb fef1 	bl	8005090 <HAL_GetTick>
 80092ae:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 0320 	and.w	r3, r3, #32
 80092ba:	2b20      	cmp	r3, #32
 80092bc:	d03c      	beq.n	8009338 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	685a      	ldr	r2, [r3, #4]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f022 0220 	bic.w	r2, r2, #32
 80092cc:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d10d      	bne.n	80092f2 <SPI_DMAReceiveCplt+0x56>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	685b      	ldr	r3, [r3, #4]
 80092da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092de:	d108      	bne.n	80092f2 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	685a      	ldr	r2, [r3, #4]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f022 0203 	bic.w	r2, r2, #3
 80092ee:	605a      	str	r2, [r3, #4]
 80092f0:	e007      	b.n	8009302 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	685a      	ldr	r2, [r3, #4]
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f022 0201 	bic.w	r2, r2, #1
 8009300:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009302:	68ba      	ldr	r2, [r7, #8]
 8009304:	2164      	movs	r1, #100	@ 0x64
 8009306:	68f8      	ldr	r0, [r7, #12]
 8009308:	f000 f9d4 	bl	80096b4 <SPI_EndRxTransaction>
 800930c:	4603      	mov	r3, r0
 800930e:	2b00      	cmp	r3, #0
 8009310:	d002      	beq.n	8009318 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2220      	movs	r2, #32
 8009316:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2200      	movs	r2, #0
 800931c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800932c:	2b00      	cmp	r3, #0
 800932e:	d003      	beq.n	8009338 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009330:	68f8      	ldr	r0, [r7, #12]
 8009332:	f7fa ffef 	bl	8004314 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009336:	e002      	b.n	800933e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	f7ff ff83 	bl	8009244 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800933e:	3710      	adds	r7, #16
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009350:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009352:	f7fb fe9d 	bl	8005090 <HAL_GetTick>
 8009356:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f003 0320 	and.w	r3, r3, #32
 8009362:	2b20      	cmp	r3, #32
 8009364:	d030      	beq.n	80093c8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	685a      	ldr	r2, [r3, #4]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f022 0220 	bic.w	r2, r2, #32
 8009374:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009376:	68ba      	ldr	r2, [r7, #8]
 8009378:	2164      	movs	r1, #100	@ 0x64
 800937a:	68f8      	ldr	r0, [r7, #12]
 800937c:	f000 f9f2 	bl	8009764 <SPI_EndRxTxTransaction>
 8009380:	4603      	mov	r3, r0
 8009382:	2b00      	cmp	r3, #0
 8009384:	d005      	beq.n	8009392 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800938a:	f043 0220 	orr.w	r2, r3, #32
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	685a      	ldr	r2, [r3, #4]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f022 0203 	bic.w	r2, r2, #3
 80093a0:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2200      	movs	r2, #0
 80093a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2200      	movs	r2, #0
 80093ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	2201      	movs	r2, #1
 80093b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d003      	beq.n	80093c8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80093c0:	68f8      	ldr	r0, [r7, #12]
 80093c2:	f7fa ffa7 	bl	8004314 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80093c6:	e002      	b.n	80093ce <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80093c8:	68f8      	ldr	r0, [r7, #12]
 80093ca:	f7fa ff98 	bl	80042fe <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80093ce:	3710      	adds	r7, #16
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b084      	sub	sp, #16
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093e0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80093e2:	68f8      	ldr	r0, [r7, #12]
 80093e4:	f7ff ff38 	bl	8009258 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80093e8:	bf00      	nop
 80093ea:	3710      	adds	r7, #16
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093fc:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80093fe:	68f8      	ldr	r0, [r7, #12]
 8009400:	f7ff ff34 	bl	800926c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009404:	bf00      	nop
 8009406:	3710      	adds	r7, #16
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009418:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	685a      	ldr	r2, [r3, #4]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f022 0203 	bic.w	r2, r2, #3
 8009428:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800942e:	f043 0210 	orr.w	r2, r3, #16
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2201      	movs	r2, #1
 800943a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f7fa ff68 	bl	8004314 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009444:	bf00      	nop
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009458:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2200      	movs	r2, #0
 800945e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2200      	movs	r2, #0
 8009466:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009468:	68f8      	ldr	r0, [r7, #12]
 800946a:	f7fa ff53 	bl	8004314 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800946e:	bf00      	nop
 8009470:	3710      	adds	r7, #16
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
	...

08009478 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b088      	sub	sp, #32
 800947c:	af00      	add	r7, sp, #0
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	60b9      	str	r1, [r7, #8]
 8009482:	603b      	str	r3, [r7, #0]
 8009484:	4613      	mov	r3, r2
 8009486:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009488:	f7fb fe02 	bl	8005090 <HAL_GetTick>
 800948c:	4602      	mov	r2, r0
 800948e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009490:	1a9b      	subs	r3, r3, r2
 8009492:	683a      	ldr	r2, [r7, #0]
 8009494:	4413      	add	r3, r2
 8009496:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009498:	f7fb fdfa 	bl	8005090 <HAL_GetTick>
 800949c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800949e:	4b39      	ldr	r3, [pc, #228]	@ (8009584 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	015b      	lsls	r3, r3, #5
 80094a4:	0d1b      	lsrs	r3, r3, #20
 80094a6:	69fa      	ldr	r2, [r7, #28]
 80094a8:	fb02 f303 	mul.w	r3, r2, r3
 80094ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094ae:	e054      	b.n	800955a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094b6:	d050      	beq.n	800955a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094b8:	f7fb fdea 	bl	8005090 <HAL_GetTick>
 80094bc:	4602      	mov	r2, r0
 80094be:	69bb      	ldr	r3, [r7, #24]
 80094c0:	1ad3      	subs	r3, r2, r3
 80094c2:	69fa      	ldr	r2, [r7, #28]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d902      	bls.n	80094ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80094c8:	69fb      	ldr	r3, [r7, #28]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d13d      	bne.n	800954a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	685a      	ldr	r2, [r3, #4]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80094dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80094e6:	d111      	bne.n	800950c <SPI_WaitFlagStateUntilTimeout+0x94>
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	689b      	ldr	r3, [r3, #8]
 80094ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094f0:	d004      	beq.n	80094fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094fa:	d107      	bne.n	800950c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	681a      	ldr	r2, [r3, #0]
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800950a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009510:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009514:	d10f      	bne.n	8009536 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	681a      	ldr	r2, [r3, #0]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009524:	601a      	str	r2, [r3, #0]
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009534:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2201      	movs	r2, #1
 800953a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2200      	movs	r2, #0
 8009542:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009546:	2303      	movs	r3, #3
 8009548:	e017      	b.n	800957a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d101      	bne.n	8009554 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009550:	2300      	movs	r3, #0
 8009552:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	3b01      	subs	r3, #1
 8009558:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	689a      	ldr	r2, [r3, #8]
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	4013      	ands	r3, r2
 8009564:	68ba      	ldr	r2, [r7, #8]
 8009566:	429a      	cmp	r2, r3
 8009568:	bf0c      	ite	eq
 800956a:	2301      	moveq	r3, #1
 800956c:	2300      	movne	r3, #0
 800956e:	b2db      	uxtb	r3, r3
 8009570:	461a      	mov	r2, r3
 8009572:	79fb      	ldrb	r3, [r7, #7]
 8009574:	429a      	cmp	r2, r3
 8009576:	d19b      	bne.n	80094b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009578:	2300      	movs	r3, #0
}
 800957a:	4618      	mov	r0, r3
 800957c:	3720      	adds	r7, #32
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	20000014 	.word	0x20000014

08009588 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b08a      	sub	sp, #40	@ 0x28
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
 8009594:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009596:	2300      	movs	r3, #0
 8009598:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800959a:	f7fb fd79 	bl	8005090 <HAL_GetTick>
 800959e:	4602      	mov	r2, r0
 80095a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a2:	1a9b      	subs	r3, r3, r2
 80095a4:	683a      	ldr	r2, [r7, #0]
 80095a6:	4413      	add	r3, r2
 80095a8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80095aa:	f7fb fd71 	bl	8005090 <HAL_GetTick>
 80095ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	330c      	adds	r3, #12
 80095b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80095b8:	4b3d      	ldr	r3, [pc, #244]	@ (80096b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	4613      	mov	r3, r2
 80095be:	009b      	lsls	r3, r3, #2
 80095c0:	4413      	add	r3, r2
 80095c2:	00da      	lsls	r2, r3, #3
 80095c4:	1ad3      	subs	r3, r2, r3
 80095c6:	0d1b      	lsrs	r3, r3, #20
 80095c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095ca:	fb02 f303 	mul.w	r3, r2, r3
 80095ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80095d0:	e060      	b.n	8009694 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80095d8:	d107      	bne.n	80095ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d104      	bne.n	80095ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80095e0:	69fb      	ldr	r3, [r7, #28]
 80095e2:	781b      	ldrb	r3, [r3, #0]
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80095e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095f0:	d050      	beq.n	8009694 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80095f2:	f7fb fd4d 	bl	8005090 <HAL_GetTick>
 80095f6:	4602      	mov	r2, r0
 80095f8:	6a3b      	ldr	r3, [r7, #32]
 80095fa:	1ad3      	subs	r3, r2, r3
 80095fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095fe:	429a      	cmp	r2, r3
 8009600:	d902      	bls.n	8009608 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009604:	2b00      	cmp	r3, #0
 8009606:	d13d      	bne.n	8009684 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	685a      	ldr	r2, [r3, #4]
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009616:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009620:	d111      	bne.n	8009646 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800962a:	d004      	beq.n	8009636 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009634:	d107      	bne.n	8009646 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009644:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800964a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800964e:	d10f      	bne.n	8009670 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800965e:	601a      	str	r2, [r3, #0]
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800966e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2200      	movs	r2, #0
 800967c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009680:	2303      	movs	r3, #3
 8009682:	e010      	b.n	80096a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d101      	bne.n	800968e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800968a:	2300      	movs	r3, #0
 800968c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800968e:	69bb      	ldr	r3, [r7, #24]
 8009690:	3b01      	subs	r3, #1
 8009692:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	689a      	ldr	r2, [r3, #8]
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	4013      	ands	r3, r2
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d196      	bne.n	80095d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3728      	adds	r7, #40	@ 0x28
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	20000014 	.word	0x20000014

080096b4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b086      	sub	sp, #24
 80096b8:	af02      	add	r7, sp, #8
 80096ba:	60f8      	str	r0, [r7, #12]
 80096bc:	60b9      	str	r1, [r7, #8]
 80096be:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80096c8:	d111      	bne.n	80096ee <SPI_EndRxTransaction+0x3a>
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	689b      	ldr	r3, [r3, #8]
 80096ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096d2:	d004      	beq.n	80096de <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096dc:	d107      	bne.n	80096ee <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	681a      	ldr	r2, [r3, #0]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80096ec:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	9300      	str	r3, [sp, #0]
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	2200      	movs	r2, #0
 80096f6:	2180      	movs	r1, #128	@ 0x80
 80096f8:	68f8      	ldr	r0, [r7, #12]
 80096fa:	f7ff febd 	bl	8009478 <SPI_WaitFlagStateUntilTimeout>
 80096fe:	4603      	mov	r3, r0
 8009700:	2b00      	cmp	r3, #0
 8009702:	d007      	beq.n	8009714 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009708:	f043 0220 	orr.w	r2, r3, #32
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009710:	2303      	movs	r3, #3
 8009712:	e023      	b.n	800975c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800971c:	d11d      	bne.n	800975a <SPI_EndRxTransaction+0xa6>
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009726:	d004      	beq.n	8009732 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009730:	d113      	bne.n	800975a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	2200      	movs	r2, #0
 800973a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800973e:	68f8      	ldr	r0, [r7, #12]
 8009740:	f7ff ff22 	bl	8009588 <SPI_WaitFifoStateUntilTimeout>
 8009744:	4603      	mov	r3, r0
 8009746:	2b00      	cmp	r3, #0
 8009748:	d007      	beq.n	800975a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800974e:	f043 0220 	orr.w	r2, r3, #32
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009756:	2303      	movs	r3, #3
 8009758:	e000      	b.n	800975c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800975a:	2300      	movs	r3, #0
}
 800975c:	4618      	mov	r0, r3
 800975e:	3710      	adds	r7, #16
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af02      	add	r7, sp, #8
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	9300      	str	r3, [sp, #0]
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	2200      	movs	r2, #0
 8009778:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800977c:	68f8      	ldr	r0, [r7, #12]
 800977e:	f7ff ff03 	bl	8009588 <SPI_WaitFifoStateUntilTimeout>
 8009782:	4603      	mov	r3, r0
 8009784:	2b00      	cmp	r3, #0
 8009786:	d007      	beq.n	8009798 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800978c:	f043 0220 	orr.w	r2, r3, #32
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009794:	2303      	movs	r3, #3
 8009796:	e027      	b.n	80097e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	9300      	str	r3, [sp, #0]
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	2200      	movs	r2, #0
 80097a0:	2180      	movs	r1, #128	@ 0x80
 80097a2:	68f8      	ldr	r0, [r7, #12]
 80097a4:	f7ff fe68 	bl	8009478 <SPI_WaitFlagStateUntilTimeout>
 80097a8:	4603      	mov	r3, r0
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d007      	beq.n	80097be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097b2:	f043 0220 	orr.w	r2, r3, #32
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80097ba:	2303      	movs	r3, #3
 80097bc:	e014      	b.n	80097e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	9300      	str	r3, [sp, #0]
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	2200      	movs	r2, #0
 80097c6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80097ca:	68f8      	ldr	r0, [r7, #12]
 80097cc:	f7ff fedc 	bl	8009588 <SPI_WaitFifoStateUntilTimeout>
 80097d0:	4603      	mov	r3, r0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d007      	beq.n	80097e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097da:	f043 0220 	orr.w	r2, r3, #32
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80097e2:	2303      	movs	r3, #3
 80097e4:	e000      	b.n	80097e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80097e6:	2300      	movs	r3, #0
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3710      	adds	r7, #16
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d101      	bne.n	8009802 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	e0e6      	b.n	80099d0 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a74      	ldr	r2, [pc, #464]	@ (80099d8 <HAL_TIM_Base_Init+0x1e8>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d036      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009814:	d031      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a70      	ldr	r2, [pc, #448]	@ (80099dc <HAL_TIM_Base_Init+0x1ec>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d02c      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a6e      	ldr	r2, [pc, #440]	@ (80099e0 <HAL_TIM_Base_Init+0x1f0>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d027      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a6d      	ldr	r2, [pc, #436]	@ (80099e4 <HAL_TIM_Base_Init+0x1f4>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d022      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a6b      	ldr	r2, [pc, #428]	@ (80099e8 <HAL_TIM_Base_Init+0x1f8>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d01d      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a6a      	ldr	r2, [pc, #424]	@ (80099ec <HAL_TIM_Base_Init+0x1fc>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d018      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a68      	ldr	r2, [pc, #416]	@ (80099f0 <HAL_TIM_Base_Init+0x200>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d013      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a67      	ldr	r2, [pc, #412]	@ (80099f4 <HAL_TIM_Base_Init+0x204>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d00e      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a65      	ldr	r2, [pc, #404]	@ (80099f8 <HAL_TIM_Base_Init+0x208>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d009      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a64      	ldr	r2, [pc, #400]	@ (80099fc <HAL_TIM_Base_Init+0x20c>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d004      	beq.n	800987a <HAL_TIM_Base_Init+0x8a>
 8009870:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8009874:	4862      	ldr	r0, [pc, #392]	@ (8009a00 <HAL_TIM_Base_Init+0x210>)
 8009876:	f7fa fde1 	bl	800443c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	689b      	ldr	r3, [r3, #8]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d014      	beq.n	80098ac <HAL_TIM_Base_Init+0xbc>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	2b10      	cmp	r3, #16
 8009888:	d010      	beq.n	80098ac <HAL_TIM_Base_Init+0xbc>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	689b      	ldr	r3, [r3, #8]
 800988e:	2b20      	cmp	r3, #32
 8009890:	d00c      	beq.n	80098ac <HAL_TIM_Base_Init+0xbc>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	2b40      	cmp	r3, #64	@ 0x40
 8009898:	d008      	beq.n	80098ac <HAL_TIM_Base_Init+0xbc>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	689b      	ldr	r3, [r3, #8]
 800989e:	2b60      	cmp	r3, #96	@ 0x60
 80098a0:	d004      	beq.n	80098ac <HAL_TIM_Base_Init+0xbc>
 80098a2:	f240 1117 	movw	r1, #279	@ 0x117
 80098a6:	4856      	ldr	r0, [pc, #344]	@ (8009a00 <HAL_TIM_Base_Init+0x210>)
 80098a8:	f7fa fdc8 	bl	800443c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	691b      	ldr	r3, [r3, #16]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d00e      	beq.n	80098d2 <HAL_TIM_Base_Init+0xe2>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	691b      	ldr	r3, [r3, #16]
 80098b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098bc:	d009      	beq.n	80098d2 <HAL_TIM_Base_Init+0xe2>
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	691b      	ldr	r3, [r3, #16]
 80098c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098c6:	d004      	beq.n	80098d2 <HAL_TIM_Base_Init+0xe2>
 80098c8:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80098cc:	484c      	ldr	r0, [pc, #304]	@ (8009a00 <HAL_TIM_Base_Init+0x210>)
 80098ce:	f7fa fdb5 	bl	800443c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098da:	d004      	beq.n	80098e6 <HAL_TIM_Base_Init+0xf6>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a40      	ldr	r2, [pc, #256]	@ (80099e4 <HAL_TIM_Base_Init+0x1f4>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d107      	bne.n	80098f6 <HAL_TIM_Base_Init+0x106>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	bf14      	ite	ne
 80098ee:	2301      	movne	r3, #1
 80098f0:	2300      	moveq	r3, #0
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	e00e      	b.n	8009914 <HAL_TIM_Base_Init+0x124>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	68db      	ldr	r3, [r3, #12]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d006      	beq.n	800990c <HAL_TIM_Base_Init+0x11c>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009906:	d201      	bcs.n	800990c <HAL_TIM_Base_Init+0x11c>
 8009908:	2301      	movs	r3, #1
 800990a:	e000      	b.n	800990e <HAL_TIM_Base_Init+0x11e>
 800990c:	2300      	movs	r3, #0
 800990e:	f003 0301 	and.w	r3, r3, #1
 8009912:	b2db      	uxtb	r3, r3
 8009914:	2b00      	cmp	r3, #0
 8009916:	d104      	bne.n	8009922 <HAL_TIM_Base_Init+0x132>
 8009918:	f240 1119 	movw	r1, #281	@ 0x119
 800991c:	4838      	ldr	r0, [pc, #224]	@ (8009a00 <HAL_TIM_Base_Init+0x210>)
 800991e:	f7fa fd8d 	bl	800443c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	699b      	ldr	r3, [r3, #24]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d008      	beq.n	800993c <HAL_TIM_Base_Init+0x14c>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	699b      	ldr	r3, [r3, #24]
 800992e:	2b80      	cmp	r3, #128	@ 0x80
 8009930:	d004      	beq.n	800993c <HAL_TIM_Base_Init+0x14c>
 8009932:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8009936:	4832      	ldr	r0, [pc, #200]	@ (8009a00 <HAL_TIM_Base_Init+0x210>)
 8009938:	f7fa fd80 	bl	800443c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009942:	b2db      	uxtb	r3, r3
 8009944:	2b00      	cmp	r3, #0
 8009946:	d106      	bne.n	8009956 <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2200      	movs	r2, #0
 800994c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f7fb f9d1 	bl	8004cf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2202      	movs	r2, #2
 800995a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681a      	ldr	r2, [r3, #0]
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	3304      	adds	r3, #4
 8009966:	4619      	mov	r1, r3
 8009968:	4610      	mov	r0, r2
 800996a:	f001 ff43 	bl	800b7f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2201      	movs	r2, #1
 8009972:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2201      	movs	r2, #1
 800997a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2201      	movs	r2, #1
 8009982:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2201      	movs	r2, #1
 800998a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2201      	movs	r2, #1
 8009992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2201      	movs	r2, #1
 800999a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2201      	movs	r2, #1
 80099a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2201      	movs	r2, #1
 80099aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2201      	movs	r2, #1
 80099b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2201      	movs	r2, #1
 80099ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2201      	movs	r2, #1
 80099c2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2201      	movs	r2, #1
 80099ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3708      	adds	r7, #8
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}
 80099d8:	40012c00 	.word	0x40012c00
 80099dc:	40000400 	.word	0x40000400
 80099e0:	40000800 	.word	0x40000800
 80099e4:	40000c00 	.word	0x40000c00
 80099e8:	40001000 	.word	0x40001000
 80099ec:	40001400 	.word	0x40001400
 80099f0:	40013400 	.word	0x40013400
 80099f4:	40014000 	.word	0x40014000
 80099f8:	40014400 	.word	0x40014400
 80099fc:	40014800 	.word	0x40014800
 8009a00:	0800efd0 	.word	0x0800efd0

08009a04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b084      	sub	sp, #16
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a4a      	ldr	r2, [pc, #296]	@ (8009b3c <HAL_TIM_Base_Start_IT+0x138>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d036      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a1e:	d031      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a46      	ldr	r2, [pc, #280]	@ (8009b40 <HAL_TIM_Base_Start_IT+0x13c>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d02c      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a45      	ldr	r2, [pc, #276]	@ (8009b44 <HAL_TIM_Base_Start_IT+0x140>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d027      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4a43      	ldr	r2, [pc, #268]	@ (8009b48 <HAL_TIM_Base_Start_IT+0x144>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d022      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4a42      	ldr	r2, [pc, #264]	@ (8009b4c <HAL_TIM_Base_Start_IT+0x148>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d01d      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a40      	ldr	r2, [pc, #256]	@ (8009b50 <HAL_TIM_Base_Start_IT+0x14c>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d018      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	4a3f      	ldr	r2, [pc, #252]	@ (8009b54 <HAL_TIM_Base_Start_IT+0x150>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d013      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	4a3d      	ldr	r2, [pc, #244]	@ (8009b58 <HAL_TIM_Base_Start_IT+0x154>)
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d00e      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a3c      	ldr	r2, [pc, #240]	@ (8009b5c <HAL_TIM_Base_Start_IT+0x158>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d009      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a3a      	ldr	r2, [pc, #232]	@ (8009b60 <HAL_TIM_Base_Start_IT+0x15c>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d004      	beq.n	8009a84 <HAL_TIM_Base_Start_IT+0x80>
 8009a7a:	f240 11d3 	movw	r1, #467	@ 0x1d3
 8009a7e:	4839      	ldr	r0, [pc, #228]	@ (8009b64 <HAL_TIM_Base_Start_IT+0x160>)
 8009a80:	f7fa fcdc 	bl	800443c <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a8a:	b2db      	uxtb	r3, r3
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d001      	beq.n	8009a94 <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 8009a90:	2301      	movs	r3, #1
 8009a92:	e04f      	b.n	8009b34 <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2202      	movs	r2, #2
 8009a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	68da      	ldr	r2, [r3, #12]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f042 0201 	orr.w	r2, r2, #1
 8009aaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a22      	ldr	r2, [pc, #136]	@ (8009b3c <HAL_TIM_Base_Start_IT+0x138>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d01d      	beq.n	8009af2 <HAL_TIM_Base_Start_IT+0xee>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009abe:	d018      	beq.n	8009af2 <HAL_TIM_Base_Start_IT+0xee>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4a1e      	ldr	r2, [pc, #120]	@ (8009b40 <HAL_TIM_Base_Start_IT+0x13c>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d013      	beq.n	8009af2 <HAL_TIM_Base_Start_IT+0xee>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4a1d      	ldr	r2, [pc, #116]	@ (8009b44 <HAL_TIM_Base_Start_IT+0x140>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d00e      	beq.n	8009af2 <HAL_TIM_Base_Start_IT+0xee>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8009b48 <HAL_TIM_Base_Start_IT+0x144>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d009      	beq.n	8009af2 <HAL_TIM_Base_Start_IT+0xee>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8009b54 <HAL_TIM_Base_Start_IT+0x150>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d004      	beq.n	8009af2 <HAL_TIM_Base_Start_IT+0xee>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a1a      	ldr	r2, [pc, #104]	@ (8009b58 <HAL_TIM_Base_Start_IT+0x154>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d115      	bne.n	8009b1e <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	689a      	ldr	r2, [r3, #8]
 8009af8:	4b1b      	ldr	r3, [pc, #108]	@ (8009b68 <HAL_TIM_Base_Start_IT+0x164>)
 8009afa:	4013      	ands	r3, r2
 8009afc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2b06      	cmp	r3, #6
 8009b02:	d015      	beq.n	8009b30 <HAL_TIM_Base_Start_IT+0x12c>
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b0a:	d011      	beq.n	8009b30 <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f042 0201 	orr.w	r2, r2, #1
 8009b1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b1c:	e008      	b.n	8009b30 <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f042 0201 	orr.w	r2, r2, #1
 8009b2c:	601a      	str	r2, [r3, #0]
 8009b2e:	e000      	b.n	8009b32 <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009b32:	2300      	movs	r3, #0
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3710      	adds	r7, #16
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}
 8009b3c:	40012c00 	.word	0x40012c00
 8009b40:	40000400 	.word	0x40000400
 8009b44:	40000800 	.word	0x40000800
 8009b48:	40000c00 	.word	0x40000c00
 8009b4c:	40001000 	.word	0x40001000
 8009b50:	40001400 	.word	0x40001400
 8009b54:	40013400 	.word	0x40013400
 8009b58:	40014000 	.word	0x40014000
 8009b5c:	40014400 	.word	0x40014400
 8009b60:	40014800 	.word	0x40014800
 8009b64:	0800efd0 	.word	0x0800efd0
 8009b68:	00010007 	.word	0x00010007

08009b6c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4a31      	ldr	r2, [pc, #196]	@ (8009c40 <HAL_TIM_Base_Stop_IT+0xd4>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d036      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b86:	d031      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4a2d      	ldr	r2, [pc, #180]	@ (8009c44 <HAL_TIM_Base_Stop_IT+0xd8>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d02c      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a2c      	ldr	r2, [pc, #176]	@ (8009c48 <HAL_TIM_Base_Stop_IT+0xdc>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d027      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a2a      	ldr	r2, [pc, #168]	@ (8009c4c <HAL_TIM_Base_Stop_IT+0xe0>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d022      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4a29      	ldr	r2, [pc, #164]	@ (8009c50 <HAL_TIM_Base_Stop_IT+0xe4>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d01d      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4a27      	ldr	r2, [pc, #156]	@ (8009c54 <HAL_TIM_Base_Stop_IT+0xe8>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d018      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a26      	ldr	r2, [pc, #152]	@ (8009c58 <HAL_TIM_Base_Stop_IT+0xec>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d013      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a24      	ldr	r2, [pc, #144]	@ (8009c5c <HAL_TIM_Base_Stop_IT+0xf0>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d00e      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a23      	ldr	r2, [pc, #140]	@ (8009c60 <HAL_TIM_Base_Stop_IT+0xf4>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d009      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	4a21      	ldr	r2, [pc, #132]	@ (8009c64 <HAL_TIM_Base_Stop_IT+0xf8>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d004      	beq.n	8009bec <HAL_TIM_Base_Stop_IT+0x80>
 8009be2:	f240 11fb 	movw	r1, #507	@ 0x1fb
 8009be6:	4820      	ldr	r0, [pc, #128]	@ (8009c68 <HAL_TIM_Base_Stop_IT+0xfc>)
 8009be8:	f7fa fc28 	bl	800443c <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	68da      	ldr	r2, [r3, #12]
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f022 0201 	bic.w	r2, r2, #1
 8009bfa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	6a1a      	ldr	r2, [r3, #32]
 8009c02:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009c06:	4013      	ands	r3, r2
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d10f      	bne.n	8009c2c <HAL_TIM_Base_Stop_IT+0xc0>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	6a1a      	ldr	r2, [r3, #32]
 8009c12:	f240 4344 	movw	r3, #1092	@ 0x444
 8009c16:	4013      	ands	r3, r2
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d107      	bne.n	8009c2c <HAL_TIM_Base_Stop_IT+0xc0>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f022 0201 	bic.w	r2, r2, #1
 8009c2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8009c34:	2300      	movs	r3, #0
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3708      	adds	r7, #8
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	40012c00 	.word	0x40012c00
 8009c44:	40000400 	.word	0x40000400
 8009c48:	40000800 	.word	0x40000800
 8009c4c:	40000c00 	.word	0x40000c00
 8009c50:	40001000 	.word	0x40001000
 8009c54:	40001400 	.word	0x40001400
 8009c58:	40013400 	.word	0x40013400
 8009c5c:	40014000 	.word	0x40014000
 8009c60:	40014400 	.word	0x40014400
 8009c64:	40014800 	.word	0x40014800
 8009c68:	0800efd0 	.word	0x0800efd0

08009c6c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b082      	sub	sp, #8
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d101      	bne.n	8009c7e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e0e6      	b.n	8009e4c <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4a74      	ldr	r2, [pc, #464]	@ (8009e54 <HAL_TIM_PWM_Init+0x1e8>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d036      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c90:	d031      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a70      	ldr	r2, [pc, #448]	@ (8009e58 <HAL_TIM_PWM_Init+0x1ec>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d02c      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a6e      	ldr	r2, [pc, #440]	@ (8009e5c <HAL_TIM_PWM_Init+0x1f0>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d027      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	4a6d      	ldr	r2, [pc, #436]	@ (8009e60 <HAL_TIM_PWM_Init+0x1f4>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d022      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a6b      	ldr	r2, [pc, #428]	@ (8009e64 <HAL_TIM_PWM_Init+0x1f8>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d01d      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a6a      	ldr	r2, [pc, #424]	@ (8009e68 <HAL_TIM_PWM_Init+0x1fc>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d018      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a68      	ldr	r2, [pc, #416]	@ (8009e6c <HAL_TIM_PWM_Init+0x200>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d013      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a67      	ldr	r2, [pc, #412]	@ (8009e70 <HAL_TIM_PWM_Init+0x204>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d00e      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a65      	ldr	r2, [pc, #404]	@ (8009e74 <HAL_TIM_PWM_Init+0x208>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d009      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a64      	ldr	r2, [pc, #400]	@ (8009e78 <HAL_TIM_PWM_Init+0x20c>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d004      	beq.n	8009cf6 <HAL_TIM_PWM_Init+0x8a>
 8009cec:	f240 5133 	movw	r1, #1331	@ 0x533
 8009cf0:	4862      	ldr	r0, [pc, #392]	@ (8009e7c <HAL_TIM_PWM_Init+0x210>)
 8009cf2:	f7fa fba3 	bl	800443c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	689b      	ldr	r3, [r3, #8]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d014      	beq.n	8009d28 <HAL_TIM_PWM_Init+0xbc>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	689b      	ldr	r3, [r3, #8]
 8009d02:	2b10      	cmp	r3, #16
 8009d04:	d010      	beq.n	8009d28 <HAL_TIM_PWM_Init+0xbc>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	689b      	ldr	r3, [r3, #8]
 8009d0a:	2b20      	cmp	r3, #32
 8009d0c:	d00c      	beq.n	8009d28 <HAL_TIM_PWM_Init+0xbc>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	689b      	ldr	r3, [r3, #8]
 8009d12:	2b40      	cmp	r3, #64	@ 0x40
 8009d14:	d008      	beq.n	8009d28 <HAL_TIM_PWM_Init+0xbc>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	689b      	ldr	r3, [r3, #8]
 8009d1a:	2b60      	cmp	r3, #96	@ 0x60
 8009d1c:	d004      	beq.n	8009d28 <HAL_TIM_PWM_Init+0xbc>
 8009d1e:	f240 5134 	movw	r1, #1332	@ 0x534
 8009d22:	4856      	ldr	r0, [pc, #344]	@ (8009e7c <HAL_TIM_PWM_Init+0x210>)
 8009d24:	f7fa fb8a 	bl	800443c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	691b      	ldr	r3, [r3, #16]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d00e      	beq.n	8009d4e <HAL_TIM_PWM_Init+0xe2>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	691b      	ldr	r3, [r3, #16]
 8009d34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d38:	d009      	beq.n	8009d4e <HAL_TIM_PWM_Init+0xe2>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	691b      	ldr	r3, [r3, #16]
 8009d3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d42:	d004      	beq.n	8009d4e <HAL_TIM_PWM_Init+0xe2>
 8009d44:	f240 5135 	movw	r1, #1333	@ 0x535
 8009d48:	484c      	ldr	r0, [pc, #304]	@ (8009e7c <HAL_TIM_PWM_Init+0x210>)
 8009d4a:	f7fa fb77 	bl	800443c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d56:	d004      	beq.n	8009d62 <HAL_TIM_PWM_Init+0xf6>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4a40      	ldr	r2, [pc, #256]	@ (8009e60 <HAL_TIM_PWM_Init+0x1f4>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d107      	bne.n	8009d72 <HAL_TIM_PWM_Init+0x106>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	68db      	ldr	r3, [r3, #12]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	bf14      	ite	ne
 8009d6a:	2301      	movne	r3, #1
 8009d6c:	2300      	moveq	r3, #0
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	e00e      	b.n	8009d90 <HAL_TIM_PWM_Init+0x124>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	68db      	ldr	r3, [r3, #12]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d006      	beq.n	8009d88 <HAL_TIM_PWM_Init+0x11c>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	68db      	ldr	r3, [r3, #12]
 8009d7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d82:	d201      	bcs.n	8009d88 <HAL_TIM_PWM_Init+0x11c>
 8009d84:	2301      	movs	r3, #1
 8009d86:	e000      	b.n	8009d8a <HAL_TIM_PWM_Init+0x11e>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	f003 0301 	and.w	r3, r3, #1
 8009d8e:	b2db      	uxtb	r3, r3
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d104      	bne.n	8009d9e <HAL_TIM_PWM_Init+0x132>
 8009d94:	f240 5136 	movw	r1, #1334	@ 0x536
 8009d98:	4838      	ldr	r0, [pc, #224]	@ (8009e7c <HAL_TIM_PWM_Init+0x210>)
 8009d9a:	f7fa fb4f 	bl	800443c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	699b      	ldr	r3, [r3, #24]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d008      	beq.n	8009db8 <HAL_TIM_PWM_Init+0x14c>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	699b      	ldr	r3, [r3, #24]
 8009daa:	2b80      	cmp	r3, #128	@ 0x80
 8009dac:	d004      	beq.n	8009db8 <HAL_TIM_PWM_Init+0x14c>
 8009dae:	f240 5137 	movw	r1, #1335	@ 0x537
 8009db2:	4832      	ldr	r0, [pc, #200]	@ (8009e7c <HAL_TIM_PWM_Init+0x210>)
 8009db4:	f7fa fb42 	bl	800443c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009dbe:	b2db      	uxtb	r3, r3
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d106      	bne.n	8009dd2 <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f000 f857 	bl	8009e80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2202      	movs	r2, #2
 8009dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	3304      	adds	r3, #4
 8009de2:	4619      	mov	r1, r3
 8009de4:	4610      	mov	r0, r2
 8009de6:	f001 fd05 	bl	800b7f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2201      	movs	r2, #1
 8009dee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2201      	movs	r2, #1
 8009df6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2201      	movs	r2, #1
 8009e06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2201      	movs	r2, #1
 8009e16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2201      	movs	r2, #1
 8009e26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2201      	movs	r2, #1
 8009e36:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2201      	movs	r2, #1
 8009e46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3708      	adds	r7, #8
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	40012c00 	.word	0x40012c00
 8009e58:	40000400 	.word	0x40000400
 8009e5c:	40000800 	.word	0x40000800
 8009e60:	40000c00 	.word	0x40000c00
 8009e64:	40001000 	.word	0x40001000
 8009e68:	40001400 	.word	0x40001400
 8009e6c:	40013400 	.word	0x40013400
 8009e70:	40014000 	.word	0x40014000
 8009e74:	40014400 	.word	0x40014400
 8009e78:	40014800 	.word	0x40014800
 8009e7c:	0800efd0 	.word	0x0800efd0

08009e80 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b083      	sub	sp, #12
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009e88:	bf00      	nop
 8009e8a:	370c      	adds	r7, #12
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr

08009e94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4a85      	ldr	r2, [pc, #532]	@ (800a0b8 <HAL_TIM_PWM_Start+0x224>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d115      	bne.n	8009ed4 <HAL_TIM_PWM_Start+0x40>
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	f000 808d 	beq.w	8009fca <HAL_TIM_PWM_Start+0x136>
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	2b04      	cmp	r3, #4
 8009eb4:	f000 8089 	beq.w	8009fca <HAL_TIM_PWM_Start+0x136>
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	2b08      	cmp	r3, #8
 8009ebc:	f000 8085 	beq.w	8009fca <HAL_TIM_PWM_Start+0x136>
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	2b0c      	cmp	r3, #12
 8009ec4:	f000 8081 	beq.w	8009fca <HAL_TIM_PWM_Start+0x136>
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	2b10      	cmp	r3, #16
 8009ecc:	d07d      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	2b14      	cmp	r3, #20
 8009ed2:	d07a      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009edc:	d10b      	bne.n	8009ef6 <HAL_TIM_PWM_Start+0x62>
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d072      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	2b04      	cmp	r3, #4
 8009ee8:	d06f      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	2b08      	cmp	r3, #8
 8009eee:	d06c      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	2b0c      	cmp	r3, #12
 8009ef4:	d069      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	4a70      	ldr	r2, [pc, #448]	@ (800a0bc <HAL_TIM_PWM_Start+0x228>)
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d10b      	bne.n	8009f18 <HAL_TIM_PWM_Start+0x84>
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d061      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	2b04      	cmp	r3, #4
 8009f0a:	d05e      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	2b08      	cmp	r3, #8
 8009f10:	d05b      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	2b0c      	cmp	r3, #12
 8009f16:	d058      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4a68      	ldr	r2, [pc, #416]	@ (800a0c0 <HAL_TIM_PWM_Start+0x22c>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d10b      	bne.n	8009f3a <HAL_TIM_PWM_Start+0xa6>
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d050      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	2b04      	cmp	r3, #4
 8009f2c:	d04d      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	2b08      	cmp	r3, #8
 8009f32:	d04a      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	2b0c      	cmp	r3, #12
 8009f38:	d047      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	4a61      	ldr	r2, [pc, #388]	@ (800a0c4 <HAL_TIM_PWM_Start+0x230>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d10b      	bne.n	8009f5c <HAL_TIM_PWM_Start+0xc8>
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d03f      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	2b04      	cmp	r3, #4
 8009f4e:	d03c      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	2b08      	cmp	r3, #8
 8009f54:	d039      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	2b0c      	cmp	r3, #12
 8009f5a:	d036      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	4a59      	ldr	r2, [pc, #356]	@ (800a0c8 <HAL_TIM_PWM_Start+0x234>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d111      	bne.n	8009f8a <HAL_TIM_PWM_Start+0xf6>
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d02e      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	2b04      	cmp	r3, #4
 8009f70:	d02b      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	2b08      	cmp	r3, #8
 8009f76:	d028      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	2b0c      	cmp	r3, #12
 8009f7c:	d025      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	2b10      	cmp	r3, #16
 8009f82:	d022      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	2b14      	cmp	r3, #20
 8009f88:	d01f      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4a4f      	ldr	r2, [pc, #316]	@ (800a0cc <HAL_TIM_PWM_Start+0x238>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d105      	bne.n	8009fa0 <HAL_TIM_PWM_Start+0x10c>
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d017      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	2b04      	cmp	r3, #4
 8009f9e:	d014      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a4a      	ldr	r2, [pc, #296]	@ (800a0d0 <HAL_TIM_PWM_Start+0x23c>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d102      	bne.n	8009fb0 <HAL_TIM_PWM_Start+0x11c>
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d00c      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a47      	ldr	r2, [pc, #284]	@ (800a0d4 <HAL_TIM_PWM_Start+0x240>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d102      	bne.n	8009fc0 <HAL_TIM_PWM_Start+0x12c>
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d004      	beq.n	8009fca <HAL_TIM_PWM_Start+0x136>
 8009fc0:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 8009fc4:	4844      	ldr	r0, [pc, #272]	@ (800a0d8 <HAL_TIM_PWM_Start+0x244>)
 8009fc6:	f7fa fa39 	bl	800443c <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d109      	bne.n	8009fe4 <HAL_TIM_PWM_Start+0x150>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	bf14      	ite	ne
 8009fdc:	2301      	movne	r3, #1
 8009fde:	2300      	moveq	r3, #0
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	e03c      	b.n	800a05e <HAL_TIM_PWM_Start+0x1ca>
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	2b04      	cmp	r3, #4
 8009fe8:	d109      	bne.n	8009ffe <HAL_TIM_PWM_Start+0x16a>
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	2b01      	cmp	r3, #1
 8009ff4:	bf14      	ite	ne
 8009ff6:	2301      	movne	r3, #1
 8009ff8:	2300      	moveq	r3, #0
 8009ffa:	b2db      	uxtb	r3, r3
 8009ffc:	e02f      	b.n	800a05e <HAL_TIM_PWM_Start+0x1ca>
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	2b08      	cmp	r3, #8
 800a002:	d109      	bne.n	800a018 <HAL_TIM_PWM_Start+0x184>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a00a:	b2db      	uxtb	r3, r3
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	bf14      	ite	ne
 800a010:	2301      	movne	r3, #1
 800a012:	2300      	moveq	r3, #0
 800a014:	b2db      	uxtb	r3, r3
 800a016:	e022      	b.n	800a05e <HAL_TIM_PWM_Start+0x1ca>
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	2b0c      	cmp	r3, #12
 800a01c:	d109      	bne.n	800a032 <HAL_TIM_PWM_Start+0x19e>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a024:	b2db      	uxtb	r3, r3
 800a026:	2b01      	cmp	r3, #1
 800a028:	bf14      	ite	ne
 800a02a:	2301      	movne	r3, #1
 800a02c:	2300      	moveq	r3, #0
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	e015      	b.n	800a05e <HAL_TIM_PWM_Start+0x1ca>
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	2b10      	cmp	r3, #16
 800a036:	d109      	bne.n	800a04c <HAL_TIM_PWM_Start+0x1b8>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a03e:	b2db      	uxtb	r3, r3
 800a040:	2b01      	cmp	r3, #1
 800a042:	bf14      	ite	ne
 800a044:	2301      	movne	r3, #1
 800a046:	2300      	moveq	r3, #0
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	e008      	b.n	800a05e <HAL_TIM_PWM_Start+0x1ca>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a052:	b2db      	uxtb	r3, r3
 800a054:	2b01      	cmp	r3, #1
 800a056:	bf14      	ite	ne
 800a058:	2301      	movne	r3, #1
 800a05a:	2300      	moveq	r3, #0
 800a05c:	b2db      	uxtb	r3, r3
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d001      	beq.n	800a066 <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800a062:	2301      	movs	r3, #1
 800a064:	e0af      	b.n	800a1c6 <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d104      	bne.n	800a076 <HAL_TIM_PWM_Start+0x1e2>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2202      	movs	r2, #2
 800a070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a074:	e036      	b.n	800a0e4 <HAL_TIM_PWM_Start+0x250>
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	2b04      	cmp	r3, #4
 800a07a:	d104      	bne.n	800a086 <HAL_TIM_PWM_Start+0x1f2>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2202      	movs	r2, #2
 800a080:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a084:	e02e      	b.n	800a0e4 <HAL_TIM_PWM_Start+0x250>
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	2b08      	cmp	r3, #8
 800a08a:	d104      	bne.n	800a096 <HAL_TIM_PWM_Start+0x202>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2202      	movs	r2, #2
 800a090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a094:	e026      	b.n	800a0e4 <HAL_TIM_PWM_Start+0x250>
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	2b0c      	cmp	r3, #12
 800a09a:	d104      	bne.n	800a0a6 <HAL_TIM_PWM_Start+0x212>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2202      	movs	r2, #2
 800a0a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a0a4:	e01e      	b.n	800a0e4 <HAL_TIM_PWM_Start+0x250>
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	2b10      	cmp	r3, #16
 800a0aa:	d117      	bne.n	800a0dc <HAL_TIM_PWM_Start+0x248>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2202      	movs	r2, #2
 800a0b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a0b4:	e016      	b.n	800a0e4 <HAL_TIM_PWM_Start+0x250>
 800a0b6:	bf00      	nop
 800a0b8:	40012c00 	.word	0x40012c00
 800a0bc:	40000400 	.word	0x40000400
 800a0c0:	40000800 	.word	0x40000800
 800a0c4:	40000c00 	.word	0x40000c00
 800a0c8:	40013400 	.word	0x40013400
 800a0cc:	40014000 	.word	0x40014000
 800a0d0:	40014400 	.word	0x40014400
 800a0d4:	40014800 	.word	0x40014800
 800a0d8:	0800efd0 	.word	0x0800efd0
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2202      	movs	r2, #2
 800a0e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	6839      	ldr	r1, [r7, #0]
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f002 f821 	bl	800c134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4a36      	ldr	r2, [pc, #216]	@ (800a1d0 <HAL_TIM_PWM_Start+0x33c>)
 800a0f8:	4293      	cmp	r3, r2
 800a0fa:	d013      	beq.n	800a124 <HAL_TIM_PWM_Start+0x290>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4a34      	ldr	r2, [pc, #208]	@ (800a1d4 <HAL_TIM_PWM_Start+0x340>)
 800a102:	4293      	cmp	r3, r2
 800a104:	d00e      	beq.n	800a124 <HAL_TIM_PWM_Start+0x290>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4a33      	ldr	r2, [pc, #204]	@ (800a1d8 <HAL_TIM_PWM_Start+0x344>)
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d009      	beq.n	800a124 <HAL_TIM_PWM_Start+0x290>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4a31      	ldr	r2, [pc, #196]	@ (800a1dc <HAL_TIM_PWM_Start+0x348>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d004      	beq.n	800a124 <HAL_TIM_PWM_Start+0x290>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a30      	ldr	r2, [pc, #192]	@ (800a1e0 <HAL_TIM_PWM_Start+0x34c>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d101      	bne.n	800a128 <HAL_TIM_PWM_Start+0x294>
 800a124:	2301      	movs	r3, #1
 800a126:	e000      	b.n	800a12a <HAL_TIM_PWM_Start+0x296>
 800a128:	2300      	movs	r3, #0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d007      	beq.n	800a13e <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a13c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a23      	ldr	r2, [pc, #140]	@ (800a1d0 <HAL_TIM_PWM_Start+0x33c>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d01d      	beq.n	800a184 <HAL_TIM_PWM_Start+0x2f0>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a150:	d018      	beq.n	800a184 <HAL_TIM_PWM_Start+0x2f0>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	4a23      	ldr	r2, [pc, #140]	@ (800a1e4 <HAL_TIM_PWM_Start+0x350>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d013      	beq.n	800a184 <HAL_TIM_PWM_Start+0x2f0>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4a21      	ldr	r2, [pc, #132]	@ (800a1e8 <HAL_TIM_PWM_Start+0x354>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d00e      	beq.n	800a184 <HAL_TIM_PWM_Start+0x2f0>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4a20      	ldr	r2, [pc, #128]	@ (800a1ec <HAL_TIM_PWM_Start+0x358>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d009      	beq.n	800a184 <HAL_TIM_PWM_Start+0x2f0>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	4a17      	ldr	r2, [pc, #92]	@ (800a1d4 <HAL_TIM_PWM_Start+0x340>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d004      	beq.n	800a184 <HAL_TIM_PWM_Start+0x2f0>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4a16      	ldr	r2, [pc, #88]	@ (800a1d8 <HAL_TIM_PWM_Start+0x344>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d115      	bne.n	800a1b0 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	689a      	ldr	r2, [r3, #8]
 800a18a:	4b19      	ldr	r3, [pc, #100]	@ (800a1f0 <HAL_TIM_PWM_Start+0x35c>)
 800a18c:	4013      	ands	r3, r2
 800a18e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	2b06      	cmp	r3, #6
 800a194:	d015      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x32e>
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a19c:	d011      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	681a      	ldr	r2, [r3, #0]
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f042 0201 	orr.w	r2, r2, #1
 800a1ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1ae:	e008      	b.n	800a1c2 <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	681a      	ldr	r2, [r3, #0]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f042 0201 	orr.w	r2, r2, #1
 800a1be:	601a      	str	r2, [r3, #0]
 800a1c0:	e000      	b.n	800a1c4 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a1c4:	2300      	movs	r3, #0
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	40012c00 	.word	0x40012c00
 800a1d4:	40013400 	.word	0x40013400
 800a1d8:	40014000 	.word	0x40014000
 800a1dc:	40014400 	.word	0x40014400
 800a1e0:	40014800 	.word	0x40014800
 800a1e4:	40000400 	.word	0x40000400
 800a1e8:	40000800 	.word	0x40000800
 800a1ec:	40000c00 	.word	0x40000c00
 800a1f0:	00010007 	.word	0x00010007

0800a1f4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b082      	sub	sp, #8
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
 800a1fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	4a8d      	ldr	r2, [pc, #564]	@ (800a438 <HAL_TIM_PWM_Stop+0x244>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d115      	bne.n	800a234 <HAL_TIM_PWM_Stop+0x40>
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	f000 808d 	beq.w	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	2b04      	cmp	r3, #4
 800a214:	f000 8089 	beq.w	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	2b08      	cmp	r3, #8
 800a21c:	f000 8085 	beq.w	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	2b0c      	cmp	r3, #12
 800a224:	f000 8081 	beq.w	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	2b10      	cmp	r3, #16
 800a22c:	d07d      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	2b14      	cmp	r3, #20
 800a232:	d07a      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a23c:	d10b      	bne.n	800a256 <HAL_TIM_PWM_Stop+0x62>
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d072      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	2b04      	cmp	r3, #4
 800a248:	d06f      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	2b08      	cmp	r3, #8
 800a24e:	d06c      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	2b0c      	cmp	r3, #12
 800a254:	d069      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	4a78      	ldr	r2, [pc, #480]	@ (800a43c <HAL_TIM_PWM_Stop+0x248>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d10b      	bne.n	800a278 <HAL_TIM_PWM_Stop+0x84>
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d061      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	2b04      	cmp	r3, #4
 800a26a:	d05e      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	2b08      	cmp	r3, #8
 800a270:	d05b      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	2b0c      	cmp	r3, #12
 800a276:	d058      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4a70      	ldr	r2, [pc, #448]	@ (800a440 <HAL_TIM_PWM_Stop+0x24c>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d10b      	bne.n	800a29a <HAL_TIM_PWM_Stop+0xa6>
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d050      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	2b04      	cmp	r3, #4
 800a28c:	d04d      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	2b08      	cmp	r3, #8
 800a292:	d04a      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	2b0c      	cmp	r3, #12
 800a298:	d047      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	4a69      	ldr	r2, [pc, #420]	@ (800a444 <HAL_TIM_PWM_Stop+0x250>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d10b      	bne.n	800a2bc <HAL_TIM_PWM_Stop+0xc8>
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d03f      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	2b04      	cmp	r3, #4
 800a2ae:	d03c      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	2b08      	cmp	r3, #8
 800a2b4:	d039      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	2b0c      	cmp	r3, #12
 800a2ba:	d036      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4a61      	ldr	r2, [pc, #388]	@ (800a448 <HAL_TIM_PWM_Stop+0x254>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d111      	bne.n	800a2ea <HAL_TIM_PWM_Stop+0xf6>
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d02e      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	2b04      	cmp	r3, #4
 800a2d0:	d02b      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	2b08      	cmp	r3, #8
 800a2d6:	d028      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	2b0c      	cmp	r3, #12
 800a2dc:	d025      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	2b10      	cmp	r3, #16
 800a2e2:	d022      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	2b14      	cmp	r3, #20
 800a2e8:	d01f      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a57      	ldr	r2, [pc, #348]	@ (800a44c <HAL_TIM_PWM_Stop+0x258>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d105      	bne.n	800a300 <HAL_TIM_PWM_Stop+0x10c>
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d017      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	2b04      	cmp	r3, #4
 800a2fe:	d014      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a52      	ldr	r2, [pc, #328]	@ (800a450 <HAL_TIM_PWM_Stop+0x25c>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d102      	bne.n	800a310 <HAL_TIM_PWM_Stop+0x11c>
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d00c      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a4f      	ldr	r2, [pc, #316]	@ (800a454 <HAL_TIM_PWM_Stop+0x260>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d102      	bne.n	800a320 <HAL_TIM_PWM_Stop+0x12c>
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d004      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x136>
 800a320:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800a324:	484c      	ldr	r0, [pc, #304]	@ (800a458 <HAL_TIM_PWM_Stop+0x264>)
 800a326:	f7fa f889 	bl	800443c <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	2200      	movs	r2, #0
 800a330:	6839      	ldr	r1, [r7, #0]
 800a332:	4618      	mov	r0, r3
 800a334:	f001 fefe 	bl	800c134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4a3e      	ldr	r2, [pc, #248]	@ (800a438 <HAL_TIM_PWM_Stop+0x244>)
 800a33e:	4293      	cmp	r3, r2
 800a340:	d013      	beq.n	800a36a <HAL_TIM_PWM_Stop+0x176>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a40      	ldr	r2, [pc, #256]	@ (800a448 <HAL_TIM_PWM_Stop+0x254>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d00e      	beq.n	800a36a <HAL_TIM_PWM_Stop+0x176>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a3e      	ldr	r2, [pc, #248]	@ (800a44c <HAL_TIM_PWM_Stop+0x258>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d009      	beq.n	800a36a <HAL_TIM_PWM_Stop+0x176>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4a3d      	ldr	r2, [pc, #244]	@ (800a450 <HAL_TIM_PWM_Stop+0x25c>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d004      	beq.n	800a36a <HAL_TIM_PWM_Stop+0x176>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a3b      	ldr	r2, [pc, #236]	@ (800a454 <HAL_TIM_PWM_Stop+0x260>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d101      	bne.n	800a36e <HAL_TIM_PWM_Stop+0x17a>
 800a36a:	2301      	movs	r3, #1
 800a36c:	e000      	b.n	800a370 <HAL_TIM_PWM_Stop+0x17c>
 800a36e:	2300      	movs	r3, #0
 800a370:	2b00      	cmp	r3, #0
 800a372:	d017      	beq.n	800a3a4 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	6a1a      	ldr	r2, [r3, #32]
 800a37a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a37e:	4013      	ands	r3, r2
 800a380:	2b00      	cmp	r3, #0
 800a382:	d10f      	bne.n	800a3a4 <HAL_TIM_PWM_Stop+0x1b0>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	6a1a      	ldr	r2, [r3, #32]
 800a38a:	f240 4344 	movw	r3, #1092	@ 0x444
 800a38e:	4013      	ands	r3, r2
 800a390:	2b00      	cmp	r3, #0
 800a392:	d107      	bne.n	800a3a4 <HAL_TIM_PWM_Stop+0x1b0>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a3a2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	6a1a      	ldr	r2, [r3, #32]
 800a3aa:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a3ae:	4013      	ands	r3, r2
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d10f      	bne.n	800a3d4 <HAL_TIM_PWM_Stop+0x1e0>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	6a1a      	ldr	r2, [r3, #32]
 800a3ba:	f240 4344 	movw	r3, #1092	@ 0x444
 800a3be:	4013      	ands	r3, r2
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d107      	bne.n	800a3d4 <HAL_TIM_PWM_Stop+0x1e0>
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	681a      	ldr	r2, [r3, #0]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f022 0201 	bic.w	r2, r2, #1
 800a3d2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d104      	bne.n	800a3e4 <HAL_TIM_PWM_Stop+0x1f0>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2201      	movs	r2, #1
 800a3de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a3e2:	e023      	b.n	800a42c <HAL_TIM_PWM_Stop+0x238>
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	2b04      	cmp	r3, #4
 800a3e8:	d104      	bne.n	800a3f4 <HAL_TIM_PWM_Stop+0x200>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a3f2:	e01b      	b.n	800a42c <HAL_TIM_PWM_Stop+0x238>
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	2b08      	cmp	r3, #8
 800a3f8:	d104      	bne.n	800a404 <HAL_TIM_PWM_Stop+0x210>
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2201      	movs	r2, #1
 800a3fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a402:	e013      	b.n	800a42c <HAL_TIM_PWM_Stop+0x238>
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	2b0c      	cmp	r3, #12
 800a408:	d104      	bne.n	800a414 <HAL_TIM_PWM_Stop+0x220>
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2201      	movs	r2, #1
 800a40e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a412:	e00b      	b.n	800a42c <HAL_TIM_PWM_Stop+0x238>
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	2b10      	cmp	r3, #16
 800a418:	d104      	bne.n	800a424 <HAL_TIM_PWM_Stop+0x230>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2201      	movs	r2, #1
 800a41e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a422:	e003      	b.n	800a42c <HAL_TIM_PWM_Stop+0x238>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2201      	movs	r2, #1
 800a428:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800a42c:	2300      	movs	r3, #0
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3708      	adds	r7, #8
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}
 800a436:	bf00      	nop
 800a438:	40012c00 	.word	0x40012c00
 800a43c:	40000400 	.word	0x40000400
 800a440:	40000800 	.word	0x40000800
 800a444:	40000c00 	.word	0x40000c00
 800a448:	40013400 	.word	0x40013400
 800a44c:	40014000 	.word	0x40014000
 800a450:	40014400 	.word	0x40014400
 800a454:	40014800 	.word	0x40014800
 800a458:	0800efd0 	.word	0x0800efd0

0800a45c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b086      	sub	sp, #24
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d101      	bne.n	800a470 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a46c:	2301      	movs	r3, #1
 800a46e:	e1b0      	b.n	800a7d2 <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a7f      	ldr	r2, [pc, #508]	@ (800a674 <HAL_TIM_Encoder_Init+0x218>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d01d      	beq.n	800a4b6 <HAL_TIM_Encoder_Init+0x5a>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a482:	d018      	beq.n	800a4b6 <HAL_TIM_Encoder_Init+0x5a>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a7b      	ldr	r2, [pc, #492]	@ (800a678 <HAL_TIM_Encoder_Init+0x21c>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d013      	beq.n	800a4b6 <HAL_TIM_Encoder_Init+0x5a>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a7a      	ldr	r2, [pc, #488]	@ (800a67c <HAL_TIM_Encoder_Init+0x220>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d00e      	beq.n	800a4b6 <HAL_TIM_Encoder_Init+0x5a>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4a78      	ldr	r2, [pc, #480]	@ (800a680 <HAL_TIM_Encoder_Init+0x224>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d009      	beq.n	800a4b6 <HAL_TIM_Encoder_Init+0x5a>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4a77      	ldr	r2, [pc, #476]	@ (800a684 <HAL_TIM_Encoder_Init+0x228>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d004      	beq.n	800a4b6 <HAL_TIM_Encoder_Init+0x5a>
 800a4ac:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800a4b0:	4875      	ldr	r0, [pc, #468]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a4b2:	f7f9 ffc3 	bl	800443c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d014      	beq.n	800a4e8 <HAL_TIM_Encoder_Init+0x8c>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	689b      	ldr	r3, [r3, #8]
 800a4c2:	2b10      	cmp	r3, #16
 800a4c4:	d010      	beq.n	800a4e8 <HAL_TIM_Encoder_Init+0x8c>
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	2b20      	cmp	r3, #32
 800a4cc:	d00c      	beq.n	800a4e8 <HAL_TIM_Encoder_Init+0x8c>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	2b40      	cmp	r3, #64	@ 0x40
 800a4d4:	d008      	beq.n	800a4e8 <HAL_TIM_Encoder_Init+0x8c>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	689b      	ldr	r3, [r3, #8]
 800a4da:	2b60      	cmp	r3, #96	@ 0x60
 800a4dc:	d004      	beq.n	800a4e8 <HAL_TIM_Encoder_Init+0x8c>
 800a4de:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800a4e2:	4869      	ldr	r0, [pc, #420]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a4e4:	f7f9 ffaa 	bl	800443c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	691b      	ldr	r3, [r3, #16]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d00e      	beq.n	800a50e <HAL_TIM_Encoder_Init+0xb2>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	691b      	ldr	r3, [r3, #16]
 800a4f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a4f8:	d009      	beq.n	800a50e <HAL_TIM_Encoder_Init+0xb2>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	691b      	ldr	r3, [r3, #16]
 800a4fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a502:	d004      	beq.n	800a50e <HAL_TIM_Encoder_Init+0xb2>
 800a504:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800a508:	485f      	ldr	r0, [pc, #380]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a50a:	f7f9 ff97 	bl	800443c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	699b      	ldr	r3, [r3, #24]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d008      	beq.n	800a528 <HAL_TIM_Encoder_Init+0xcc>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	699b      	ldr	r3, [r3, #24]
 800a51a:	2b80      	cmp	r3, #128	@ 0x80
 800a51c:	d004      	beq.n	800a528 <HAL_TIM_Encoder_Init+0xcc>
 800a51e:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800a522:	4859      	ldr	r0, [pc, #356]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a524:	f7f9 ff8a 	bl	800443c <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d00c      	beq.n	800a54a <HAL_TIM_Encoder_Init+0xee>
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	2b02      	cmp	r3, #2
 800a536:	d008      	beq.n	800a54a <HAL_TIM_Encoder_Init+0xee>
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	2b03      	cmp	r3, #3
 800a53e:	d004      	beq.n	800a54a <HAL_TIM_Encoder_Init+0xee>
 800a540:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800a544:	4850      	ldr	r0, [pc, #320]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a546:	f7f9 ff79 	bl	800443c <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	689b      	ldr	r3, [r3, #8]
 800a54e:	2b01      	cmp	r3, #1
 800a550:	d00c      	beq.n	800a56c <HAL_TIM_Encoder_Init+0x110>
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	2b02      	cmp	r3, #2
 800a558:	d008      	beq.n	800a56c <HAL_TIM_Encoder_Init+0x110>
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	689b      	ldr	r3, [r3, #8]
 800a55e:	2b03      	cmp	r3, #3
 800a560:	d004      	beq.n	800a56c <HAL_TIM_Encoder_Init+0x110>
 800a562:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800a566:	4848      	ldr	r0, [pc, #288]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a568:	f7f9 ff68 	bl	800443c <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	699b      	ldr	r3, [r3, #24]
 800a570:	2b01      	cmp	r3, #1
 800a572:	d00c      	beq.n	800a58e <HAL_TIM_Encoder_Init+0x132>
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	699b      	ldr	r3, [r3, #24]
 800a578:	2b02      	cmp	r3, #2
 800a57a:	d008      	beq.n	800a58e <HAL_TIM_Encoder_Init+0x132>
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	699b      	ldr	r3, [r3, #24]
 800a580:	2b03      	cmp	r3, #3
 800a582:	d004      	beq.n	800a58e <HAL_TIM_Encoder_Init+0x132>
 800a584:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800a588:	483f      	ldr	r0, [pc, #252]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a58a:	f7f9 ff57 	bl	800443c <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	685b      	ldr	r3, [r3, #4]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d008      	beq.n	800a5a8 <HAL_TIM_Encoder_Init+0x14c>
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	685b      	ldr	r3, [r3, #4]
 800a59a:	2b02      	cmp	r3, #2
 800a59c:	d004      	beq.n	800a5a8 <HAL_TIM_Encoder_Init+0x14c>
 800a59e:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800a5a2:	4839      	ldr	r0, [pc, #228]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a5a4:	f7f9 ff4a 	bl	800443c <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	695b      	ldr	r3, [r3, #20]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d008      	beq.n	800a5c2 <HAL_TIM_Encoder_Init+0x166>
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	695b      	ldr	r3, [r3, #20]
 800a5b4:	2b02      	cmp	r3, #2
 800a5b6:	d004      	beq.n	800a5c2 <HAL_TIM_Encoder_Init+0x166>
 800a5b8:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800a5bc:	4832      	ldr	r0, [pc, #200]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a5be:	f7f9 ff3d 	bl	800443c <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	68db      	ldr	r3, [r3, #12]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d010      	beq.n	800a5ec <HAL_TIM_Encoder_Init+0x190>
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	68db      	ldr	r3, [r3, #12]
 800a5ce:	2b04      	cmp	r3, #4
 800a5d0:	d00c      	beq.n	800a5ec <HAL_TIM_Encoder_Init+0x190>
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	68db      	ldr	r3, [r3, #12]
 800a5d6:	2b08      	cmp	r3, #8
 800a5d8:	d008      	beq.n	800a5ec <HAL_TIM_Encoder_Init+0x190>
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	2b0c      	cmp	r3, #12
 800a5e0:	d004      	beq.n	800a5ec <HAL_TIM_Encoder_Init+0x190>
 800a5e2:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800a5e6:	4828      	ldr	r0, [pc, #160]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a5e8:	f7f9 ff28 	bl	800443c <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	69db      	ldr	r3, [r3, #28]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d010      	beq.n	800a616 <HAL_TIM_Encoder_Init+0x1ba>
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	69db      	ldr	r3, [r3, #28]
 800a5f8:	2b04      	cmp	r3, #4
 800a5fa:	d00c      	beq.n	800a616 <HAL_TIM_Encoder_Init+0x1ba>
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	69db      	ldr	r3, [r3, #28]
 800a600:	2b08      	cmp	r3, #8
 800a602:	d008      	beq.n	800a616 <HAL_TIM_Encoder_Init+0x1ba>
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	69db      	ldr	r3, [r3, #28]
 800a608:	2b0c      	cmp	r3, #12
 800a60a:	d004      	beq.n	800a616 <HAL_TIM_Encoder_Init+0x1ba>
 800a60c:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800a610:	481d      	ldr	r0, [pc, #116]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a612:	f7f9 ff13 	bl	800443c <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	691b      	ldr	r3, [r3, #16]
 800a61a:	2b0f      	cmp	r3, #15
 800a61c:	d904      	bls.n	800a628 <HAL_TIM_Encoder_Init+0x1cc>
 800a61e:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800a622:	4819      	ldr	r0, [pc, #100]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a624:	f7f9 ff0a 	bl	800443c <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	6a1b      	ldr	r3, [r3, #32]
 800a62c:	2b0f      	cmp	r3, #15
 800a62e:	d904      	bls.n	800a63a <HAL_TIM_Encoder_Init+0x1de>
 800a630:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800a634:	4814      	ldr	r0, [pc, #80]	@ (800a688 <HAL_TIM_Encoder_Init+0x22c>)
 800a636:	f7f9 ff01 	bl	800443c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a642:	d004      	beq.n	800a64e <HAL_TIM_Encoder_Init+0x1f2>
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	4a0d      	ldr	r2, [pc, #52]	@ (800a680 <HAL_TIM_Encoder_Init+0x224>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d107      	bne.n	800a65e <HAL_TIM_Encoder_Init+0x202>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	68db      	ldr	r3, [r3, #12]
 800a652:	2b00      	cmp	r3, #0
 800a654:	bf14      	ite	ne
 800a656:	2301      	movne	r3, #1
 800a658:	2300      	moveq	r3, #0
 800a65a:	b2db      	uxtb	r3, r3
 800a65c:	e01a      	b.n	800a694 <HAL_TIM_Encoder_Init+0x238>
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	68db      	ldr	r3, [r3, #12]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d012      	beq.n	800a68c <HAL_TIM_Encoder_Init+0x230>
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	68db      	ldr	r3, [r3, #12]
 800a66a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a66e:	d20d      	bcs.n	800a68c <HAL_TIM_Encoder_Init+0x230>
 800a670:	2301      	movs	r3, #1
 800a672:	e00c      	b.n	800a68e <HAL_TIM_Encoder_Init+0x232>
 800a674:	40012c00 	.word	0x40012c00
 800a678:	40000400 	.word	0x40000400
 800a67c:	40000800 	.word	0x40000800
 800a680:	40000c00 	.word	0x40000c00
 800a684:	40013400 	.word	0x40013400
 800a688:	0800efd0 	.word	0x0800efd0
 800a68c:	2300      	movs	r3, #0
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	b2db      	uxtb	r3, r3
 800a694:	2b00      	cmp	r3, #0
 800a696:	d104      	bne.n	800a6a2 <HAL_TIM_Encoder_Init+0x246>
 800a698:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800a69c:	484f      	ldr	r0, [pc, #316]	@ (800a7dc <HAL_TIM_Encoder_Init+0x380>)
 800a69e:	f7f9 fecd 	bl	800443c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6a8:	b2db      	uxtb	r3, r3
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d106      	bne.n	800a6bc <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f7fa faaa 	bl	8004c10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2202      	movs	r2, #2
 800a6c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	689b      	ldr	r3, [r3, #8]
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	6812      	ldr	r2, [r2, #0]
 800a6ce:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800a6d2:	f023 0307 	bic.w	r3, r3, #7
 800a6d6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681a      	ldr	r2, [r3, #0]
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	3304      	adds	r3, #4
 800a6e0:	4619      	mov	r1, r3
 800a6e2:	4610      	mov	r0, r2
 800a6e4:	f001 f886 	bl	800b7f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	689b      	ldr	r3, [r3, #8]
 800a6ee:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	699b      	ldr	r3, [r3, #24]
 800a6f6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	6a1b      	ldr	r3, [r3, #32]
 800a6fe:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	697a      	ldr	r2, [r7, #20]
 800a706:	4313      	orrs	r3, r2
 800a708:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a710:	f023 0303 	bic.w	r3, r3, #3
 800a714:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	689a      	ldr	r2, [r3, #8]
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	699b      	ldr	r3, [r3, #24]
 800a71e:	021b      	lsls	r3, r3, #8
 800a720:	4313      	orrs	r3, r2
 800a722:	693a      	ldr	r2, [r7, #16]
 800a724:	4313      	orrs	r3, r2
 800a726:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a72e:	f023 030c 	bic.w	r3, r3, #12
 800a732:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a73a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a73e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	68da      	ldr	r2, [r3, #12]
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	69db      	ldr	r3, [r3, #28]
 800a748:	021b      	lsls	r3, r3, #8
 800a74a:	4313      	orrs	r3, r2
 800a74c:	693a      	ldr	r2, [r7, #16]
 800a74e:	4313      	orrs	r3, r2
 800a750:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	691b      	ldr	r3, [r3, #16]
 800a756:	011a      	lsls	r2, r3, #4
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	6a1b      	ldr	r3, [r3, #32]
 800a75c:	031b      	lsls	r3, r3, #12
 800a75e:	4313      	orrs	r3, r2
 800a760:	693a      	ldr	r2, [r7, #16]
 800a762:	4313      	orrs	r3, r2
 800a764:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a76c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a774:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	685a      	ldr	r2, [r3, #4]
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	695b      	ldr	r3, [r3, #20]
 800a77e:	011b      	lsls	r3, r3, #4
 800a780:	4313      	orrs	r3, r2
 800a782:	68fa      	ldr	r2, [r7, #12]
 800a784:	4313      	orrs	r3, r2
 800a786:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	697a      	ldr	r2, [r7, #20]
 800a78e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	693a      	ldr	r2, [r7, #16]
 800a796:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	68fa      	ldr	r2, [r7, #12]
 800a79e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a7d0:	2300      	movs	r3, #0
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3718      	adds	r7, #24
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}
 800a7da:	bf00      	nop
 800a7dc:	0800efd0 	.word	0x0800efd0

0800a7e0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b084      	sub	sp, #16
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a7f0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a7f8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a800:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a808:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	4a4d      	ldr	r2, [pc, #308]	@ (800a944 <HAL_TIM_Encoder_Start+0x164>)
 800a810:	4293      	cmp	r3, r2
 800a812:	d01d      	beq.n	800a850 <HAL_TIM_Encoder_Start+0x70>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a81c:	d018      	beq.n	800a850 <HAL_TIM_Encoder_Start+0x70>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4a49      	ldr	r2, [pc, #292]	@ (800a948 <HAL_TIM_Encoder_Start+0x168>)
 800a824:	4293      	cmp	r3, r2
 800a826:	d013      	beq.n	800a850 <HAL_TIM_Encoder_Start+0x70>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	4a47      	ldr	r2, [pc, #284]	@ (800a94c <HAL_TIM_Encoder_Start+0x16c>)
 800a82e:	4293      	cmp	r3, r2
 800a830:	d00e      	beq.n	800a850 <HAL_TIM_Encoder_Start+0x70>
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4a46      	ldr	r2, [pc, #280]	@ (800a950 <HAL_TIM_Encoder_Start+0x170>)
 800a838:	4293      	cmp	r3, r2
 800a83a:	d009      	beq.n	800a850 <HAL_TIM_Encoder_Start+0x70>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	4a44      	ldr	r2, [pc, #272]	@ (800a954 <HAL_TIM_Encoder_Start+0x174>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d004      	beq.n	800a850 <HAL_TIM_Encoder_Start+0x70>
 800a846:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800a84a:	4843      	ldr	r0, [pc, #268]	@ (800a958 <HAL_TIM_Encoder_Start+0x178>)
 800a84c:	f7f9 fdf6 	bl	800443c <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d110      	bne.n	800a878 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a856:	7bfb      	ldrb	r3, [r7, #15]
 800a858:	2b01      	cmp	r3, #1
 800a85a:	d102      	bne.n	800a862 <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800a85c:	7b7b      	ldrb	r3, [r7, #13]
 800a85e:	2b01      	cmp	r3, #1
 800a860:	d001      	beq.n	800a866 <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800a862:	2301      	movs	r3, #1
 800a864:	e069      	b.n	800a93a <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2202      	movs	r2, #2
 800a86a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2202      	movs	r2, #2
 800a872:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a876:	e031      	b.n	800a8dc <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	2b04      	cmp	r3, #4
 800a87c:	d110      	bne.n	800a8a0 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a87e:	7bbb      	ldrb	r3, [r7, #14]
 800a880:	2b01      	cmp	r3, #1
 800a882:	d102      	bne.n	800a88a <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a884:	7b3b      	ldrb	r3, [r7, #12]
 800a886:	2b01      	cmp	r3, #1
 800a888:	d001      	beq.n	800a88e <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800a88a:	2301      	movs	r3, #1
 800a88c:	e055      	b.n	800a93a <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2202      	movs	r2, #2
 800a892:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2202      	movs	r2, #2
 800a89a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a89e:	e01d      	b.n	800a8dc <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a8a0:	7bfb      	ldrb	r3, [r7, #15]
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d108      	bne.n	800a8b8 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a8a6:	7bbb      	ldrb	r3, [r7, #14]
 800a8a8:	2b01      	cmp	r3, #1
 800a8aa:	d105      	bne.n	800a8b8 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a8ac:	7b7b      	ldrb	r3, [r7, #13]
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d102      	bne.n	800a8b8 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a8b2:	7b3b      	ldrb	r3, [r7, #12]
 800a8b4:	2b01      	cmp	r3, #1
 800a8b6:	d001      	beq.n	800a8bc <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	e03e      	b.n	800a93a <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2202      	movs	r2, #2
 800a8c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2202      	movs	r2, #2
 800a8c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2202      	movs	r2, #2
 800a8d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2202      	movs	r2, #2
 800a8d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d003      	beq.n	800a8ea <HAL_TIM_Encoder_Start+0x10a>
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	2b04      	cmp	r3, #4
 800a8e6:	d008      	beq.n	800a8fa <HAL_TIM_Encoder_Start+0x11a>
 800a8e8:	e00f      	b.n	800a90a <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	2201      	movs	r2, #1
 800a8f0:	2100      	movs	r1, #0
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f001 fc1e 	bl	800c134 <TIM_CCxChannelCmd>
      break;
 800a8f8:	e016      	b.n	800a928 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	2201      	movs	r2, #1
 800a900:	2104      	movs	r1, #4
 800a902:	4618      	mov	r0, r3
 800a904:	f001 fc16 	bl	800c134 <TIM_CCxChannelCmd>
      break;
 800a908:	e00e      	b.n	800a928 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	2201      	movs	r2, #1
 800a910:	2100      	movs	r1, #0
 800a912:	4618      	mov	r0, r3
 800a914:	f001 fc0e 	bl	800c134 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	2201      	movs	r2, #1
 800a91e:	2104      	movs	r1, #4
 800a920:	4618      	mov	r0, r3
 800a922:	f001 fc07 	bl	800c134 <TIM_CCxChannelCmd>
      break;
 800a926:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	681a      	ldr	r2, [r3, #0]
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f042 0201 	orr.w	r2, r2, #1
 800a936:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a938:	2300      	movs	r3, #0
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3710      	adds	r7, #16
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop
 800a944:	40012c00 	.word	0x40012c00
 800a948:	40000400 	.word	0x40000400
 800a94c:	40000800 	.word	0x40000800
 800a950:	40000c00 	.word	0x40000c00
 800a954:	40013400 	.word	0x40013400
 800a958:	0800efd0 	.word	0x0800efd0

0800a95c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b084      	sub	sp, #16
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	68db      	ldr	r3, [r3, #12]
 800a96a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	691b      	ldr	r3, [r3, #16]
 800a972:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	f003 0302 	and.w	r3, r3, #2
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d020      	beq.n	800a9c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	f003 0302 	and.w	r3, r3, #2
 800a984:	2b00      	cmp	r3, #0
 800a986:	d01b      	beq.n	800a9c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f06f 0202 	mvn.w	r2, #2
 800a990:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2201      	movs	r2, #1
 800a996:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	699b      	ldr	r3, [r3, #24]
 800a99e:	f003 0303 	and.w	r3, r3, #3
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d003      	beq.n	800a9ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 ff06 	bl	800b7b8 <HAL_TIM_IC_CaptureCallback>
 800a9ac:	e005      	b.n	800a9ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 fef8 	bl	800b7a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 ff09 	bl	800b7cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	f003 0304 	and.w	r3, r3, #4
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d020      	beq.n	800aa0c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	f003 0304 	and.w	r3, r3, #4
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d01b      	beq.n	800aa0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f06f 0204 	mvn.w	r2, #4
 800a9dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2202      	movs	r2, #2
 800a9e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	699b      	ldr	r3, [r3, #24]
 800a9ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d003      	beq.n	800a9fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 fee0 	bl	800b7b8 <HAL_TIM_IC_CaptureCallback>
 800a9f8:	e005      	b.n	800aa06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 fed2 	bl	800b7a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 fee3 	bl	800b7cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	f003 0308 	and.w	r3, r3, #8
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d020      	beq.n	800aa58 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	f003 0308 	and.w	r3, r3, #8
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d01b      	beq.n	800aa58 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f06f 0208 	mvn.w	r2, #8
 800aa28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2204      	movs	r2, #4
 800aa2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	69db      	ldr	r3, [r3, #28]
 800aa36:	f003 0303 	and.w	r3, r3, #3
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d003      	beq.n	800aa46 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 feba 	bl	800b7b8 <HAL_TIM_IC_CaptureCallback>
 800aa44:	e005      	b.n	800aa52 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 feac 	bl	800b7a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	f000 febd 	bl	800b7cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	f003 0310 	and.w	r3, r3, #16
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d020      	beq.n	800aaa4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f003 0310 	and.w	r3, r3, #16
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d01b      	beq.n	800aaa4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f06f 0210 	mvn.w	r2, #16
 800aa74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2208      	movs	r2, #8
 800aa7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	69db      	ldr	r3, [r3, #28]
 800aa82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d003      	beq.n	800aa92 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 fe94 	bl	800b7b8 <HAL_TIM_IC_CaptureCallback>
 800aa90:	e005      	b.n	800aa9e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 fe86 	bl	800b7a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 fe97 	bl	800b7cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	f003 0301 	and.w	r3, r3, #1
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d00c      	beq.n	800aac8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	f003 0301 	and.w	r3, r3, #1
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d007      	beq.n	800aac8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f06f 0201 	mvn.w	r2, #1
 800aac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f7f8 fd48 	bl	8003558 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d104      	bne.n	800aadc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d00c      	beq.n	800aaf6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d007      	beq.n	800aaf6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800aaee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f001 fe2f 	bl	800c754 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d00c      	beq.n	800ab1a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d007      	beq.n	800ab1a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ab12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f001 fe27 	bl	800c768 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d00c      	beq.n	800ab3e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d007      	beq.n	800ab3e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ab36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f000 fe51 	bl	800b7e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	f003 0320 	and.w	r3, r3, #32
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d00c      	beq.n	800ab62 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	f003 0320 	and.w	r3, r3, #32
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d007      	beq.n	800ab62 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f06f 0220 	mvn.w	r2, #32
 800ab5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f001 fdef 	bl	800c740 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ab62:	bf00      	nop
 800ab64:	3710      	adds	r7, #16
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}
	...

0800ab6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b086      	sub	sp, #24
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	60b9      	str	r1, [r7, #8]
 800ab76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d016      	beq.n	800abb0 <HAL_TIM_PWM_ConfigChannel+0x44>
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2b04      	cmp	r3, #4
 800ab86:	d013      	beq.n	800abb0 <HAL_TIM_PWM_ConfigChannel+0x44>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2b08      	cmp	r3, #8
 800ab8c:	d010      	beq.n	800abb0 <HAL_TIM_PWM_ConfigChannel+0x44>
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2b0c      	cmp	r3, #12
 800ab92:	d00d      	beq.n	800abb0 <HAL_TIM_PWM_ConfigChannel+0x44>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2b10      	cmp	r3, #16
 800ab98:	d00a      	beq.n	800abb0 <HAL_TIM_PWM_ConfigChannel+0x44>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2b14      	cmp	r3, #20
 800ab9e:	d007      	beq.n	800abb0 <HAL_TIM_PWM_ConfigChannel+0x44>
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2b3c      	cmp	r3, #60	@ 0x3c
 800aba4:	d004      	beq.n	800abb0 <HAL_TIM_PWM_ConfigChannel+0x44>
 800aba6:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800abaa:	488b      	ldr	r0, [pc, #556]	@ (800add8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800abac:	f7f9 fc46 	bl	800443c <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2b60      	cmp	r3, #96	@ 0x60
 800abb6:	d01c      	beq.n	800abf2 <HAL_TIM_PWM_ConfigChannel+0x86>
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2b70      	cmp	r3, #112	@ 0x70
 800abbe:	d018      	beq.n	800abf2 <HAL_TIM_PWM_ConfigChannel+0x86>
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	4a85      	ldr	r2, [pc, #532]	@ (800addc <HAL_TIM_PWM_ConfigChannel+0x270>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d013      	beq.n	800abf2 <HAL_TIM_PWM_ConfigChannel+0x86>
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	4a84      	ldr	r2, [pc, #528]	@ (800ade0 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d00e      	beq.n	800abf2 <HAL_TIM_PWM_ConfigChannel+0x86>
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4a82      	ldr	r2, [pc, #520]	@ (800ade4 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d009      	beq.n	800abf2 <HAL_TIM_PWM_ConfigChannel+0x86>
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	4a81      	ldr	r2, [pc, #516]	@ (800ade8 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d004      	beq.n	800abf2 <HAL_TIM_PWM_ConfigChannel+0x86>
 800abe8:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800abec:	487a      	ldr	r0, [pc, #488]	@ (800add8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800abee:	f7f9 fc25 	bl	800443c <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	689b      	ldr	r3, [r3, #8]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d008      	beq.n	800ac0c <HAL_TIM_PWM_ConfigChannel+0xa0>
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	689b      	ldr	r3, [r3, #8]
 800abfe:	2b02      	cmp	r3, #2
 800ac00:	d004      	beq.n	800ac0c <HAL_TIM_PWM_ConfigChannel+0xa0>
 800ac02:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800ac06:	4874      	ldr	r0, [pc, #464]	@ (800add8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800ac08:	f7f9 fc18 	bl	800443c <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	691b      	ldr	r3, [r3, #16]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d008      	beq.n	800ac26 <HAL_TIM_PWM_ConfigChannel+0xba>
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	691b      	ldr	r3, [r3, #16]
 800ac18:	2b04      	cmp	r3, #4
 800ac1a:	d004      	beq.n	800ac26 <HAL_TIM_PWM_ConfigChannel+0xba>
 800ac1c:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800ac20:	486d      	ldr	r0, [pc, #436]	@ (800add8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800ac22:	f7f9 fc0b 	bl	800443c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ac2c:	2b01      	cmp	r3, #1
 800ac2e:	d101      	bne.n	800ac34 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800ac30:	2302      	movs	r3, #2
 800ac32:	e1d9      	b.n	800afe8 <HAL_TIM_PWM_ConfigChannel+0x47c>
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	2201      	movs	r2, #1
 800ac38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2b14      	cmp	r3, #20
 800ac40:	f200 81ca 	bhi.w	800afd8 <HAL_TIM_PWM_ConfigChannel+0x46c>
 800ac44:	a201      	add	r2, pc, #4	@ (adr r2, 800ac4c <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800ac46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac4a:	bf00      	nop
 800ac4c:	0800aca1 	.word	0x0800aca1
 800ac50:	0800afd9 	.word	0x0800afd9
 800ac54:	0800afd9 	.word	0x0800afd9
 800ac58:	0800afd9 	.word	0x0800afd9
 800ac5c:	0800ad45 	.word	0x0800ad45
 800ac60:	0800afd9 	.word	0x0800afd9
 800ac64:	0800afd9 	.word	0x0800afd9
 800ac68:	0800afd9 	.word	0x0800afd9
 800ac6c:	0800ae0d 	.word	0x0800ae0d
 800ac70:	0800afd9 	.word	0x0800afd9
 800ac74:	0800afd9 	.word	0x0800afd9
 800ac78:	0800afd9 	.word	0x0800afd9
 800ac7c:	0800ae93 	.word	0x0800ae93
 800ac80:	0800afd9 	.word	0x0800afd9
 800ac84:	0800afd9 	.word	0x0800afd9
 800ac88:	0800afd9 	.word	0x0800afd9
 800ac8c:	0800af1b 	.word	0x0800af1b
 800ac90:	0800afd9 	.word	0x0800afd9
 800ac94:	0800afd9 	.word	0x0800afd9
 800ac98:	0800afd9 	.word	0x0800afd9
 800ac9c:	0800af79 	.word	0x0800af79
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	4a51      	ldr	r2, [pc, #324]	@ (800adec <HAL_TIM_PWM_ConfigChannel+0x280>)
 800aca6:	4293      	cmp	r3, r2
 800aca8:	d02c      	beq.n	800ad04 <HAL_TIM_PWM_ConfigChannel+0x198>
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acb2:	d027      	beq.n	800ad04 <HAL_TIM_PWM_ConfigChannel+0x198>
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	4a4d      	ldr	r2, [pc, #308]	@ (800adf0 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d022      	beq.n	800ad04 <HAL_TIM_PWM_ConfigChannel+0x198>
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	4a4c      	ldr	r2, [pc, #304]	@ (800adf4 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800acc4:	4293      	cmp	r3, r2
 800acc6:	d01d      	beq.n	800ad04 <HAL_TIM_PWM_ConfigChannel+0x198>
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	4a4a      	ldr	r2, [pc, #296]	@ (800adf8 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	d018      	beq.n	800ad04 <HAL_TIM_PWM_ConfigChannel+0x198>
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	4a49      	ldr	r2, [pc, #292]	@ (800adfc <HAL_TIM_PWM_ConfigChannel+0x290>)
 800acd8:	4293      	cmp	r3, r2
 800acda:	d013      	beq.n	800ad04 <HAL_TIM_PWM_ConfigChannel+0x198>
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	4a47      	ldr	r2, [pc, #284]	@ (800ae00 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d00e      	beq.n	800ad04 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a46      	ldr	r2, [pc, #280]	@ (800ae04 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800acec:	4293      	cmp	r3, r2
 800acee:	d009      	beq.n	800ad04 <HAL_TIM_PWM_ConfigChannel+0x198>
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	4a44      	ldr	r2, [pc, #272]	@ (800ae08 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800acf6:	4293      	cmp	r3, r2
 800acf8:	d004      	beq.n	800ad04 <HAL_TIM_PWM_ConfigChannel+0x198>
 800acfa:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800acfe:	4836      	ldr	r0, [pc, #216]	@ (800add8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800ad00:	f7f9 fb9c 	bl	800443c <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	68b9      	ldr	r1, [r7, #8]
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f000 fe18 	bl	800b940 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	699a      	ldr	r2, [r3, #24]
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f042 0208 	orr.w	r2, r2, #8
 800ad1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	699a      	ldr	r2, [r3, #24]
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f022 0204 	bic.w	r2, r2, #4
 800ad2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	6999      	ldr	r1, [r3, #24]
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	691a      	ldr	r2, [r3, #16]
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	430a      	orrs	r2, r1
 800ad40:	619a      	str	r2, [r3, #24]
      break;
 800ad42:	e14c      	b.n	800afde <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4a28      	ldr	r2, [pc, #160]	@ (800adec <HAL_TIM_PWM_ConfigChannel+0x280>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	d022      	beq.n	800ad94 <HAL_TIM_PWM_ConfigChannel+0x228>
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad56:	d01d      	beq.n	800ad94 <HAL_TIM_PWM_ConfigChannel+0x228>
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	4a24      	ldr	r2, [pc, #144]	@ (800adf0 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d018      	beq.n	800ad94 <HAL_TIM_PWM_ConfigChannel+0x228>
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4a23      	ldr	r2, [pc, #140]	@ (800adf4 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d013      	beq.n	800ad94 <HAL_TIM_PWM_ConfigChannel+0x228>
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	4a21      	ldr	r2, [pc, #132]	@ (800adf8 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d00e      	beq.n	800ad94 <HAL_TIM_PWM_ConfigChannel+0x228>
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	4a20      	ldr	r2, [pc, #128]	@ (800adfc <HAL_TIM_PWM_ConfigChannel+0x290>)
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d009      	beq.n	800ad94 <HAL_TIM_PWM_ConfigChannel+0x228>
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a1e      	ldr	r2, [pc, #120]	@ (800ae00 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d004      	beq.n	800ad94 <HAL_TIM_PWM_ConfigChannel+0x228>
 800ad8a:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800ad8e:	4812      	ldr	r0, [pc, #72]	@ (800add8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800ad90:	f7f9 fb54 	bl	800443c <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	68b9      	ldr	r1, [r7, #8]
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f000 fe8a 	bl	800bab4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	699a      	ldr	r2, [r3, #24]
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800adae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	699a      	ldr	r2, [r3, #24]
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800adbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	6999      	ldr	r1, [r3, #24]
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	691b      	ldr	r3, [r3, #16]
 800adca:	021a      	lsls	r2, r3, #8
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	430a      	orrs	r2, r1
 800add2:	619a      	str	r2, [r3, #24]
      break;
 800add4:	e103      	b.n	800afde <HAL_TIM_PWM_ConfigChannel+0x472>
 800add6:	bf00      	nop
 800add8:	0800efd0 	.word	0x0800efd0
 800addc:	00010040 	.word	0x00010040
 800ade0:	00010050 	.word	0x00010050
 800ade4:	00010060 	.word	0x00010060
 800ade8:	00010070 	.word	0x00010070
 800adec:	40012c00 	.word	0x40012c00
 800adf0:	40000400 	.word	0x40000400
 800adf4:	40000800 	.word	0x40000800
 800adf8:	40000c00 	.word	0x40000c00
 800adfc:	40013400 	.word	0x40013400
 800ae00:	40014000 	.word	0x40014000
 800ae04:	40014400 	.word	0x40014400
 800ae08:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	4a77      	ldr	r2, [pc, #476]	@ (800aff0 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800ae12:	4293      	cmp	r3, r2
 800ae14:	d01d      	beq.n	800ae52 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae1e:	d018      	beq.n	800ae52 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	4a73      	ldr	r2, [pc, #460]	@ (800aff4 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d013      	beq.n	800ae52 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	4a72      	ldr	r2, [pc, #456]	@ (800aff8 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d00e      	beq.n	800ae52 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	4a70      	ldr	r2, [pc, #448]	@ (800affc <HAL_TIM_PWM_ConfigChannel+0x490>)
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	d009      	beq.n	800ae52 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	4a6f      	ldr	r2, [pc, #444]	@ (800b000 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d004      	beq.n	800ae52 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800ae48:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800ae4c:	486d      	ldr	r0, [pc, #436]	@ (800b004 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800ae4e:	f7f9 faf5 	bl	800443c <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	68b9      	ldr	r1, [r7, #8]
 800ae58:	4618      	mov	r0, r3
 800ae5a:	f000 fedd 	bl	800bc18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	69da      	ldr	r2, [r3, #28]
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	f042 0208 	orr.w	r2, r2, #8
 800ae6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	69da      	ldr	r2, [r3, #28]
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f022 0204 	bic.w	r2, r2, #4
 800ae7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	69d9      	ldr	r1, [r3, #28]
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	691a      	ldr	r2, [r3, #16]
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	430a      	orrs	r2, r1
 800ae8e:	61da      	str	r2, [r3, #28]
      break;
 800ae90:	e0a5      	b.n	800afde <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	4a56      	ldr	r2, [pc, #344]	@ (800aff0 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d01d      	beq.n	800aed8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aea4:	d018      	beq.n	800aed8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4a52      	ldr	r2, [pc, #328]	@ (800aff4 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d013      	beq.n	800aed8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	4a50      	ldr	r2, [pc, #320]	@ (800aff8 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d00e      	beq.n	800aed8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	4a4f      	ldr	r2, [pc, #316]	@ (800affc <HAL_TIM_PWM_ConfigChannel+0x490>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d009      	beq.n	800aed8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a4d      	ldr	r2, [pc, #308]	@ (800b000 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d004      	beq.n	800aed8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800aece:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800aed2:	484c      	ldr	r0, [pc, #304]	@ (800b004 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800aed4:	f7f9 fab2 	bl	800443c <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	68b9      	ldr	r1, [r7, #8]
 800aede:	4618      	mov	r0, r3
 800aee0:	f000 ff4c 	bl	800bd7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	69da      	ldr	r2, [r3, #28]
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aef2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	69da      	ldr	r2, [r3, #28]
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	69d9      	ldr	r1, [r3, #28]
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	691b      	ldr	r3, [r3, #16]
 800af0e:	021a      	lsls	r2, r3, #8
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	430a      	orrs	r2, r1
 800af16:	61da      	str	r2, [r3, #28]
      break;
 800af18:	e061      	b.n	800afde <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	4a34      	ldr	r2, [pc, #208]	@ (800aff0 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800af20:	4293      	cmp	r3, r2
 800af22:	d009      	beq.n	800af38 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4a35      	ldr	r2, [pc, #212]	@ (800b000 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800af2a:	4293      	cmp	r3, r2
 800af2c:	d004      	beq.n	800af38 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800af2e:	f241 1104 	movw	r1, #4356	@ 0x1104
 800af32:	4834      	ldr	r0, [pc, #208]	@ (800b004 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800af34:	f7f9 fa82 	bl	800443c <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	68b9      	ldr	r1, [r7, #8]
 800af3e:	4618      	mov	r0, r3
 800af40:	f000 ff94 	bl	800be6c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f042 0208 	orr.w	r2, r2, #8
 800af52:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f022 0204 	bic.w	r2, r2, #4
 800af62:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	691a      	ldr	r2, [r3, #16]
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	430a      	orrs	r2, r1
 800af74:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800af76:	e032      	b.n	800afde <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4a1c      	ldr	r2, [pc, #112]	@ (800aff0 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d009      	beq.n	800af96 <HAL_TIM_PWM_ConfigChannel+0x42a>
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	4a1e      	ldr	r2, [pc, #120]	@ (800b000 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800af88:	4293      	cmp	r3, r2
 800af8a:	d004      	beq.n	800af96 <HAL_TIM_PWM_ConfigChannel+0x42a>
 800af8c:	f241 1115 	movw	r1, #4373	@ 0x1115
 800af90:	481c      	ldr	r0, [pc, #112]	@ (800b004 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800af92:	f7f9 fa53 	bl	800443c <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	68b9      	ldr	r1, [r7, #8]
 800af9c:	4618      	mov	r0, r3
 800af9e:	f000 ffc9 	bl	800bf34 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800afb0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800afc0:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	691b      	ldr	r3, [r3, #16]
 800afcc:	021a      	lsls	r2, r3, #8
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	430a      	orrs	r2, r1
 800afd4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800afd6:	e002      	b.n	800afde <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800afd8:	2301      	movs	r3, #1
 800afda:	75fb      	strb	r3, [r7, #23]
      break;
 800afdc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800afe6:	7dfb      	ldrb	r3, [r7, #23]
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3718      	adds	r7, #24
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}
 800aff0:	40012c00 	.word	0x40012c00
 800aff4:	40000400 	.word	0x40000400
 800aff8:	40000800 	.word	0x40000800
 800affc:	40000c00 	.word	0x40000c00
 800b000:	40013400 	.word	0x40013400
 800b004:	0800efd0 	.word	0x0800efd0

0800b008 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b082      	sub	sp, #8
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
 800b010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	4a33      	ldr	r2, [pc, #204]	@ (800b0e4 <HAL_TIM_GenerateEvent+0xdc>)
 800b018:	4293      	cmp	r3, r2
 800b01a:	d036      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b024:	d031      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4a2f      	ldr	r2, [pc, #188]	@ (800b0e8 <HAL_TIM_GenerateEvent+0xe0>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d02c      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	4a2d      	ldr	r2, [pc, #180]	@ (800b0ec <HAL_TIM_GenerateEvent+0xe4>)
 800b036:	4293      	cmp	r3, r2
 800b038:	d027      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	4a2c      	ldr	r2, [pc, #176]	@ (800b0f0 <HAL_TIM_GenerateEvent+0xe8>)
 800b040:	4293      	cmp	r3, r2
 800b042:	d022      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	4a2a      	ldr	r2, [pc, #168]	@ (800b0f4 <HAL_TIM_GenerateEvent+0xec>)
 800b04a:	4293      	cmp	r3, r2
 800b04c:	d01d      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	4a29      	ldr	r2, [pc, #164]	@ (800b0f8 <HAL_TIM_GenerateEvent+0xf0>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d018      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	4a27      	ldr	r2, [pc, #156]	@ (800b0fc <HAL_TIM_GenerateEvent+0xf4>)
 800b05e:	4293      	cmp	r3, r2
 800b060:	d013      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	4a26      	ldr	r2, [pc, #152]	@ (800b100 <HAL_TIM_GenerateEvent+0xf8>)
 800b068:	4293      	cmp	r3, r2
 800b06a:	d00e      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	4a24      	ldr	r2, [pc, #144]	@ (800b104 <HAL_TIM_GenerateEvent+0xfc>)
 800b072:	4293      	cmp	r3, r2
 800b074:	d009      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	4a23      	ldr	r2, [pc, #140]	@ (800b108 <HAL_TIM_GenerateEvent+0x100>)
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d004      	beq.n	800b08a <HAL_TIM_GenerateEvent+0x82>
 800b080:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800b084:	4821      	ldr	r0, [pc, #132]	@ (800b10c <HAL_TIM_GenerateEvent+0x104>)
 800b086:	f7f9 f9d9 	bl	800443c <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b090:	d202      	bcs.n	800b098 <HAL_TIM_GenerateEvent+0x90>
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d104      	bne.n	800b0a2 <HAL_TIM_GenerateEvent+0x9a>
 800b098:	f241 4181 	movw	r1, #5249	@ 0x1481
 800b09c:	481b      	ldr	r0, [pc, #108]	@ (800b10c <HAL_TIM_GenerateEvent+0x104>)
 800b09e:	f7f9 f9cd 	bl	800443c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b0a8:	2b01      	cmp	r3, #1
 800b0aa:	d101      	bne.n	800b0b0 <HAL_TIM_GenerateEvent+0xa8>
 800b0ac:	2302      	movs	r3, #2
 800b0ae:	e014      	b.n	800b0da <HAL_TIM_GenerateEvent+0xd2>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2201      	movs	r2, #1
 800b0b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2202      	movs	r2, #2
 800b0bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	683a      	ldr	r2, [r7, #0]
 800b0c6:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2201      	movs	r2, #1
 800b0cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800b0d8:	2300      	movs	r3, #0
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3708      	adds	r7, #8
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
 800b0e2:	bf00      	nop
 800b0e4:	40012c00 	.word	0x40012c00
 800b0e8:	40000400 	.word	0x40000400
 800b0ec:	40000800 	.word	0x40000800
 800b0f0:	40000c00 	.word	0x40000c00
 800b0f4:	40001000 	.word	0x40001000
 800b0f8:	40001400 	.word	0x40001400
 800b0fc:	40013400 	.word	0x40013400
 800b100:	40014000 	.word	0x40014000
 800b104:	40014400 	.word	0x40014400
 800b108:	40014800 	.word	0x40014800
 800b10c:	0800efd0 	.word	0x0800efd0

0800b110 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b084      	sub	sp, #16
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
 800b118:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b11a:	2300      	movs	r3, #0
 800b11c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b124:	2b01      	cmp	r3, #1
 800b126:	d101      	bne.n	800b12c <HAL_TIM_ConfigClockSource+0x1c>
 800b128:	2302      	movs	r3, #2
 800b12a:	e329      	b.n	800b780 <HAL_TIM_ConfigClockSource+0x670>
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2201      	movs	r2, #1
 800b130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2202      	movs	r2, #2
 800b138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b144:	d029      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	2b70      	cmp	r3, #112	@ 0x70
 800b14c:	d025      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b156:	d020      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	2b40      	cmp	r3, #64	@ 0x40
 800b15e:	d01c      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	2b50      	cmp	r3, #80	@ 0x50
 800b166:	d018      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	2b60      	cmp	r3, #96	@ 0x60
 800b16e:	d014      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d010      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	2b10      	cmp	r3, #16
 800b17e:	d00c      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	2b20      	cmp	r3, #32
 800b186:	d008      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	2b30      	cmp	r3, #48	@ 0x30
 800b18e:	d004      	beq.n	800b19a <HAL_TIM_ConfigClockSource+0x8a>
 800b190:	f241 5156 	movw	r1, #5462	@ 0x1556
 800b194:	4888      	ldr	r0, [pc, #544]	@ (800b3b8 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b196:	f7f9 f951 	bl	800443c <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	689b      	ldr	r3, [r3, #8]
 800b1a0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b1a8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b1ac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b1b4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	68ba      	ldr	r2, [r7, #8]
 800b1bc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b1c6:	f000 810d 	beq.w	800b3e4 <HAL_TIM_ConfigClockSource+0x2d4>
 800b1ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b1ce:	f200 82ca 	bhi.w	800b766 <HAL_TIM_ConfigClockSource+0x656>
 800b1d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1d6:	d02d      	beq.n	800b234 <HAL_TIM_ConfigClockSource+0x124>
 800b1d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1dc:	f200 82c3 	bhi.w	800b766 <HAL_TIM_ConfigClockSource+0x656>
 800b1e0:	2b70      	cmp	r3, #112	@ 0x70
 800b1e2:	d06f      	beq.n	800b2c4 <HAL_TIM_ConfigClockSource+0x1b4>
 800b1e4:	2b70      	cmp	r3, #112	@ 0x70
 800b1e6:	f200 82be 	bhi.w	800b766 <HAL_TIM_ConfigClockSource+0x656>
 800b1ea:	2b60      	cmp	r3, #96	@ 0x60
 800b1ec:	f000 81d4 	beq.w	800b598 <HAL_TIM_ConfigClockSource+0x488>
 800b1f0:	2b60      	cmp	r3, #96	@ 0x60
 800b1f2:	f200 82b8 	bhi.w	800b766 <HAL_TIM_ConfigClockSource+0x656>
 800b1f6:	2b50      	cmp	r3, #80	@ 0x50
 800b1f8:	f000 8165 	beq.w	800b4c6 <HAL_TIM_ConfigClockSource+0x3b6>
 800b1fc:	2b50      	cmp	r3, #80	@ 0x50
 800b1fe:	f200 82b2 	bhi.w	800b766 <HAL_TIM_ConfigClockSource+0x656>
 800b202:	2b40      	cmp	r3, #64	@ 0x40
 800b204:	f000 8223 	beq.w	800b64e <HAL_TIM_ConfigClockSource+0x53e>
 800b208:	2b40      	cmp	r3, #64	@ 0x40
 800b20a:	f200 82ac 	bhi.w	800b766 <HAL_TIM_ConfigClockSource+0x656>
 800b20e:	2b30      	cmp	r3, #48	@ 0x30
 800b210:	f000 8278 	beq.w	800b704 <HAL_TIM_ConfigClockSource+0x5f4>
 800b214:	2b30      	cmp	r3, #48	@ 0x30
 800b216:	f200 82a6 	bhi.w	800b766 <HAL_TIM_ConfigClockSource+0x656>
 800b21a:	2b20      	cmp	r3, #32
 800b21c:	f000 8272 	beq.w	800b704 <HAL_TIM_ConfigClockSource+0x5f4>
 800b220:	2b20      	cmp	r3, #32
 800b222:	f200 82a0 	bhi.w	800b766 <HAL_TIM_ConfigClockSource+0x656>
 800b226:	2b00      	cmp	r3, #0
 800b228:	f000 826c 	beq.w	800b704 <HAL_TIM_ConfigClockSource+0x5f4>
 800b22c:	2b10      	cmp	r3, #16
 800b22e:	f000 8269 	beq.w	800b704 <HAL_TIM_ConfigClockSource+0x5f4>
 800b232:	e298      	b.n	800b766 <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	4a60      	ldr	r2, [pc, #384]	@ (800b3bc <HAL_TIM_ConfigClockSource+0x2ac>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	f000 8296 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b248:	f000 8290 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4a5b      	ldr	r2, [pc, #364]	@ (800b3c0 <HAL_TIM_ConfigClockSource+0x2b0>)
 800b252:	4293      	cmp	r3, r2
 800b254:	f000 828a 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	4a59      	ldr	r2, [pc, #356]	@ (800b3c4 <HAL_TIM_ConfigClockSource+0x2b4>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	f000 8284 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	4a57      	ldr	r2, [pc, #348]	@ (800b3c8 <HAL_TIM_ConfigClockSource+0x2b8>)
 800b26a:	4293      	cmp	r3, r2
 800b26c:	f000 827e 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	4a55      	ldr	r2, [pc, #340]	@ (800b3cc <HAL_TIM_ConfigClockSource+0x2bc>)
 800b276:	4293      	cmp	r3, r2
 800b278:	f000 8278 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	4a53      	ldr	r2, [pc, #332]	@ (800b3d0 <HAL_TIM_ConfigClockSource+0x2c0>)
 800b282:	4293      	cmp	r3, r2
 800b284:	f000 8272 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	4a51      	ldr	r2, [pc, #324]	@ (800b3d4 <HAL_TIM_ConfigClockSource+0x2c4>)
 800b28e:	4293      	cmp	r3, r2
 800b290:	f000 826c 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	4a4f      	ldr	r2, [pc, #316]	@ (800b3d8 <HAL_TIM_ConfigClockSource+0x2c8>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	f000 8266 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	4a4d      	ldr	r2, [pc, #308]	@ (800b3dc <HAL_TIM_ConfigClockSource+0x2cc>)
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	f000 8260 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4a4b      	ldr	r2, [pc, #300]	@ (800b3e0 <HAL_TIM_ConfigClockSource+0x2d0>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	f000 825a 	beq.w	800b76c <HAL_TIM_ConfigClockSource+0x65c>
 800b2b8:	f241 5162 	movw	r1, #5474	@ 0x1562
 800b2bc:	483e      	ldr	r0, [pc, #248]	@ (800b3b8 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b2be:	f7f9 f8bd 	bl	800443c <assert_failed>
      break;
 800b2c2:	e253      	b.n	800b76c <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	4a3c      	ldr	r2, [pc, #240]	@ (800b3bc <HAL_TIM_ConfigClockSource+0x2ac>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d022      	beq.n	800b314 <HAL_TIM_ConfigClockSource+0x204>
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2d6:	d01d      	beq.n	800b314 <HAL_TIM_ConfigClockSource+0x204>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	4a38      	ldr	r2, [pc, #224]	@ (800b3c0 <HAL_TIM_ConfigClockSource+0x2b0>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d018      	beq.n	800b314 <HAL_TIM_ConfigClockSource+0x204>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	4a37      	ldr	r2, [pc, #220]	@ (800b3c4 <HAL_TIM_ConfigClockSource+0x2b4>)
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	d013      	beq.n	800b314 <HAL_TIM_ConfigClockSource+0x204>
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4a35      	ldr	r2, [pc, #212]	@ (800b3c8 <HAL_TIM_ConfigClockSource+0x2b8>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d00e      	beq.n	800b314 <HAL_TIM_ConfigClockSource+0x204>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	4a36      	ldr	r2, [pc, #216]	@ (800b3d4 <HAL_TIM_ConfigClockSource+0x2c4>)
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	d009      	beq.n	800b314 <HAL_TIM_ConfigClockSource+0x204>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a34      	ldr	r2, [pc, #208]	@ (800b3d8 <HAL_TIM_ConfigClockSource+0x2c8>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d004      	beq.n	800b314 <HAL_TIM_ConfigClockSource+0x204>
 800b30a:	f241 5169 	movw	r1, #5481	@ 0x1569
 800b30e:	482a      	ldr	r0, [pc, #168]	@ (800b3b8 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b310:	f7f9 f894 	bl	800443c <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	689b      	ldr	r3, [r3, #8]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d013      	beq.n	800b344 <HAL_TIM_ConfigClockSource+0x234>
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	689b      	ldr	r3, [r3, #8]
 800b320:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b324:	d00e      	beq.n	800b344 <HAL_TIM_ConfigClockSource+0x234>
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	689b      	ldr	r3, [r3, #8]
 800b32a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b32e:	d009      	beq.n	800b344 <HAL_TIM_ConfigClockSource+0x234>
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	689b      	ldr	r3, [r3, #8]
 800b334:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b338:	d004      	beq.n	800b344 <HAL_TIM_ConfigClockSource+0x234>
 800b33a:	f241 516c 	movw	r1, #5484	@ 0x156c
 800b33e:	481e      	ldr	r0, [pc, #120]	@ (800b3b8 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b340:	f7f9 f87c 	bl	800443c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	685b      	ldr	r3, [r3, #4]
 800b348:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b34c:	d014      	beq.n	800b378 <HAL_TIM_ConfigClockSource+0x268>
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	685b      	ldr	r3, [r3, #4]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d010      	beq.n	800b378 <HAL_TIM_ConfigClockSource+0x268>
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	685b      	ldr	r3, [r3, #4]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d00c      	beq.n	800b378 <HAL_TIM_ConfigClockSource+0x268>
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	2b02      	cmp	r3, #2
 800b364:	d008      	beq.n	800b378 <HAL_TIM_ConfigClockSource+0x268>
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	685b      	ldr	r3, [r3, #4]
 800b36a:	2b0a      	cmp	r3, #10
 800b36c:	d004      	beq.n	800b378 <HAL_TIM_ConfigClockSource+0x268>
 800b36e:	f241 516d 	movw	r1, #5485	@ 0x156d
 800b372:	4811      	ldr	r0, [pc, #68]	@ (800b3b8 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b374:	f7f9 f862 	bl	800443c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	68db      	ldr	r3, [r3, #12]
 800b37c:	2b0f      	cmp	r3, #15
 800b37e:	d904      	bls.n	800b38a <HAL_TIM_ConfigClockSource+0x27a>
 800b380:	f241 516e 	movw	r1, #5486	@ 0x156e
 800b384:	480c      	ldr	r0, [pc, #48]	@ (800b3b8 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b386:	f7f9 f859 	bl	800443c <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b39a:	f000 feab 	bl	800c0f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	689b      	ldr	r3, [r3, #8]
 800b3a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b3ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	68ba      	ldr	r2, [r7, #8]
 800b3b4:	609a      	str	r2, [r3, #8]
      break;
 800b3b6:	e1da      	b.n	800b76e <HAL_TIM_ConfigClockSource+0x65e>
 800b3b8:	0800efd0 	.word	0x0800efd0
 800b3bc:	40012c00 	.word	0x40012c00
 800b3c0:	40000400 	.word	0x40000400
 800b3c4:	40000800 	.word	0x40000800
 800b3c8:	40000c00 	.word	0x40000c00
 800b3cc:	40001000 	.word	0x40001000
 800b3d0:	40001400 	.word	0x40001400
 800b3d4:	40013400 	.word	0x40013400
 800b3d8:	40014000 	.word	0x40014000
 800b3dc:	40014400 	.word	0x40014400
 800b3e0:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	4a64      	ldr	r2, [pc, #400]	@ (800b57c <HAL_TIM_ConfigClockSource+0x46c>)
 800b3ea:	4293      	cmp	r3, r2
 800b3ec:	d01d      	beq.n	800b42a <HAL_TIM_ConfigClockSource+0x31a>
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b3f6:	d018      	beq.n	800b42a <HAL_TIM_ConfigClockSource+0x31a>
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	4a60      	ldr	r2, [pc, #384]	@ (800b580 <HAL_TIM_ConfigClockSource+0x470>)
 800b3fe:	4293      	cmp	r3, r2
 800b400:	d013      	beq.n	800b42a <HAL_TIM_ConfigClockSource+0x31a>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	4a5f      	ldr	r2, [pc, #380]	@ (800b584 <HAL_TIM_ConfigClockSource+0x474>)
 800b408:	4293      	cmp	r3, r2
 800b40a:	d00e      	beq.n	800b42a <HAL_TIM_ConfigClockSource+0x31a>
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	4a5d      	ldr	r2, [pc, #372]	@ (800b588 <HAL_TIM_ConfigClockSource+0x478>)
 800b412:	4293      	cmp	r3, r2
 800b414:	d009      	beq.n	800b42a <HAL_TIM_ConfigClockSource+0x31a>
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	4a5c      	ldr	r2, [pc, #368]	@ (800b58c <HAL_TIM_ConfigClockSource+0x47c>)
 800b41c:	4293      	cmp	r3, r2
 800b41e:	d004      	beq.n	800b42a <HAL_TIM_ConfigClockSource+0x31a>
 800b420:	f241 5181 	movw	r1, #5505	@ 0x1581
 800b424:	485a      	ldr	r0, [pc, #360]	@ (800b590 <HAL_TIM_ConfigClockSource+0x480>)
 800b426:	f7f9 f809 	bl	800443c <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	689b      	ldr	r3, [r3, #8]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d013      	beq.n	800b45a <HAL_TIM_ConfigClockSource+0x34a>
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b43a:	d00e      	beq.n	800b45a <HAL_TIM_ConfigClockSource+0x34a>
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	689b      	ldr	r3, [r3, #8]
 800b440:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b444:	d009      	beq.n	800b45a <HAL_TIM_ConfigClockSource+0x34a>
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	689b      	ldr	r3, [r3, #8]
 800b44a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b44e:	d004      	beq.n	800b45a <HAL_TIM_ConfigClockSource+0x34a>
 800b450:	f241 5184 	movw	r1, #5508	@ 0x1584
 800b454:	484e      	ldr	r0, [pc, #312]	@ (800b590 <HAL_TIM_ConfigClockSource+0x480>)
 800b456:	f7f8 fff1 	bl	800443c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	685b      	ldr	r3, [r3, #4]
 800b45e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b462:	d014      	beq.n	800b48e <HAL_TIM_ConfigClockSource+0x37e>
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d010      	beq.n	800b48e <HAL_TIM_ConfigClockSource+0x37e>
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	685b      	ldr	r3, [r3, #4]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00c      	beq.n	800b48e <HAL_TIM_ConfigClockSource+0x37e>
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	2b02      	cmp	r3, #2
 800b47a:	d008      	beq.n	800b48e <HAL_TIM_ConfigClockSource+0x37e>
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	2b0a      	cmp	r3, #10
 800b482:	d004      	beq.n	800b48e <HAL_TIM_ConfigClockSource+0x37e>
 800b484:	f241 5185 	movw	r1, #5509	@ 0x1585
 800b488:	4841      	ldr	r0, [pc, #260]	@ (800b590 <HAL_TIM_ConfigClockSource+0x480>)
 800b48a:	f7f8 ffd7 	bl	800443c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	68db      	ldr	r3, [r3, #12]
 800b492:	2b0f      	cmp	r3, #15
 800b494:	d904      	bls.n	800b4a0 <HAL_TIM_ConfigClockSource+0x390>
 800b496:	f241 5186 	movw	r1, #5510	@ 0x1586
 800b49a:	483d      	ldr	r0, [pc, #244]	@ (800b590 <HAL_TIM_ConfigClockSource+0x480>)
 800b49c:	f7f8 ffce 	bl	800443c <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b4b0:	f000 fe20 	bl	800c0f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	689a      	ldr	r2, [r3, #8]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b4c2:	609a      	str	r2, [r3, #8]
      break;
 800b4c4:	e153      	b.n	800b76e <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	4a2c      	ldr	r2, [pc, #176]	@ (800b57c <HAL_TIM_ConfigClockSource+0x46c>)
 800b4cc:	4293      	cmp	r3, r2
 800b4ce:	d022      	beq.n	800b516 <HAL_TIM_ConfigClockSource+0x406>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4d8:	d01d      	beq.n	800b516 <HAL_TIM_ConfigClockSource+0x406>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	4a28      	ldr	r2, [pc, #160]	@ (800b580 <HAL_TIM_ConfigClockSource+0x470>)
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d018      	beq.n	800b516 <HAL_TIM_ConfigClockSource+0x406>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	4a26      	ldr	r2, [pc, #152]	@ (800b584 <HAL_TIM_ConfigClockSource+0x474>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d013      	beq.n	800b516 <HAL_TIM_ConfigClockSource+0x406>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	4a25      	ldr	r2, [pc, #148]	@ (800b588 <HAL_TIM_ConfigClockSource+0x478>)
 800b4f4:	4293      	cmp	r3, r2
 800b4f6:	d00e      	beq.n	800b516 <HAL_TIM_ConfigClockSource+0x406>
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	4a23      	ldr	r2, [pc, #140]	@ (800b58c <HAL_TIM_ConfigClockSource+0x47c>)
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d009      	beq.n	800b516 <HAL_TIM_ConfigClockSource+0x406>
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	4a23      	ldr	r2, [pc, #140]	@ (800b594 <HAL_TIM_ConfigClockSource+0x484>)
 800b508:	4293      	cmp	r3, r2
 800b50a:	d004      	beq.n	800b516 <HAL_TIM_ConfigClockSource+0x406>
 800b50c:	f241 5195 	movw	r1, #5525	@ 0x1595
 800b510:	481f      	ldr	r0, [pc, #124]	@ (800b590 <HAL_TIM_ConfigClockSource+0x480>)
 800b512:	f7f8 ff93 	bl	800443c <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b51e:	d014      	beq.n	800b54a <HAL_TIM_ConfigClockSource+0x43a>
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	685b      	ldr	r3, [r3, #4]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d010      	beq.n	800b54a <HAL_TIM_ConfigClockSource+0x43a>
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	685b      	ldr	r3, [r3, #4]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d00c      	beq.n	800b54a <HAL_TIM_ConfigClockSource+0x43a>
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	685b      	ldr	r3, [r3, #4]
 800b534:	2b02      	cmp	r3, #2
 800b536:	d008      	beq.n	800b54a <HAL_TIM_ConfigClockSource+0x43a>
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	685b      	ldr	r3, [r3, #4]
 800b53c:	2b0a      	cmp	r3, #10
 800b53e:	d004      	beq.n	800b54a <HAL_TIM_ConfigClockSource+0x43a>
 800b540:	f241 5198 	movw	r1, #5528	@ 0x1598
 800b544:	4812      	ldr	r0, [pc, #72]	@ (800b590 <HAL_TIM_ConfigClockSource+0x480>)
 800b546:	f7f8 ff79 	bl	800443c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	68db      	ldr	r3, [r3, #12]
 800b54e:	2b0f      	cmp	r3, #15
 800b550:	d904      	bls.n	800b55c <HAL_TIM_ConfigClockSource+0x44c>
 800b552:	f241 5199 	movw	r1, #5529	@ 0x1599
 800b556:	480e      	ldr	r0, [pc, #56]	@ (800b590 <HAL_TIM_ConfigClockSource+0x480>)
 800b558:	f7f8 ff70 	bl	800443c <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b568:	461a      	mov	r2, r3
 800b56a:	f000 fd49 	bl	800c000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	2150      	movs	r1, #80	@ 0x50
 800b574:	4618      	mov	r0, r3
 800b576:	f000 fda2 	bl	800c0be <TIM_ITRx_SetConfig>
      break;
 800b57a:	e0f8      	b.n	800b76e <HAL_TIM_ConfigClockSource+0x65e>
 800b57c:	40012c00 	.word	0x40012c00
 800b580:	40000400 	.word	0x40000400
 800b584:	40000800 	.word	0x40000800
 800b588:	40000c00 	.word	0x40000c00
 800b58c:	40013400 	.word	0x40013400
 800b590:	0800efd0 	.word	0x0800efd0
 800b594:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4a7a      	ldr	r2, [pc, #488]	@ (800b788 <HAL_TIM_ConfigClockSource+0x678>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d022      	beq.n	800b5e8 <HAL_TIM_ConfigClockSource+0x4d8>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5aa:	d01d      	beq.n	800b5e8 <HAL_TIM_ConfigClockSource+0x4d8>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	4a76      	ldr	r2, [pc, #472]	@ (800b78c <HAL_TIM_ConfigClockSource+0x67c>)
 800b5b2:	4293      	cmp	r3, r2
 800b5b4:	d018      	beq.n	800b5e8 <HAL_TIM_ConfigClockSource+0x4d8>
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	4a75      	ldr	r2, [pc, #468]	@ (800b790 <HAL_TIM_ConfigClockSource+0x680>)
 800b5bc:	4293      	cmp	r3, r2
 800b5be:	d013      	beq.n	800b5e8 <HAL_TIM_ConfigClockSource+0x4d8>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	4a73      	ldr	r2, [pc, #460]	@ (800b794 <HAL_TIM_ConfigClockSource+0x684>)
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	d00e      	beq.n	800b5e8 <HAL_TIM_ConfigClockSource+0x4d8>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	4a72      	ldr	r2, [pc, #456]	@ (800b798 <HAL_TIM_ConfigClockSource+0x688>)
 800b5d0:	4293      	cmp	r3, r2
 800b5d2:	d009      	beq.n	800b5e8 <HAL_TIM_ConfigClockSource+0x4d8>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	4a70      	ldr	r2, [pc, #448]	@ (800b79c <HAL_TIM_ConfigClockSource+0x68c>)
 800b5da:	4293      	cmp	r3, r2
 800b5dc:	d004      	beq.n	800b5e8 <HAL_TIM_ConfigClockSource+0x4d8>
 800b5de:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800b5e2:	486f      	ldr	r0, [pc, #444]	@ (800b7a0 <HAL_TIM_ConfigClockSource+0x690>)
 800b5e4:	f7f8 ff2a 	bl	800443c <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	685b      	ldr	r3, [r3, #4]
 800b5ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b5f0:	d014      	beq.n	800b61c <HAL_TIM_ConfigClockSource+0x50c>
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	685b      	ldr	r3, [r3, #4]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d010      	beq.n	800b61c <HAL_TIM_ConfigClockSource+0x50c>
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	685b      	ldr	r3, [r3, #4]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d00c      	beq.n	800b61c <HAL_TIM_ConfigClockSource+0x50c>
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	2b02      	cmp	r3, #2
 800b608:	d008      	beq.n	800b61c <HAL_TIM_ConfigClockSource+0x50c>
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	2b0a      	cmp	r3, #10
 800b610:	d004      	beq.n	800b61c <HAL_TIM_ConfigClockSource+0x50c>
 800b612:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800b616:	4862      	ldr	r0, [pc, #392]	@ (800b7a0 <HAL_TIM_ConfigClockSource+0x690>)
 800b618:	f7f8 ff10 	bl	800443c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	68db      	ldr	r3, [r3, #12]
 800b620:	2b0f      	cmp	r3, #15
 800b622:	d904      	bls.n	800b62e <HAL_TIM_ConfigClockSource+0x51e>
 800b624:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800b628:	485d      	ldr	r0, [pc, #372]	@ (800b7a0 <HAL_TIM_ConfigClockSource+0x690>)
 800b62a:	f7f8 ff07 	bl	800443c <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b63a:	461a      	mov	r2, r3
 800b63c:	f000 fd0f 	bl	800c05e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	2160      	movs	r1, #96	@ 0x60
 800b646:	4618      	mov	r0, r3
 800b648:	f000 fd39 	bl	800c0be <TIM_ITRx_SetConfig>
      break;
 800b64c:	e08f      	b.n	800b76e <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	4a4d      	ldr	r2, [pc, #308]	@ (800b788 <HAL_TIM_ConfigClockSource+0x678>)
 800b654:	4293      	cmp	r3, r2
 800b656:	d022      	beq.n	800b69e <HAL_TIM_ConfigClockSource+0x58e>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b660:	d01d      	beq.n	800b69e <HAL_TIM_ConfigClockSource+0x58e>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	4a49      	ldr	r2, [pc, #292]	@ (800b78c <HAL_TIM_ConfigClockSource+0x67c>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d018      	beq.n	800b69e <HAL_TIM_ConfigClockSource+0x58e>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a47      	ldr	r2, [pc, #284]	@ (800b790 <HAL_TIM_ConfigClockSource+0x680>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d013      	beq.n	800b69e <HAL_TIM_ConfigClockSource+0x58e>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	4a46      	ldr	r2, [pc, #280]	@ (800b794 <HAL_TIM_ConfigClockSource+0x684>)
 800b67c:	4293      	cmp	r3, r2
 800b67e:	d00e      	beq.n	800b69e <HAL_TIM_ConfigClockSource+0x58e>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4a44      	ldr	r2, [pc, #272]	@ (800b798 <HAL_TIM_ConfigClockSource+0x688>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d009      	beq.n	800b69e <HAL_TIM_ConfigClockSource+0x58e>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	4a43      	ldr	r2, [pc, #268]	@ (800b79c <HAL_TIM_ConfigClockSource+0x68c>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d004      	beq.n	800b69e <HAL_TIM_ConfigClockSource+0x58e>
 800b694:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800b698:	4841      	ldr	r0, [pc, #260]	@ (800b7a0 <HAL_TIM_ConfigClockSource+0x690>)
 800b69a:	f7f8 fecf 	bl	800443c <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b6a6:	d014      	beq.n	800b6d2 <HAL_TIM_ConfigClockSource+0x5c2>
 800b6a8:	683b      	ldr	r3, [r7, #0]
 800b6aa:	685b      	ldr	r3, [r3, #4]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d010      	beq.n	800b6d2 <HAL_TIM_ConfigClockSource+0x5c2>
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	685b      	ldr	r3, [r3, #4]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d00c      	beq.n	800b6d2 <HAL_TIM_ConfigClockSource+0x5c2>
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	685b      	ldr	r3, [r3, #4]
 800b6bc:	2b02      	cmp	r3, #2
 800b6be:	d008      	beq.n	800b6d2 <HAL_TIM_ConfigClockSource+0x5c2>
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	685b      	ldr	r3, [r3, #4]
 800b6c4:	2b0a      	cmp	r3, #10
 800b6c6:	d004      	beq.n	800b6d2 <HAL_TIM_ConfigClockSource+0x5c2>
 800b6c8:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800b6cc:	4834      	ldr	r0, [pc, #208]	@ (800b7a0 <HAL_TIM_ConfigClockSource+0x690>)
 800b6ce:	f7f8 feb5 	bl	800443c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	68db      	ldr	r3, [r3, #12]
 800b6d6:	2b0f      	cmp	r3, #15
 800b6d8:	d904      	bls.n	800b6e4 <HAL_TIM_ConfigClockSource+0x5d4>
 800b6da:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800b6de:	4830      	ldr	r0, [pc, #192]	@ (800b7a0 <HAL_TIM_ConfigClockSource+0x690>)
 800b6e0:	f7f8 feac 	bl	800443c <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b6f0:	461a      	mov	r2, r3
 800b6f2:	f000 fc85 	bl	800c000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	2140      	movs	r1, #64	@ 0x40
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f000 fcde 	bl	800c0be <TIM_ITRx_SetConfig>
      break;
 800b702:	e034      	b.n	800b76e <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a1f      	ldr	r2, [pc, #124]	@ (800b788 <HAL_TIM_ConfigClockSource+0x678>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d022      	beq.n	800b754 <HAL_TIM_ConfigClockSource+0x644>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b716:	d01d      	beq.n	800b754 <HAL_TIM_ConfigClockSource+0x644>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	4a1b      	ldr	r2, [pc, #108]	@ (800b78c <HAL_TIM_ConfigClockSource+0x67c>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d018      	beq.n	800b754 <HAL_TIM_ConfigClockSource+0x644>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	4a1a      	ldr	r2, [pc, #104]	@ (800b790 <HAL_TIM_ConfigClockSource+0x680>)
 800b728:	4293      	cmp	r3, r2
 800b72a:	d013      	beq.n	800b754 <HAL_TIM_ConfigClockSource+0x644>
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4a18      	ldr	r2, [pc, #96]	@ (800b794 <HAL_TIM_ConfigClockSource+0x684>)
 800b732:	4293      	cmp	r3, r2
 800b734:	d00e      	beq.n	800b754 <HAL_TIM_ConfigClockSource+0x644>
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	4a17      	ldr	r2, [pc, #92]	@ (800b798 <HAL_TIM_ConfigClockSource+0x688>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d009      	beq.n	800b754 <HAL_TIM_ConfigClockSource+0x644>
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	4a15      	ldr	r2, [pc, #84]	@ (800b79c <HAL_TIM_ConfigClockSource+0x68c>)
 800b746:	4293      	cmp	r3, r2
 800b748:	d004      	beq.n	800b754 <HAL_TIM_ConfigClockSource+0x644>
 800b74a:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800b74e:	4814      	ldr	r0, [pc, #80]	@ (800b7a0 <HAL_TIM_ConfigClockSource+0x690>)
 800b750:	f7f8 fe74 	bl	800443c <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681a      	ldr	r2, [r3, #0]
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	4619      	mov	r1, r3
 800b75e:	4610      	mov	r0, r2
 800b760:	f000 fcad 	bl	800c0be <TIM_ITRx_SetConfig>
      break;
 800b764:	e003      	b.n	800b76e <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800b766:	2301      	movs	r3, #1
 800b768:	73fb      	strb	r3, [r7, #15]
      break;
 800b76a:	e000      	b.n	800b76e <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800b76c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2201      	movs	r2, #1
 800b772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2200      	movs	r2, #0
 800b77a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b77e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b780:	4618      	mov	r0, r3
 800b782:	3710      	adds	r7, #16
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}
 800b788:	40012c00 	.word	0x40012c00
 800b78c:	40000400 	.word	0x40000400
 800b790:	40000800 	.word	0x40000800
 800b794:	40000c00 	.word	0x40000c00
 800b798:	40013400 	.word	0x40013400
 800b79c:	40014000 	.word	0x40014000
 800b7a0:	0800efd0 	.word	0x0800efd0

0800b7a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b7ac:	bf00      	nop
 800b7ae:	370c      	adds	r7, #12
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b6:	4770      	bx	lr

0800b7b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b7c0:	bf00      	nop
 800b7c2:	370c      	adds	r7, #12
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b7d4:	bf00      	nop
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr

0800b7e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b083      	sub	sp, #12
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b7e8:	bf00      	nop
 800b7ea:	370c      	adds	r7, #12
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr

0800b7f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b085      	sub	sp, #20
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	4a46      	ldr	r2, [pc, #280]	@ (800b920 <TIM_Base_SetConfig+0x12c>)
 800b808:	4293      	cmp	r3, r2
 800b80a:	d013      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b812:	d00f      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	4a43      	ldr	r2, [pc, #268]	@ (800b924 <TIM_Base_SetConfig+0x130>)
 800b818:	4293      	cmp	r3, r2
 800b81a:	d00b      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	4a42      	ldr	r2, [pc, #264]	@ (800b928 <TIM_Base_SetConfig+0x134>)
 800b820:	4293      	cmp	r3, r2
 800b822:	d007      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	4a41      	ldr	r2, [pc, #260]	@ (800b92c <TIM_Base_SetConfig+0x138>)
 800b828:	4293      	cmp	r3, r2
 800b82a:	d003      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	4a40      	ldr	r2, [pc, #256]	@ (800b930 <TIM_Base_SetConfig+0x13c>)
 800b830:	4293      	cmp	r3, r2
 800b832:	d108      	bne.n	800b846 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b83a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	68fa      	ldr	r2, [r7, #12]
 800b842:	4313      	orrs	r3, r2
 800b844:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	4a35      	ldr	r2, [pc, #212]	@ (800b920 <TIM_Base_SetConfig+0x12c>)
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d01f      	beq.n	800b88e <TIM_Base_SetConfig+0x9a>
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b854:	d01b      	beq.n	800b88e <TIM_Base_SetConfig+0x9a>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	4a32      	ldr	r2, [pc, #200]	@ (800b924 <TIM_Base_SetConfig+0x130>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d017      	beq.n	800b88e <TIM_Base_SetConfig+0x9a>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4a31      	ldr	r2, [pc, #196]	@ (800b928 <TIM_Base_SetConfig+0x134>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d013      	beq.n	800b88e <TIM_Base_SetConfig+0x9a>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4a30      	ldr	r2, [pc, #192]	@ (800b92c <TIM_Base_SetConfig+0x138>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d00f      	beq.n	800b88e <TIM_Base_SetConfig+0x9a>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	4a2f      	ldr	r2, [pc, #188]	@ (800b930 <TIM_Base_SetConfig+0x13c>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d00b      	beq.n	800b88e <TIM_Base_SetConfig+0x9a>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	4a2e      	ldr	r2, [pc, #184]	@ (800b934 <TIM_Base_SetConfig+0x140>)
 800b87a:	4293      	cmp	r3, r2
 800b87c:	d007      	beq.n	800b88e <TIM_Base_SetConfig+0x9a>
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	4a2d      	ldr	r2, [pc, #180]	@ (800b938 <TIM_Base_SetConfig+0x144>)
 800b882:	4293      	cmp	r3, r2
 800b884:	d003      	beq.n	800b88e <TIM_Base_SetConfig+0x9a>
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	4a2c      	ldr	r2, [pc, #176]	@ (800b93c <TIM_Base_SetConfig+0x148>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d108      	bne.n	800b8a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b894:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	68db      	ldr	r3, [r3, #12]
 800b89a:	68fa      	ldr	r2, [r7, #12]
 800b89c:	4313      	orrs	r3, r2
 800b89e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	695b      	ldr	r3, [r3, #20]
 800b8aa:	4313      	orrs	r3, r2
 800b8ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	68fa      	ldr	r2, [r7, #12]
 800b8b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	689a      	ldr	r2, [r3, #8]
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	681a      	ldr	r2, [r3, #0]
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	4a16      	ldr	r2, [pc, #88]	@ (800b920 <TIM_Base_SetConfig+0x12c>)
 800b8c8:	4293      	cmp	r3, r2
 800b8ca:	d00f      	beq.n	800b8ec <TIM_Base_SetConfig+0xf8>
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	4a18      	ldr	r2, [pc, #96]	@ (800b930 <TIM_Base_SetConfig+0x13c>)
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d00b      	beq.n	800b8ec <TIM_Base_SetConfig+0xf8>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	4a17      	ldr	r2, [pc, #92]	@ (800b934 <TIM_Base_SetConfig+0x140>)
 800b8d8:	4293      	cmp	r3, r2
 800b8da:	d007      	beq.n	800b8ec <TIM_Base_SetConfig+0xf8>
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	4a16      	ldr	r2, [pc, #88]	@ (800b938 <TIM_Base_SetConfig+0x144>)
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d003      	beq.n	800b8ec <TIM_Base_SetConfig+0xf8>
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	4a15      	ldr	r2, [pc, #84]	@ (800b93c <TIM_Base_SetConfig+0x148>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d103      	bne.n	800b8f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	691a      	ldr	r2, [r3, #16]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	f003 0301 	and.w	r3, r3, #1
 800b902:	2b01      	cmp	r3, #1
 800b904:	d105      	bne.n	800b912 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	691b      	ldr	r3, [r3, #16]
 800b90a:	f023 0201 	bic.w	r2, r3, #1
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	611a      	str	r2, [r3, #16]
  }
}
 800b912:	bf00      	nop
 800b914:	3714      	adds	r7, #20
 800b916:	46bd      	mov	sp, r7
 800b918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	40012c00 	.word	0x40012c00
 800b924:	40000400 	.word	0x40000400
 800b928:	40000800 	.word	0x40000800
 800b92c:	40000c00 	.word	0x40000c00
 800b930:	40013400 	.word	0x40013400
 800b934:	40014000 	.word	0x40014000
 800b938:	40014400 	.word	0x40014400
 800b93c:	40014800 	.word	0x40014800

0800b940 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b086      	sub	sp, #24
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
 800b948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	6a1b      	ldr	r3, [r3, #32]
 800b94e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6a1b      	ldr	r3, [r3, #32]
 800b954:	f023 0201 	bic.w	r2, r3, #1
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	685b      	ldr	r3, [r3, #4]
 800b960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	699b      	ldr	r3, [r3, #24]
 800b966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b96e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	f023 0303 	bic.w	r3, r3, #3
 800b97a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	68fa      	ldr	r2, [r7, #12]
 800b982:	4313      	orrs	r3, r2
 800b984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b986:	697b      	ldr	r3, [r7, #20]
 800b988:	f023 0302 	bic.w	r3, r3, #2
 800b98c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	689b      	ldr	r3, [r3, #8]
 800b992:	697a      	ldr	r2, [r7, #20]
 800b994:	4313      	orrs	r3, r2
 800b996:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	4a40      	ldr	r2, [pc, #256]	@ (800ba9c <TIM_OC1_SetConfig+0x15c>)
 800b99c:	4293      	cmp	r3, r2
 800b99e:	d00f      	beq.n	800b9c0 <TIM_OC1_SetConfig+0x80>
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	4a3f      	ldr	r2, [pc, #252]	@ (800baa0 <TIM_OC1_SetConfig+0x160>)
 800b9a4:	4293      	cmp	r3, r2
 800b9a6:	d00b      	beq.n	800b9c0 <TIM_OC1_SetConfig+0x80>
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	4a3e      	ldr	r2, [pc, #248]	@ (800baa4 <TIM_OC1_SetConfig+0x164>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d007      	beq.n	800b9c0 <TIM_OC1_SetConfig+0x80>
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	4a3d      	ldr	r2, [pc, #244]	@ (800baa8 <TIM_OC1_SetConfig+0x168>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d003      	beq.n	800b9c0 <TIM_OC1_SetConfig+0x80>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	4a3c      	ldr	r2, [pc, #240]	@ (800baac <TIM_OC1_SetConfig+0x16c>)
 800b9bc:	4293      	cmp	r3, r2
 800b9be:	d119      	bne.n	800b9f4 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d008      	beq.n	800b9da <TIM_OC1_SetConfig+0x9a>
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	68db      	ldr	r3, [r3, #12]
 800b9cc:	2b08      	cmp	r3, #8
 800b9ce:	d004      	beq.n	800b9da <TIM_OC1_SetConfig+0x9a>
 800b9d0:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800b9d4:	4836      	ldr	r0, [pc, #216]	@ (800bab0 <TIM_OC1_SetConfig+0x170>)
 800b9d6:	f7f8 fd31 	bl	800443c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	f023 0308 	bic.w	r3, r3, #8
 800b9e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	68db      	ldr	r3, [r3, #12]
 800b9e6:	697a      	ldr	r2, [r7, #20]
 800b9e8:	4313      	orrs	r3, r2
 800b9ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	f023 0304 	bic.w	r3, r3, #4
 800b9f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	4a29      	ldr	r2, [pc, #164]	@ (800ba9c <TIM_OC1_SetConfig+0x15c>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d00f      	beq.n	800ba1c <TIM_OC1_SetConfig+0xdc>
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	4a28      	ldr	r2, [pc, #160]	@ (800baa0 <TIM_OC1_SetConfig+0x160>)
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d00b      	beq.n	800ba1c <TIM_OC1_SetConfig+0xdc>
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	4a27      	ldr	r2, [pc, #156]	@ (800baa4 <TIM_OC1_SetConfig+0x164>)
 800ba08:	4293      	cmp	r3, r2
 800ba0a:	d007      	beq.n	800ba1c <TIM_OC1_SetConfig+0xdc>
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	4a26      	ldr	r2, [pc, #152]	@ (800baa8 <TIM_OC1_SetConfig+0x168>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d003      	beq.n	800ba1c <TIM_OC1_SetConfig+0xdc>
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	4a25      	ldr	r2, [pc, #148]	@ (800baac <TIM_OC1_SetConfig+0x16c>)
 800ba18:	4293      	cmp	r3, r2
 800ba1a:	d12d      	bne.n	800ba78 <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	699b      	ldr	r3, [r3, #24]
 800ba20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba24:	d008      	beq.n	800ba38 <TIM_OC1_SetConfig+0xf8>
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	699b      	ldr	r3, [r3, #24]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d004      	beq.n	800ba38 <TIM_OC1_SetConfig+0xf8>
 800ba2e:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800ba32:	481f      	ldr	r0, [pc, #124]	@ (800bab0 <TIM_OC1_SetConfig+0x170>)
 800ba34:	f7f8 fd02 	bl	800443c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	695b      	ldr	r3, [r3, #20]
 800ba3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba40:	d008      	beq.n	800ba54 <TIM_OC1_SetConfig+0x114>
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	695b      	ldr	r3, [r3, #20]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d004      	beq.n	800ba54 <TIM_OC1_SetConfig+0x114>
 800ba4a:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800ba4e:	4818      	ldr	r0, [pc, #96]	@ (800bab0 <TIM_OC1_SetConfig+0x170>)
 800ba50:	f7f8 fcf4 	bl	800443c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ba5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ba5c:	693b      	ldr	r3, [r7, #16]
 800ba5e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ba62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	695b      	ldr	r3, [r3, #20]
 800ba68:	693a      	ldr	r2, [r7, #16]
 800ba6a:	4313      	orrs	r3, r2
 800ba6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	699b      	ldr	r3, [r3, #24]
 800ba72:	693a      	ldr	r2, [r7, #16]
 800ba74:	4313      	orrs	r3, r2
 800ba76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	693a      	ldr	r2, [r7, #16]
 800ba7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	68fa      	ldr	r2, [r7, #12]
 800ba82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	685a      	ldr	r2, [r3, #4]
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	697a      	ldr	r2, [r7, #20]
 800ba90:	621a      	str	r2, [r3, #32]
}
 800ba92:	bf00      	nop
 800ba94:	3718      	adds	r7, #24
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bd80      	pop	{r7, pc}
 800ba9a:	bf00      	nop
 800ba9c:	40012c00 	.word	0x40012c00
 800baa0:	40013400 	.word	0x40013400
 800baa4:	40014000 	.word	0x40014000
 800baa8:	40014400 	.word	0x40014400
 800baac:	40014800 	.word	0x40014800
 800bab0:	0800efd0 	.word	0x0800efd0

0800bab4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b086      	sub	sp, #24
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6a1b      	ldr	r3, [r3, #32]
 800bac2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6a1b      	ldr	r3, [r3, #32]
 800bac8:	f023 0210 	bic.w	r2, r3, #16
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	699b      	ldr	r3, [r3, #24]
 800bada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bae2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800baee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	021b      	lsls	r3, r3, #8
 800baf6:	68fa      	ldr	r2, [r7, #12]
 800baf8:	4313      	orrs	r3, r2
 800bafa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	f023 0320 	bic.w	r3, r3, #32
 800bb02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	689b      	ldr	r3, [r3, #8]
 800bb08:	011b      	lsls	r3, r3, #4
 800bb0a:	697a      	ldr	r2, [r7, #20]
 800bb0c:	4313      	orrs	r3, r2
 800bb0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	4a3b      	ldr	r2, [pc, #236]	@ (800bc00 <TIM_OC2_SetConfig+0x14c>)
 800bb14:	4293      	cmp	r3, r2
 800bb16:	d003      	beq.n	800bb20 <TIM_OC2_SetConfig+0x6c>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	4a3a      	ldr	r2, [pc, #232]	@ (800bc04 <TIM_OC2_SetConfig+0x150>)
 800bb1c:	4293      	cmp	r3, r2
 800bb1e:	d11a      	bne.n	800bb56 <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	68db      	ldr	r3, [r3, #12]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d008      	beq.n	800bb3a <TIM_OC2_SetConfig+0x86>
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	68db      	ldr	r3, [r3, #12]
 800bb2c:	2b08      	cmp	r3, #8
 800bb2e:	d004      	beq.n	800bb3a <TIM_OC2_SetConfig+0x86>
 800bb30:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800bb34:	4834      	ldr	r0, [pc, #208]	@ (800bc08 <TIM_OC2_SetConfig+0x154>)
 800bb36:	f7f8 fc81 	bl	800443c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bb3a:	697b      	ldr	r3, [r7, #20]
 800bb3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	68db      	ldr	r3, [r3, #12]
 800bb46:	011b      	lsls	r3, r3, #4
 800bb48:	697a      	ldr	r2, [r7, #20]
 800bb4a:	4313      	orrs	r3, r2
 800bb4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	4a29      	ldr	r2, [pc, #164]	@ (800bc00 <TIM_OC2_SetConfig+0x14c>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d00f      	beq.n	800bb7e <TIM_OC2_SetConfig+0xca>
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	4a28      	ldr	r2, [pc, #160]	@ (800bc04 <TIM_OC2_SetConfig+0x150>)
 800bb62:	4293      	cmp	r3, r2
 800bb64:	d00b      	beq.n	800bb7e <TIM_OC2_SetConfig+0xca>
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	4a28      	ldr	r2, [pc, #160]	@ (800bc0c <TIM_OC2_SetConfig+0x158>)
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	d007      	beq.n	800bb7e <TIM_OC2_SetConfig+0xca>
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	4a27      	ldr	r2, [pc, #156]	@ (800bc10 <TIM_OC2_SetConfig+0x15c>)
 800bb72:	4293      	cmp	r3, r2
 800bb74:	d003      	beq.n	800bb7e <TIM_OC2_SetConfig+0xca>
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	4a26      	ldr	r2, [pc, #152]	@ (800bc14 <TIM_OC2_SetConfig+0x160>)
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	d12f      	bne.n	800bbde <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	699b      	ldr	r3, [r3, #24]
 800bb82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb86:	d008      	beq.n	800bb9a <TIM_OC2_SetConfig+0xe6>
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	699b      	ldr	r3, [r3, #24]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d004      	beq.n	800bb9a <TIM_OC2_SetConfig+0xe6>
 800bb90:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800bb94:	481c      	ldr	r0, [pc, #112]	@ (800bc08 <TIM_OC2_SetConfig+0x154>)
 800bb96:	f7f8 fc51 	bl	800443c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	695b      	ldr	r3, [r3, #20]
 800bb9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bba2:	d008      	beq.n	800bbb6 <TIM_OC2_SetConfig+0x102>
 800bba4:	683b      	ldr	r3, [r7, #0]
 800bba6:	695b      	ldr	r3, [r3, #20]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d004      	beq.n	800bbb6 <TIM_OC2_SetConfig+0x102>
 800bbac:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800bbb0:	4815      	ldr	r0, [pc, #84]	@ (800bc08 <TIM_OC2_SetConfig+0x154>)
 800bbb2:	f7f8 fc43 	bl	800443c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bbbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bbbe:	693b      	ldr	r3, [r7, #16]
 800bbc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bbc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	695b      	ldr	r3, [r3, #20]
 800bbca:	009b      	lsls	r3, r3, #2
 800bbcc:	693a      	ldr	r2, [r7, #16]
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	699b      	ldr	r3, [r3, #24]
 800bbd6:	009b      	lsls	r3, r3, #2
 800bbd8:	693a      	ldr	r2, [r7, #16]
 800bbda:	4313      	orrs	r3, r2
 800bbdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	693a      	ldr	r2, [r7, #16]
 800bbe2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	68fa      	ldr	r2, [r7, #12]
 800bbe8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	685a      	ldr	r2, [r3, #4]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	697a      	ldr	r2, [r7, #20]
 800bbf6:	621a      	str	r2, [r3, #32]
}
 800bbf8:	bf00      	nop
 800bbfa:	3718      	adds	r7, #24
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}
 800bc00:	40012c00 	.word	0x40012c00
 800bc04:	40013400 	.word	0x40013400
 800bc08:	0800efd0 	.word	0x0800efd0
 800bc0c:	40014000 	.word	0x40014000
 800bc10:	40014400 	.word	0x40014400
 800bc14:	40014800 	.word	0x40014800

0800bc18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b086      	sub	sp, #24
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6a1b      	ldr	r3, [r3, #32]
 800bc26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6a1b      	ldr	r3, [r3, #32]
 800bc2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	685b      	ldr	r3, [r3, #4]
 800bc38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	69db      	ldr	r3, [r3, #28]
 800bc3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bc46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	f023 0303 	bic.w	r3, r3, #3
 800bc52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	68fa      	ldr	r2, [r7, #12]
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bc64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	689b      	ldr	r3, [r3, #8]
 800bc6a:	021b      	lsls	r3, r3, #8
 800bc6c:	697a      	ldr	r2, [r7, #20]
 800bc6e:	4313      	orrs	r3, r2
 800bc70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	4a3b      	ldr	r2, [pc, #236]	@ (800bd64 <TIM_OC3_SetConfig+0x14c>)
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d003      	beq.n	800bc82 <TIM_OC3_SetConfig+0x6a>
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	4a3a      	ldr	r2, [pc, #232]	@ (800bd68 <TIM_OC3_SetConfig+0x150>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d11a      	bne.n	800bcb8 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	68db      	ldr	r3, [r3, #12]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d008      	beq.n	800bc9c <TIM_OC3_SetConfig+0x84>
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	68db      	ldr	r3, [r3, #12]
 800bc8e:	2b08      	cmp	r3, #8
 800bc90:	d004      	beq.n	800bc9c <TIM_OC3_SetConfig+0x84>
 800bc92:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800bc96:	4835      	ldr	r0, [pc, #212]	@ (800bd6c <TIM_OC3_SetConfig+0x154>)
 800bc98:	f7f8 fbd0 	bl	800443c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bc9c:	697b      	ldr	r3, [r7, #20]
 800bc9e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bca2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	021b      	lsls	r3, r3, #8
 800bcaa:	697a      	ldr	r2, [r7, #20]
 800bcac:	4313      	orrs	r3, r2
 800bcae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bcb0:	697b      	ldr	r3, [r7, #20]
 800bcb2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bcb6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	4a2a      	ldr	r2, [pc, #168]	@ (800bd64 <TIM_OC3_SetConfig+0x14c>)
 800bcbc:	4293      	cmp	r3, r2
 800bcbe:	d00f      	beq.n	800bce0 <TIM_OC3_SetConfig+0xc8>
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	4a29      	ldr	r2, [pc, #164]	@ (800bd68 <TIM_OC3_SetConfig+0x150>)
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	d00b      	beq.n	800bce0 <TIM_OC3_SetConfig+0xc8>
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	4a29      	ldr	r2, [pc, #164]	@ (800bd70 <TIM_OC3_SetConfig+0x158>)
 800bccc:	4293      	cmp	r3, r2
 800bcce:	d007      	beq.n	800bce0 <TIM_OC3_SetConfig+0xc8>
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	4a28      	ldr	r2, [pc, #160]	@ (800bd74 <TIM_OC3_SetConfig+0x15c>)
 800bcd4:	4293      	cmp	r3, r2
 800bcd6:	d003      	beq.n	800bce0 <TIM_OC3_SetConfig+0xc8>
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	4a27      	ldr	r2, [pc, #156]	@ (800bd78 <TIM_OC3_SetConfig+0x160>)
 800bcdc:	4293      	cmp	r3, r2
 800bcde:	d12f      	bne.n	800bd40 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	699b      	ldr	r3, [r3, #24]
 800bce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bce8:	d008      	beq.n	800bcfc <TIM_OC3_SetConfig+0xe4>
 800bcea:	683b      	ldr	r3, [r7, #0]
 800bcec:	699b      	ldr	r3, [r3, #24]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d004      	beq.n	800bcfc <TIM_OC3_SetConfig+0xe4>
 800bcf2:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800bcf6:	481d      	ldr	r0, [pc, #116]	@ (800bd6c <TIM_OC3_SetConfig+0x154>)
 800bcf8:	f7f8 fba0 	bl	800443c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	695b      	ldr	r3, [r3, #20]
 800bd00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd04:	d008      	beq.n	800bd18 <TIM_OC3_SetConfig+0x100>
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	695b      	ldr	r3, [r3, #20]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d004      	beq.n	800bd18 <TIM_OC3_SetConfig+0x100>
 800bd0e:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800bd12:	4816      	ldr	r0, [pc, #88]	@ (800bd6c <TIM_OC3_SetConfig+0x154>)
 800bd14:	f7f8 fb92 	bl	800443c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bd18:	693b      	ldr	r3, [r7, #16]
 800bd1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bd20:	693b      	ldr	r3, [r7, #16]
 800bd22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bd26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	695b      	ldr	r3, [r3, #20]
 800bd2c:	011b      	lsls	r3, r3, #4
 800bd2e:	693a      	ldr	r2, [r7, #16]
 800bd30:	4313      	orrs	r3, r2
 800bd32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	699b      	ldr	r3, [r3, #24]
 800bd38:	011b      	lsls	r3, r3, #4
 800bd3a:	693a      	ldr	r2, [r7, #16]
 800bd3c:	4313      	orrs	r3, r2
 800bd3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	693a      	ldr	r2, [r7, #16]
 800bd44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	68fa      	ldr	r2, [r7, #12]
 800bd4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	685a      	ldr	r2, [r3, #4]
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	697a      	ldr	r2, [r7, #20]
 800bd58:	621a      	str	r2, [r3, #32]
}
 800bd5a:	bf00      	nop
 800bd5c:	3718      	adds	r7, #24
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	bd80      	pop	{r7, pc}
 800bd62:	bf00      	nop
 800bd64:	40012c00 	.word	0x40012c00
 800bd68:	40013400 	.word	0x40013400
 800bd6c:	0800efd0 	.word	0x0800efd0
 800bd70:	40014000 	.word	0x40014000
 800bd74:	40014400 	.word	0x40014400
 800bd78:	40014800 	.word	0x40014800

0800bd7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b086      	sub	sp, #24
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
 800bd84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6a1b      	ldr	r3, [r3, #32]
 800bd8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	6a1b      	ldr	r3, [r3, #32]
 800bd90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	685b      	ldr	r3, [r3, #4]
 800bd9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	69db      	ldr	r3, [r3, #28]
 800bda2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bdaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bdb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	021b      	lsls	r3, r3, #8
 800bdbe:	68fa      	ldr	r2, [r7, #12]
 800bdc0:	4313      	orrs	r3, r2
 800bdc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bdc4:	693b      	ldr	r3, [r7, #16]
 800bdc6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bdca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	689b      	ldr	r3, [r3, #8]
 800bdd0:	031b      	lsls	r3, r3, #12
 800bdd2:	693a      	ldr	r2, [r7, #16]
 800bdd4:	4313      	orrs	r3, r2
 800bdd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	4a1e      	ldr	r2, [pc, #120]	@ (800be54 <TIM_OC4_SetConfig+0xd8>)
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d00f      	beq.n	800be00 <TIM_OC4_SetConfig+0x84>
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	4a1d      	ldr	r2, [pc, #116]	@ (800be58 <TIM_OC4_SetConfig+0xdc>)
 800bde4:	4293      	cmp	r3, r2
 800bde6:	d00b      	beq.n	800be00 <TIM_OC4_SetConfig+0x84>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	4a1c      	ldr	r2, [pc, #112]	@ (800be5c <TIM_OC4_SetConfig+0xe0>)
 800bdec:	4293      	cmp	r3, r2
 800bdee:	d007      	beq.n	800be00 <TIM_OC4_SetConfig+0x84>
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	4a1b      	ldr	r2, [pc, #108]	@ (800be60 <TIM_OC4_SetConfig+0xe4>)
 800bdf4:	4293      	cmp	r3, r2
 800bdf6:	d003      	beq.n	800be00 <TIM_OC4_SetConfig+0x84>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	4a1a      	ldr	r2, [pc, #104]	@ (800be64 <TIM_OC4_SetConfig+0xe8>)
 800bdfc:	4293      	cmp	r3, r2
 800bdfe:	d117      	bne.n	800be30 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	695b      	ldr	r3, [r3, #20]
 800be04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be08:	d008      	beq.n	800be1c <TIM_OC4_SetConfig+0xa0>
 800be0a:	683b      	ldr	r3, [r7, #0]
 800be0c:	695b      	ldr	r3, [r3, #20]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d004      	beq.n	800be1c <TIM_OC4_SetConfig+0xa0>
 800be12:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800be16:	4814      	ldr	r0, [pc, #80]	@ (800be68 <TIM_OC4_SetConfig+0xec>)
 800be18:	f7f8 fb10 	bl	800443c <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800be1c:	697b      	ldr	r3, [r7, #20]
 800be1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800be22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	695b      	ldr	r3, [r3, #20]
 800be28:	019b      	lsls	r3, r3, #6
 800be2a:	697a      	ldr	r2, [r7, #20]
 800be2c:	4313      	orrs	r3, r2
 800be2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	697a      	ldr	r2, [r7, #20]
 800be34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	68fa      	ldr	r2, [r7, #12]
 800be3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	685a      	ldr	r2, [r3, #4]
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	693a      	ldr	r2, [r7, #16]
 800be48:	621a      	str	r2, [r3, #32]
}
 800be4a:	bf00      	nop
 800be4c:	3718      	adds	r7, #24
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}
 800be52:	bf00      	nop
 800be54:	40012c00 	.word	0x40012c00
 800be58:	40013400 	.word	0x40013400
 800be5c:	40014000 	.word	0x40014000
 800be60:	40014400 	.word	0x40014400
 800be64:	40014800 	.word	0x40014800
 800be68:	0800efd0 	.word	0x0800efd0

0800be6c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b087      	sub	sp, #28
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
 800be74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6a1b      	ldr	r3, [r3, #32]
 800be7a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	6a1b      	ldr	r3, [r3, #32]
 800be80:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	685b      	ldr	r3, [r3, #4]
 800be8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800be9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	68fa      	ldr	r2, [r7, #12]
 800bea6:	4313      	orrs	r3, r2
 800bea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800beb0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	689b      	ldr	r3, [r3, #8]
 800beb6:	041b      	lsls	r3, r3, #16
 800beb8:	693a      	ldr	r2, [r7, #16]
 800beba:	4313      	orrs	r3, r2
 800bebc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	4a17      	ldr	r2, [pc, #92]	@ (800bf20 <TIM_OC5_SetConfig+0xb4>)
 800bec2:	4293      	cmp	r3, r2
 800bec4:	d00f      	beq.n	800bee6 <TIM_OC5_SetConfig+0x7a>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	4a16      	ldr	r2, [pc, #88]	@ (800bf24 <TIM_OC5_SetConfig+0xb8>)
 800beca:	4293      	cmp	r3, r2
 800becc:	d00b      	beq.n	800bee6 <TIM_OC5_SetConfig+0x7a>
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	4a15      	ldr	r2, [pc, #84]	@ (800bf28 <TIM_OC5_SetConfig+0xbc>)
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d007      	beq.n	800bee6 <TIM_OC5_SetConfig+0x7a>
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	4a14      	ldr	r2, [pc, #80]	@ (800bf2c <TIM_OC5_SetConfig+0xc0>)
 800beda:	4293      	cmp	r3, r2
 800bedc:	d003      	beq.n	800bee6 <TIM_OC5_SetConfig+0x7a>
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	4a13      	ldr	r2, [pc, #76]	@ (800bf30 <TIM_OC5_SetConfig+0xc4>)
 800bee2:	4293      	cmp	r3, r2
 800bee4:	d109      	bne.n	800befa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bee6:	697b      	ldr	r3, [r7, #20]
 800bee8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800beec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800beee:	683b      	ldr	r3, [r7, #0]
 800bef0:	695b      	ldr	r3, [r3, #20]
 800bef2:	021b      	lsls	r3, r3, #8
 800bef4:	697a      	ldr	r2, [r7, #20]
 800bef6:	4313      	orrs	r3, r2
 800bef8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	697a      	ldr	r2, [r7, #20]
 800befe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	68fa      	ldr	r2, [r7, #12]
 800bf04:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	685a      	ldr	r2, [r3, #4]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	693a      	ldr	r2, [r7, #16]
 800bf12:	621a      	str	r2, [r3, #32]
}
 800bf14:	bf00      	nop
 800bf16:	371c      	adds	r7, #28
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1e:	4770      	bx	lr
 800bf20:	40012c00 	.word	0x40012c00
 800bf24:	40013400 	.word	0x40013400
 800bf28:	40014000 	.word	0x40014000
 800bf2c:	40014400 	.word	0x40014400
 800bf30:	40014800 	.word	0x40014800

0800bf34 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bf34:	b480      	push	{r7}
 800bf36:	b087      	sub	sp, #28
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
 800bf3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	6a1b      	ldr	r3, [r3, #32]
 800bf42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6a1b      	ldr	r3, [r3, #32]
 800bf48:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	685b      	ldr	r3, [r3, #4]
 800bf54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bf62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bf68:	683b      	ldr	r3, [r7, #0]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	021b      	lsls	r3, r3, #8
 800bf6e:	68fa      	ldr	r2, [r7, #12]
 800bf70:	4313      	orrs	r3, r2
 800bf72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bf74:	693b      	ldr	r3, [r7, #16]
 800bf76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bf7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	689b      	ldr	r3, [r3, #8]
 800bf80:	051b      	lsls	r3, r3, #20
 800bf82:	693a      	ldr	r2, [r7, #16]
 800bf84:	4313      	orrs	r3, r2
 800bf86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	4a18      	ldr	r2, [pc, #96]	@ (800bfec <TIM_OC6_SetConfig+0xb8>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	d00f      	beq.n	800bfb0 <TIM_OC6_SetConfig+0x7c>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	4a17      	ldr	r2, [pc, #92]	@ (800bff0 <TIM_OC6_SetConfig+0xbc>)
 800bf94:	4293      	cmp	r3, r2
 800bf96:	d00b      	beq.n	800bfb0 <TIM_OC6_SetConfig+0x7c>
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	4a16      	ldr	r2, [pc, #88]	@ (800bff4 <TIM_OC6_SetConfig+0xc0>)
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d007      	beq.n	800bfb0 <TIM_OC6_SetConfig+0x7c>
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	4a15      	ldr	r2, [pc, #84]	@ (800bff8 <TIM_OC6_SetConfig+0xc4>)
 800bfa4:	4293      	cmp	r3, r2
 800bfa6:	d003      	beq.n	800bfb0 <TIM_OC6_SetConfig+0x7c>
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	4a14      	ldr	r2, [pc, #80]	@ (800bffc <TIM_OC6_SetConfig+0xc8>)
 800bfac:	4293      	cmp	r3, r2
 800bfae:	d109      	bne.n	800bfc4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bfb6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	695b      	ldr	r3, [r3, #20]
 800bfbc:	029b      	lsls	r3, r3, #10
 800bfbe:	697a      	ldr	r2, [r7, #20]
 800bfc0:	4313      	orrs	r3, r2
 800bfc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	697a      	ldr	r2, [r7, #20]
 800bfc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	68fa      	ldr	r2, [r7, #12]
 800bfce:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	685a      	ldr	r2, [r3, #4]
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	693a      	ldr	r2, [r7, #16]
 800bfdc:	621a      	str	r2, [r3, #32]
}
 800bfde:	bf00      	nop
 800bfe0:	371c      	adds	r7, #28
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe8:	4770      	bx	lr
 800bfea:	bf00      	nop
 800bfec:	40012c00 	.word	0x40012c00
 800bff0:	40013400 	.word	0x40013400
 800bff4:	40014000 	.word	0x40014000
 800bff8:	40014400 	.word	0x40014400
 800bffc:	40014800 	.word	0x40014800

0800c000 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c000:	b480      	push	{r7}
 800c002:	b087      	sub	sp, #28
 800c004:	af00      	add	r7, sp, #0
 800c006:	60f8      	str	r0, [r7, #12]
 800c008:	60b9      	str	r1, [r7, #8]
 800c00a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	6a1b      	ldr	r3, [r3, #32]
 800c010:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	6a1b      	ldr	r3, [r3, #32]
 800c016:	f023 0201 	bic.w	r2, r3, #1
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	699b      	ldr	r3, [r3, #24]
 800c022:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c02a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	011b      	lsls	r3, r3, #4
 800c030:	693a      	ldr	r2, [r7, #16]
 800c032:	4313      	orrs	r3, r2
 800c034:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c036:	697b      	ldr	r3, [r7, #20]
 800c038:	f023 030a 	bic.w	r3, r3, #10
 800c03c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c03e:	697a      	ldr	r2, [r7, #20]
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	4313      	orrs	r3, r2
 800c044:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	693a      	ldr	r2, [r7, #16]
 800c04a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	697a      	ldr	r2, [r7, #20]
 800c050:	621a      	str	r2, [r3, #32]
}
 800c052:	bf00      	nop
 800c054:	371c      	adds	r7, #28
 800c056:	46bd      	mov	sp, r7
 800c058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05c:	4770      	bx	lr

0800c05e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c05e:	b480      	push	{r7}
 800c060:	b087      	sub	sp, #28
 800c062:	af00      	add	r7, sp, #0
 800c064:	60f8      	str	r0, [r7, #12]
 800c066:	60b9      	str	r1, [r7, #8]
 800c068:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	6a1b      	ldr	r3, [r3, #32]
 800c06e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	6a1b      	ldr	r3, [r3, #32]
 800c074:	f023 0210 	bic.w	r2, r3, #16
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	699b      	ldr	r3, [r3, #24]
 800c080:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c082:	693b      	ldr	r3, [r7, #16]
 800c084:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c088:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	031b      	lsls	r3, r3, #12
 800c08e:	693a      	ldr	r2, [r7, #16]
 800c090:	4313      	orrs	r3, r2
 800c092:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c09a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c09c:	68bb      	ldr	r3, [r7, #8]
 800c09e:	011b      	lsls	r3, r3, #4
 800c0a0:	697a      	ldr	r2, [r7, #20]
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	693a      	ldr	r2, [r7, #16]
 800c0aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	697a      	ldr	r2, [r7, #20]
 800c0b0:	621a      	str	r2, [r3, #32]
}
 800c0b2:	bf00      	nop
 800c0b4:	371c      	adds	r7, #28
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0bc:	4770      	bx	lr

0800c0be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c0be:	b480      	push	{r7}
 800c0c0:	b085      	sub	sp, #20
 800c0c2:	af00      	add	r7, sp, #0
 800c0c4:	6078      	str	r0, [r7, #4]
 800c0c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	689b      	ldr	r3, [r3, #8]
 800c0cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c0d6:	683a      	ldr	r2, [r7, #0]
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	4313      	orrs	r3, r2
 800c0dc:	f043 0307 	orr.w	r3, r3, #7
 800c0e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	68fa      	ldr	r2, [r7, #12]
 800c0e6:	609a      	str	r2, [r3, #8]
}
 800c0e8:	bf00      	nop
 800c0ea:	3714      	adds	r7, #20
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f2:	4770      	bx	lr

0800c0f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b087      	sub	sp, #28
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	60f8      	str	r0, [r7, #12]
 800c0fc:	60b9      	str	r1, [r7, #8]
 800c0fe:	607a      	str	r2, [r7, #4]
 800c100:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	689b      	ldr	r3, [r3, #8]
 800c106:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c108:	697b      	ldr	r3, [r7, #20]
 800c10a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c10e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	021a      	lsls	r2, r3, #8
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	431a      	orrs	r2, r3
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	4313      	orrs	r3, r2
 800c11c:	697a      	ldr	r2, [r7, #20]
 800c11e:	4313      	orrs	r3, r2
 800c120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	697a      	ldr	r2, [r7, #20]
 800c126:	609a      	str	r2, [r3, #8]
}
 800c128:	bf00      	nop
 800c12a:	371c      	adds	r7, #28
 800c12c:	46bd      	mov	sp, r7
 800c12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c132:	4770      	bx	lr

0800c134 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b086      	sub	sp, #24
 800c138:	af00      	add	r7, sp, #0
 800c13a:	60f8      	str	r0, [r7, #12]
 800c13c:	60b9      	str	r1, [r7, #8]
 800c13e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	4a2f      	ldr	r2, [pc, #188]	@ (800c200 <TIM_CCxChannelCmd+0xcc>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d024      	beq.n	800c192 <TIM_CCxChannelCmd+0x5e>
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c14e:	d020      	beq.n	800c192 <TIM_CCxChannelCmd+0x5e>
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	4a2c      	ldr	r2, [pc, #176]	@ (800c204 <TIM_CCxChannelCmd+0xd0>)
 800c154:	4293      	cmp	r3, r2
 800c156:	d01c      	beq.n	800c192 <TIM_CCxChannelCmd+0x5e>
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	4a2b      	ldr	r2, [pc, #172]	@ (800c208 <TIM_CCxChannelCmd+0xd4>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d018      	beq.n	800c192 <TIM_CCxChannelCmd+0x5e>
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	4a2a      	ldr	r2, [pc, #168]	@ (800c20c <TIM_CCxChannelCmd+0xd8>)
 800c164:	4293      	cmp	r3, r2
 800c166:	d014      	beq.n	800c192 <TIM_CCxChannelCmd+0x5e>
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	4a29      	ldr	r2, [pc, #164]	@ (800c210 <TIM_CCxChannelCmd+0xdc>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d010      	beq.n	800c192 <TIM_CCxChannelCmd+0x5e>
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	4a28      	ldr	r2, [pc, #160]	@ (800c214 <TIM_CCxChannelCmd+0xe0>)
 800c174:	4293      	cmp	r3, r2
 800c176:	d00c      	beq.n	800c192 <TIM_CCxChannelCmd+0x5e>
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	4a27      	ldr	r2, [pc, #156]	@ (800c218 <TIM_CCxChannelCmd+0xe4>)
 800c17c:	4293      	cmp	r3, r2
 800c17e:	d008      	beq.n	800c192 <TIM_CCxChannelCmd+0x5e>
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	4a26      	ldr	r2, [pc, #152]	@ (800c21c <TIM_CCxChannelCmd+0xe8>)
 800c184:	4293      	cmp	r3, r2
 800c186:	d004      	beq.n	800c192 <TIM_CCxChannelCmd+0x5e>
 800c188:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800c18c:	4824      	ldr	r0, [pc, #144]	@ (800c220 <TIM_CCxChannelCmd+0xec>)
 800c18e:	f7f8 f955 	bl	800443c <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d016      	beq.n	800c1c6 <TIM_CCxChannelCmd+0x92>
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	2b04      	cmp	r3, #4
 800c19c:	d013      	beq.n	800c1c6 <TIM_CCxChannelCmd+0x92>
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	2b08      	cmp	r3, #8
 800c1a2:	d010      	beq.n	800c1c6 <TIM_CCxChannelCmd+0x92>
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	2b0c      	cmp	r3, #12
 800c1a8:	d00d      	beq.n	800c1c6 <TIM_CCxChannelCmd+0x92>
 800c1aa:	68bb      	ldr	r3, [r7, #8]
 800c1ac:	2b10      	cmp	r3, #16
 800c1ae:	d00a      	beq.n	800c1c6 <TIM_CCxChannelCmd+0x92>
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	2b14      	cmp	r3, #20
 800c1b4:	d007      	beq.n	800c1c6 <TIM_CCxChannelCmd+0x92>
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	2b3c      	cmp	r3, #60	@ 0x3c
 800c1ba:	d004      	beq.n	800c1c6 <TIM_CCxChannelCmd+0x92>
 800c1bc:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800c1c0:	4817      	ldr	r0, [pc, #92]	@ (800c220 <TIM_CCxChannelCmd+0xec>)
 800c1c2:	f7f8 f93b 	bl	800443c <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	f003 031f 	and.w	r3, r3, #31
 800c1cc:	2201      	movs	r2, #1
 800c1ce:	fa02 f303 	lsl.w	r3, r2, r3
 800c1d2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	6a1a      	ldr	r2, [r3, #32]
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	43db      	mvns	r3, r3
 800c1dc:	401a      	ands	r2, r3
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	6a1a      	ldr	r2, [r3, #32]
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	f003 031f 	and.w	r3, r3, #31
 800c1ec:	6879      	ldr	r1, [r7, #4]
 800c1ee:	fa01 f303 	lsl.w	r3, r1, r3
 800c1f2:	431a      	orrs	r2, r3
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	621a      	str	r2, [r3, #32]
}
 800c1f8:	bf00      	nop
 800c1fa:	3718      	adds	r7, #24
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bd80      	pop	{r7, pc}
 800c200:	40012c00 	.word	0x40012c00
 800c204:	40000400 	.word	0x40000400
 800c208:	40000800 	.word	0x40000800
 800c20c:	40000c00 	.word	0x40000c00
 800c210:	40013400 	.word	0x40013400
 800c214:	40014000 	.word	0x40014000
 800c218:	40014400 	.word	0x40014400
 800c21c:	40014800 	.word	0x40014800
 800c220:	0800efd0 	.word	0x0800efd0

0800c224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b084      	sub	sp, #16
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
 800c22c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	4a34      	ldr	r2, [pc, #208]	@ (800c304 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c234:	4293      	cmp	r3, r2
 800c236:	d02c      	beq.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c240:	d027      	beq.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	4a30      	ldr	r2, [pc, #192]	@ (800c308 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c248:	4293      	cmp	r3, r2
 800c24a:	d022      	beq.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	4a2e      	ldr	r2, [pc, #184]	@ (800c30c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c252:	4293      	cmp	r3, r2
 800c254:	d01d      	beq.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4a2d      	ldr	r2, [pc, #180]	@ (800c310 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c25c:	4293      	cmp	r3, r2
 800c25e:	d018      	beq.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	4a2b      	ldr	r2, [pc, #172]	@ (800c314 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c266:	4293      	cmp	r3, r2
 800c268:	d013      	beq.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	4a2a      	ldr	r2, [pc, #168]	@ (800c318 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c270:	4293      	cmp	r3, r2
 800c272:	d00e      	beq.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	4a28      	ldr	r2, [pc, #160]	@ (800c31c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c27a:	4293      	cmp	r3, r2
 800c27c:	d009      	beq.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	4a27      	ldr	r2, [pc, #156]	@ (800c320 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c284:	4293      	cmp	r3, r2
 800c286:	d004      	beq.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c288:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800c28c:	4825      	ldr	r0, [pc, #148]	@ (800c324 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c28e:	f7f8 f8d5 	bl	800443c <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d020      	beq.n	800c2dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	2b10      	cmp	r3, #16
 800c2a0:	d01c      	beq.n	800c2dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	2b20      	cmp	r3, #32
 800c2a8:	d018      	beq.n	800c2dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	2b30      	cmp	r3, #48	@ 0x30
 800c2b0:	d014      	beq.n	800c2dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	2b40      	cmp	r3, #64	@ 0x40
 800c2b8:	d010      	beq.n	800c2dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	2b50      	cmp	r3, #80	@ 0x50
 800c2c0:	d00c      	beq.n	800c2dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	2b60      	cmp	r3, #96	@ 0x60
 800c2c8:	d008      	beq.n	800c2dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	2b70      	cmp	r3, #112	@ 0x70
 800c2d0:	d004      	beq.n	800c2dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c2d2:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800c2d6:	4813      	ldr	r0, [pc, #76]	@ (800c324 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c2d8:	f7f8 f8b0 	bl	800443c <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	689b      	ldr	r3, [r3, #8]
 800c2e0:	2b80      	cmp	r3, #128	@ 0x80
 800c2e2:	d008      	beq.n	800c2f6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	689b      	ldr	r3, [r3, #8]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d004      	beq.n	800c2f6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800c2ec:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800c2f0:	480c      	ldr	r0, [pc, #48]	@ (800c324 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c2f2:	f7f8 f8a3 	bl	800443c <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c2fc:	2b01      	cmp	r3, #1
 800c2fe:	d113      	bne.n	800c328 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800c300:	2302      	movs	r3, #2
 800c302:	e0d3      	b.n	800c4ac <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800c304:	40012c00 	.word	0x40012c00
 800c308:	40000400 	.word	0x40000400
 800c30c:	40000800 	.word	0x40000800
 800c310:	40000c00 	.word	0x40000c00
 800c314:	40001000 	.word	0x40001000
 800c318:	40001400 	.word	0x40001400
 800c31c:	40013400 	.word	0x40013400
 800c320:	40014000 	.word	0x40014000
 800c324:	0800f008 	.word	0x0800f008
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2201      	movs	r2, #1
 800c32c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2202      	movs	r2, #2
 800c334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	685b      	ldr	r3, [r3, #4]
 800c33e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	689b      	ldr	r3, [r3, #8]
 800c346:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	4a59      	ldr	r2, [pc, #356]	@ (800c4b4 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800c34e:	4293      	cmp	r3, r2
 800c350:	d004      	beq.n	800c35c <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	4a58      	ldr	r2, [pc, #352]	@ (800c4b8 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d161      	bne.n	800c420 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d054      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	685b      	ldr	r3, [r3, #4]
 800c368:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c36c:	d04f      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	685b      	ldr	r3, [r3, #4]
 800c372:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c376:	d04a      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	685b      	ldr	r3, [r3, #4]
 800c37c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c380:	d045      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	685b      	ldr	r3, [r3, #4]
 800c386:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c38a:	d040      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	685b      	ldr	r3, [r3, #4]
 800c390:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800c394:	d03b      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	685b      	ldr	r3, [r3, #4]
 800c39a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c39e:	d036      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	685b      	ldr	r3, [r3, #4]
 800c3a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c3a8:	d031      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	685b      	ldr	r3, [r3, #4]
 800c3ae:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800c3b2:	d02c      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	685b      	ldr	r3, [r3, #4]
 800c3b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c3bc:	d027      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	685b      	ldr	r3, [r3, #4]
 800c3c2:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800c3c6:	d022      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	685b      	ldr	r3, [r3, #4]
 800c3cc:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800c3d0:	d01d      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	685b      	ldr	r3, [r3, #4]
 800c3d6:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800c3da:	d018      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	685b      	ldr	r3, [r3, #4]
 800c3e0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800c3e4:	d013      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	685b      	ldr	r3, [r3, #4]
 800c3ea:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800c3ee:	d00e      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	685b      	ldr	r3, [r3, #4]
 800c3f4:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800c3f8:	d009      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c3fa:	683b      	ldr	r3, [r7, #0]
 800c3fc:	685b      	ldr	r3, [r3, #4]
 800c3fe:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800c402:	d004      	beq.n	800c40e <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c404:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800c408:	482c      	ldr	r0, [pc, #176]	@ (800c4bc <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800c40a:	f7f8 f817 	bl	800443c <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c414:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	685b      	ldr	r3, [r3, #4]
 800c41a:	68fa      	ldr	r2, [r7, #12]
 800c41c:	4313      	orrs	r3, r2
 800c41e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c426:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	68fa      	ldr	r2, [r7, #12]
 800c42e:	4313      	orrs	r3, r2
 800c430:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	68fa      	ldr	r2, [r7, #12]
 800c438:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	4a1d      	ldr	r2, [pc, #116]	@ (800c4b4 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800c440:	4293      	cmp	r3, r2
 800c442:	d01d      	beq.n	800c480 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c44c:	d018      	beq.n	800c480 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	4a1b      	ldr	r2, [pc, #108]	@ (800c4c0 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800c454:	4293      	cmp	r3, r2
 800c456:	d013      	beq.n	800c480 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	4a19      	ldr	r2, [pc, #100]	@ (800c4c4 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800c45e:	4293      	cmp	r3, r2
 800c460:	d00e      	beq.n	800c480 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	4a18      	ldr	r2, [pc, #96]	@ (800c4c8 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800c468:	4293      	cmp	r3, r2
 800c46a:	d009      	beq.n	800c480 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	4a11      	ldr	r2, [pc, #68]	@ (800c4b8 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800c472:	4293      	cmp	r3, r2
 800c474:	d004      	beq.n	800c480 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	4a14      	ldr	r2, [pc, #80]	@ (800c4cc <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800c47c:	4293      	cmp	r3, r2
 800c47e:	d10c      	bne.n	800c49a <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c486:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	689b      	ldr	r3, [r3, #8]
 800c48c:	68ba      	ldr	r2, [r7, #8]
 800c48e:	4313      	orrs	r3, r2
 800c490:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	68ba      	ldr	r2, [r7, #8]
 800c498:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	2201      	movs	r2, #1
 800c49e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	2200      	movs	r2, #0
 800c4a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c4aa:	2300      	movs	r3, #0
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	3710      	adds	r7, #16
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}
 800c4b4:	40012c00 	.word	0x40012c00
 800c4b8:	40013400 	.word	0x40013400
 800c4bc:	0800f008 	.word	0x0800f008
 800c4c0:	40000400 	.word	0x40000400
 800c4c4:	40000800 	.word	0x40000800
 800c4c8:	40000c00 	.word	0x40000c00
 800c4cc:	40014000 	.word	0x40014000

0800c4d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
 800c4d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c4da:	2300      	movs	r3, #0
 800c4dc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	4a91      	ldr	r2, [pc, #580]	@ (800c728 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d018      	beq.n	800c51a <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	4a8f      	ldr	r2, [pc, #572]	@ (800c72c <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d013      	beq.n	800c51a <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4a8e      	ldr	r2, [pc, #568]	@ (800c730 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d00e      	beq.n	800c51a <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	4a8c      	ldr	r2, [pc, #560]	@ (800c734 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d009      	beq.n	800c51a <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	4a8b      	ldr	r2, [pc, #556]	@ (800c738 <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800c50c:	4293      	cmp	r3, r2
 800c50e:	d004      	beq.n	800c51a <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c510:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800c514:	4889      	ldr	r0, [pc, #548]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c516:	f7f7 ff91 	bl	800443c <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c522:	d008      	beq.n	800c536 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d004      	beq.n	800c536 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800c52c:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800c530:	4882      	ldr	r0, [pc, #520]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c532:	f7f7 ff83 	bl	800443c <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	685b      	ldr	r3, [r3, #4]
 800c53a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c53e:	d008      	beq.n	800c552 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	685b      	ldr	r3, [r3, #4]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d004      	beq.n	800c552 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800c548:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800c54c:	487b      	ldr	r0, [pc, #492]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c54e:	f7f7 ff75 	bl	800443c <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	689b      	ldr	r3, [r3, #8]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d013      	beq.n	800c582 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	689b      	ldr	r3, [r3, #8]
 800c55e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c562:	d00e      	beq.n	800c582 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	689b      	ldr	r3, [r3, #8]
 800c568:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c56c:	d009      	beq.n	800c582 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	689b      	ldr	r3, [r3, #8]
 800c572:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c576:	d004      	beq.n	800c582 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800c578:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800c57c:	486f      	ldr	r0, [pc, #444]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c57e:	f7f7 ff5d 	bl	800443c <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	68db      	ldr	r3, [r3, #12]
 800c586:	2bff      	cmp	r3, #255	@ 0xff
 800c588:	d904      	bls.n	800c594 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800c58a:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800c58e:	486b      	ldr	r0, [pc, #428]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c590:	f7f7 ff54 	bl	800443c <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	691b      	ldr	r3, [r3, #16]
 800c598:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c59c:	d008      	beq.n	800c5b0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d004      	beq.n	800c5b0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c5a6:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800c5aa:	4864      	ldr	r0, [pc, #400]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c5ac:	f7f7 ff46 	bl	800443c <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	695b      	ldr	r3, [r3, #20]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d009      	beq.n	800c5cc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	695b      	ldr	r3, [r3, #20]
 800c5bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c5c0:	d004      	beq.n	800c5cc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800c5c2:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800c5c6:	485d      	ldr	r0, [pc, #372]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c5c8:	f7f7 ff38 	bl	800443c <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	699b      	ldr	r3, [r3, #24]
 800c5d0:	2b0f      	cmp	r3, #15
 800c5d2:	d904      	bls.n	800c5de <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800c5d4:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800c5d8:	4858      	ldr	r0, [pc, #352]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c5da:	f7f7 ff2f 	bl	800443c <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c5e6:	d008      	beq.n	800c5fa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d004      	beq.n	800c5fa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c5f0:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800c5f4:	4851      	ldr	r0, [pc, #324]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c5f6:	f7f7 ff21 	bl	800443c <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c600:	2b01      	cmp	r3, #1
 800c602:	d101      	bne.n	800c608 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800c604:	2302      	movs	r3, #2
 800c606:	e08a      	b.n	800c71e <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2201      	movs	r2, #1
 800c60c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	68db      	ldr	r3, [r3, #12]
 800c61a:	4313      	orrs	r3, r2
 800c61c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	689b      	ldr	r3, [r3, #8]
 800c628:	4313      	orrs	r3, r2
 800c62a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	685b      	ldr	r3, [r3, #4]
 800c636:	4313      	orrs	r3, r2
 800c638:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	4313      	orrs	r3, r2
 800c646:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	691b      	ldr	r3, [r3, #16]
 800c652:	4313      	orrs	r3, r2
 800c654:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	695b      	ldr	r3, [r3, #20]
 800c660:	4313      	orrs	r3, r2
 800c662:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c66a:	683b      	ldr	r3, [r7, #0]
 800c66c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c66e:	4313      	orrs	r3, r2
 800c670:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	699b      	ldr	r3, [r3, #24]
 800c67c:	041b      	lsls	r3, r3, #16
 800c67e:	4313      	orrs	r3, r2
 800c680:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	4a28      	ldr	r2, [pc, #160]	@ (800c728 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800c688:	4293      	cmp	r3, r2
 800c68a:	d004      	beq.n	800c696 <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	4a26      	ldr	r2, [pc, #152]	@ (800c72c <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800c692:	4293      	cmp	r3, r2
 800c694:	d13a      	bne.n	800c70c <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	69db      	ldr	r3, [r3, #28]
 800c69a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c69e:	d008      	beq.n	800c6b2 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	69db      	ldr	r3, [r3, #28]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d004      	beq.n	800c6b2 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800c6a8:	f640 0112 	movw	r1, #2066	@ 0x812
 800c6ac:	4823      	ldr	r0, [pc, #140]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c6ae:	f7f7 fec5 	bl	800443c <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	6a1b      	ldr	r3, [r3, #32]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d009      	beq.n	800c6ce <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	6a1b      	ldr	r3, [r3, #32]
 800c6be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c6c2:	d004      	beq.n	800c6ce <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800c6c4:	f640 0113 	movw	r1, #2067	@ 0x813
 800c6c8:	481c      	ldr	r0, [pc, #112]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c6ca:	f7f7 feb7 	bl	800443c <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6d2:	2b0f      	cmp	r3, #15
 800c6d4:	d904      	bls.n	800c6e0 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800c6d6:	f640 0114 	movw	r1, #2068	@ 0x814
 800c6da:	4818      	ldr	r0, [pc, #96]	@ (800c73c <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c6dc:	f7f7 feae 	bl	800443c <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6ea:	051b      	lsls	r3, r3, #20
 800c6ec:	4313      	orrs	r3, r2
 800c6ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	69db      	ldr	r3, [r3, #28]
 800c6fa:	4313      	orrs	r3, r2
 800c6fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	6a1b      	ldr	r3, [r3, #32]
 800c708:	4313      	orrs	r3, r2
 800c70a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	68fa      	ldr	r2, [r7, #12]
 800c712:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2200      	movs	r2, #0
 800c718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c71c:	2300      	movs	r3, #0
}
 800c71e:	4618      	mov	r0, r3
 800c720:	3710      	adds	r7, #16
 800c722:	46bd      	mov	sp, r7
 800c724:	bd80      	pop	{r7, pc}
 800c726:	bf00      	nop
 800c728:	40012c00 	.word	0x40012c00
 800c72c:	40013400 	.word	0x40013400
 800c730:	40014000 	.word	0x40014000
 800c734:	40014400 	.word	0x40014400
 800c738:	40014800 	.word	0x40014800
 800c73c:	0800f008 	.word	0x0800f008

0800c740 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c740:	b480      	push	{r7}
 800c742:	b083      	sub	sp, #12
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c748:	bf00      	nop
 800c74a:	370c      	adds	r7, #12
 800c74c:	46bd      	mov	sp, r7
 800c74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c752:	4770      	bx	lr

0800c754 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c754:	b480      	push	{r7}
 800c756:	b083      	sub	sp, #12
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c75c:	bf00      	nop
 800c75e:	370c      	adds	r7, #12
 800c760:	46bd      	mov	sp, r7
 800c762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c766:	4770      	bx	lr

0800c768 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c768:	b480      	push	{r7}
 800c76a:	b083      	sub	sp, #12
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c770:	bf00      	nop
 800c772:	370c      	adds	r7, #12
 800c774:	46bd      	mov	sp, r7
 800c776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77a:	4770      	bx	lr

0800c77c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b082      	sub	sp, #8
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d101      	bne.n	800c78e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c78a:	2301      	movs	r3, #1
 800c78c:	e08b      	b.n	800c8a6 <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	699b      	ldr	r3, [r3, #24]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d023      	beq.n	800c7de <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	4a45      	ldr	r2, [pc, #276]	@ (800c8b0 <HAL_UART_Init+0x134>)
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d041      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	4a43      	ldr	r2, [pc, #268]	@ (800c8b4 <HAL_UART_Init+0x138>)
 800c7a6:	4293      	cmp	r3, r2
 800c7a8:	d03c      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	4a42      	ldr	r2, [pc, #264]	@ (800c8b8 <HAL_UART_Init+0x13c>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d037      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	4a40      	ldr	r2, [pc, #256]	@ (800c8bc <HAL_UART_Init+0x140>)
 800c7ba:	4293      	cmp	r3, r2
 800c7bc:	d032      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	4a3f      	ldr	r2, [pc, #252]	@ (800c8c0 <HAL_UART_Init+0x144>)
 800c7c4:	4293      	cmp	r3, r2
 800c7c6:	d02d      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	4a3d      	ldr	r2, [pc, #244]	@ (800c8c4 <HAL_UART_Init+0x148>)
 800c7ce:	4293      	cmp	r3, r2
 800c7d0:	d028      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c7d2:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800c7d6:	483c      	ldr	r0, [pc, #240]	@ (800c8c8 <HAL_UART_Init+0x14c>)
 800c7d8:	f7f7 fe30 	bl	800443c <assert_failed>
 800c7dc:	e022      	b.n	800c824 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4a33      	ldr	r2, [pc, #204]	@ (800c8b0 <HAL_UART_Init+0x134>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d01d      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	4a31      	ldr	r2, [pc, #196]	@ (800c8b4 <HAL_UART_Init+0x138>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d018      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	4a30      	ldr	r2, [pc, #192]	@ (800c8b8 <HAL_UART_Init+0x13c>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d013      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	4a2e      	ldr	r2, [pc, #184]	@ (800c8bc <HAL_UART_Init+0x140>)
 800c802:	4293      	cmp	r3, r2
 800c804:	d00e      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	4a2d      	ldr	r2, [pc, #180]	@ (800c8c0 <HAL_UART_Init+0x144>)
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d009      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4a2b      	ldr	r2, [pc, #172]	@ (800c8c4 <HAL_UART_Init+0x148>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d004      	beq.n	800c824 <HAL_UART_Init+0xa8>
 800c81a:	f240 1157 	movw	r1, #343	@ 0x157
 800c81e:	482a      	ldr	r0, [pc, #168]	@ (800c8c8 <HAL_UART_Init+0x14c>)
 800c820:	f7f7 fe0c 	bl	800443c <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d106      	bne.n	800c83a <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2200      	movs	r2, #0
 800c830:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c834:	6878      	ldr	r0, [r7, #4]
 800c836:	f7f8 fb3b 	bl	8004eb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2224      	movs	r2, #36	@ 0x24
 800c83e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	681a      	ldr	r2, [r3, #0]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f022 0201 	bic.w	r2, r2, #1
 800c84e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c854:	2b00      	cmp	r3, #0
 800c856:	d002      	beq.n	800c85e <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800c858:	6878      	ldr	r0, [r7, #4]
 800c85a:	f000 fc1f 	bl	800d09c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	f000 f8be 	bl	800c9e0 <UART_SetConfig>
 800c864:	4603      	mov	r3, r0
 800c866:	2b01      	cmp	r3, #1
 800c868:	d101      	bne.n	800c86e <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800c86a:	2301      	movs	r3, #1
 800c86c:	e01b      	b.n	800c8a6 <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	685a      	ldr	r2, [r3, #4]
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c87c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	689a      	ldr	r2, [r3, #8]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c88c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	681a      	ldr	r2, [r3, #0]
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f042 0201 	orr.w	r2, r2, #1
 800c89c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f000 fd5c 	bl	800d35c <UART_CheckIdleState>
 800c8a4:	4603      	mov	r3, r0
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	3708      	adds	r7, #8
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	bd80      	pop	{r7, pc}
 800c8ae:	bf00      	nop
 800c8b0:	40013800 	.word	0x40013800
 800c8b4:	40004400 	.word	0x40004400
 800c8b8:	40004800 	.word	0x40004800
 800c8bc:	40004c00 	.word	0x40004c00
 800c8c0:	40005000 	.word	0x40005000
 800c8c4:	40008000 	.word	0x40008000
 800c8c8:	0800f044 	.word	0x0800f044

0800c8cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b08a      	sub	sp, #40	@ 0x28
 800c8d0:	af02      	add	r7, sp, #8
 800c8d2:	60f8      	str	r0, [r7, #12]
 800c8d4:	60b9      	str	r1, [r7, #8]
 800c8d6:	603b      	str	r3, [r7, #0]
 800c8d8:	4613      	mov	r3, r2
 800c8da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c8e0:	2b20      	cmp	r3, #32
 800c8e2:	d177      	bne.n	800c9d4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800c8e4:	68bb      	ldr	r3, [r7, #8]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d002      	beq.n	800c8f0 <HAL_UART_Transmit+0x24>
 800c8ea:	88fb      	ldrh	r3, [r7, #6]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d101      	bne.n	800c8f4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800c8f0:	2301      	movs	r3, #1
 800c8f2:	e070      	b.n	800c9d6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	2221      	movs	r2, #33	@ 0x21
 800c900:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c902:	f7f8 fbc5 	bl	8005090 <HAL_GetTick>
 800c906:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	88fa      	ldrh	r2, [r7, #6]
 800c90c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	88fa      	ldrh	r2, [r7, #6]
 800c914:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	689b      	ldr	r3, [r3, #8]
 800c91c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c920:	d108      	bne.n	800c934 <HAL_UART_Transmit+0x68>
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	691b      	ldr	r3, [r3, #16]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d104      	bne.n	800c934 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800c92a:	2300      	movs	r3, #0
 800c92c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	61bb      	str	r3, [r7, #24]
 800c932:	e003      	b.n	800c93c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c938:	2300      	movs	r3, #0
 800c93a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c93c:	e02f      	b.n	800c99e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	9300      	str	r3, [sp, #0]
 800c942:	697b      	ldr	r3, [r7, #20]
 800c944:	2200      	movs	r2, #0
 800c946:	2180      	movs	r1, #128	@ 0x80
 800c948:	68f8      	ldr	r0, [r7, #12]
 800c94a:	f000 fdaf 	bl	800d4ac <UART_WaitOnFlagUntilTimeout>
 800c94e:	4603      	mov	r3, r0
 800c950:	2b00      	cmp	r3, #0
 800c952:	d004      	beq.n	800c95e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	2220      	movs	r2, #32
 800c958:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800c95a:	2303      	movs	r3, #3
 800c95c:	e03b      	b.n	800c9d6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800c95e:	69fb      	ldr	r3, [r7, #28]
 800c960:	2b00      	cmp	r3, #0
 800c962:	d10b      	bne.n	800c97c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c964:	69bb      	ldr	r3, [r7, #24]
 800c966:	881a      	ldrh	r2, [r3, #0]
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c970:	b292      	uxth	r2, r2
 800c972:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c974:	69bb      	ldr	r3, [r7, #24]
 800c976:	3302      	adds	r3, #2
 800c978:	61bb      	str	r3, [r7, #24]
 800c97a:	e007      	b.n	800c98c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c97c:	69fb      	ldr	r3, [r7, #28]
 800c97e:	781a      	ldrb	r2, [r3, #0]
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c986:	69fb      	ldr	r3, [r7, #28]
 800c988:	3301      	adds	r3, #1
 800c98a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c992:	b29b      	uxth	r3, r3
 800c994:	3b01      	subs	r3, #1
 800c996:	b29a      	uxth	r2, r3
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c9a4:	b29b      	uxth	r3, r3
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d1c9      	bne.n	800c93e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c9aa:	683b      	ldr	r3, [r7, #0]
 800c9ac:	9300      	str	r3, [sp, #0]
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	2140      	movs	r1, #64	@ 0x40
 800c9b4:	68f8      	ldr	r0, [r7, #12]
 800c9b6:	f000 fd79 	bl	800d4ac <UART_WaitOnFlagUntilTimeout>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d004      	beq.n	800c9ca <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	2220      	movs	r2, #32
 800c9c4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800c9c6:	2303      	movs	r3, #3
 800c9c8:	e005      	b.n	800c9d6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	2220      	movs	r2, #32
 800c9ce:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	e000      	b.n	800c9d6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800c9d4:	2302      	movs	r3, #2
  }
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3720      	adds	r7, #32
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
	...

0800c9e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c9e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c9e4:	b08a      	sub	sp, #40	@ 0x28
 800c9e6:	af00      	add	r7, sp, #0
 800c9e8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	685b      	ldr	r3, [r3, #4]
 800c9f4:	4a9e      	ldr	r2, [pc, #632]	@ (800cc70 <UART_SetConfig+0x290>)
 800c9f6:	4293      	cmp	r3, r2
 800c9f8:	d904      	bls.n	800ca04 <UART_SetConfig+0x24>
 800c9fa:	f640 4158 	movw	r1, #3160	@ 0xc58
 800c9fe:	489d      	ldr	r0, [pc, #628]	@ (800cc74 <UART_SetConfig+0x294>)
 800ca00:	f7f7 fd1c 	bl	800443c <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	689b      	ldr	r3, [r3, #8]
 800ca08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca0c:	d00d      	beq.n	800ca2a <UART_SetConfig+0x4a>
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	689b      	ldr	r3, [r3, #8]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d009      	beq.n	800ca2a <UART_SetConfig+0x4a>
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	689b      	ldr	r3, [r3, #8]
 800ca1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca1e:	d004      	beq.n	800ca2a <UART_SetConfig+0x4a>
 800ca20:	f640 4159 	movw	r1, #3161	@ 0xc59
 800ca24:	4893      	ldr	r0, [pc, #588]	@ (800cc74 <UART_SetConfig+0x294>)
 800ca26:	f7f7 fd09 	bl	800443c <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	4a92      	ldr	r2, [pc, #584]	@ (800cc78 <UART_SetConfig+0x298>)
 800ca30:	4293      	cmp	r3, r2
 800ca32:	d10e      	bne.n	800ca52 <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	68db      	ldr	r3, [r3, #12]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d030      	beq.n	800ca9e <UART_SetConfig+0xbe>
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	68db      	ldr	r3, [r3, #12]
 800ca40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ca44:	d02b      	beq.n	800ca9e <UART_SetConfig+0xbe>
 800ca46:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800ca4a:	488a      	ldr	r0, [pc, #552]	@ (800cc74 <UART_SetConfig+0x294>)
 800ca4c:	f7f7 fcf6 	bl	800443c <assert_failed>
 800ca50:	e025      	b.n	800ca9e <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	68db      	ldr	r3, [r3, #12]
 800ca56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca5a:	d012      	beq.n	800ca82 <UART_SetConfig+0xa2>
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	68db      	ldr	r3, [r3, #12]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d00e      	beq.n	800ca82 <UART_SetConfig+0xa2>
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	68db      	ldr	r3, [r3, #12]
 800ca68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ca6c:	d009      	beq.n	800ca82 <UART_SetConfig+0xa2>
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	68db      	ldr	r3, [r3, #12]
 800ca72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ca76:	d004      	beq.n	800ca82 <UART_SetConfig+0xa2>
 800ca78:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800ca7c:	487d      	ldr	r0, [pc, #500]	@ (800cc74 <UART_SetConfig+0x294>)
 800ca7e:	f7f7 fcdd 	bl	800443c <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	6a1b      	ldr	r3, [r3, #32]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d009      	beq.n	800ca9e <UART_SetConfig+0xbe>
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	6a1b      	ldr	r3, [r3, #32]
 800ca8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ca92:	d004      	beq.n	800ca9e <UART_SetConfig+0xbe>
 800ca94:	f640 4161 	movw	r1, #3169	@ 0xc61
 800ca98:	4876      	ldr	r0, [pc, #472]	@ (800cc74 <UART_SetConfig+0x294>)
 800ca9a:	f7f7 fccf 	bl	800443c <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	691b      	ldr	r3, [r3, #16]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d00e      	beq.n	800cac4 <UART_SetConfig+0xe4>
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	691b      	ldr	r3, [r3, #16]
 800caaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800caae:	d009      	beq.n	800cac4 <UART_SetConfig+0xe4>
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	691b      	ldr	r3, [r3, #16]
 800cab4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800cab8:	d004      	beq.n	800cac4 <UART_SetConfig+0xe4>
 800caba:	f640 4164 	movw	r1, #3172	@ 0xc64
 800cabe:	486d      	ldr	r0, [pc, #436]	@ (800cc74 <UART_SetConfig+0x294>)
 800cac0:	f7f7 fcbc 	bl	800443c <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	695b      	ldr	r3, [r3, #20]
 800cac8:	f023 030c 	bic.w	r3, r3, #12
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d103      	bne.n	800cad8 <UART_SetConfig+0xf8>
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	695b      	ldr	r3, [r3, #20]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d104      	bne.n	800cae2 <UART_SetConfig+0x102>
 800cad8:	f640 4165 	movw	r1, #3173	@ 0xc65
 800cadc:	4865      	ldr	r0, [pc, #404]	@ (800cc74 <UART_SetConfig+0x294>)
 800cade:	f7f7 fcad 	bl	800443c <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	699b      	ldr	r3, [r3, #24]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d013      	beq.n	800cb12 <UART_SetConfig+0x132>
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	699b      	ldr	r3, [r3, #24]
 800caee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800caf2:	d00e      	beq.n	800cb12 <UART_SetConfig+0x132>
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	699b      	ldr	r3, [r3, #24]
 800caf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cafc:	d009      	beq.n	800cb12 <UART_SetConfig+0x132>
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	699b      	ldr	r3, [r3, #24]
 800cb02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cb06:	d004      	beq.n	800cb12 <UART_SetConfig+0x132>
 800cb08:	f640 4166 	movw	r1, #3174	@ 0xc66
 800cb0c:	4859      	ldr	r0, [pc, #356]	@ (800cc74 <UART_SetConfig+0x294>)
 800cb0e:	f7f7 fc95 	bl	800443c <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	69db      	ldr	r3, [r3, #28]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d009      	beq.n	800cb2e <UART_SetConfig+0x14e>
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	69db      	ldr	r3, [r3, #28]
 800cb1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cb22:	d004      	beq.n	800cb2e <UART_SetConfig+0x14e>
 800cb24:	f640 4167 	movw	r1, #3175	@ 0xc67
 800cb28:	4852      	ldr	r0, [pc, #328]	@ (800cc74 <UART_SetConfig+0x294>)
 800cb2a:	f7f7 fc87 	bl	800443c <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	689a      	ldr	r2, [r3, #8]
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	691b      	ldr	r3, [r3, #16]
 800cb36:	431a      	orrs	r2, r3
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	695b      	ldr	r3, [r3, #20]
 800cb3c:	431a      	orrs	r2, r3
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	69db      	ldr	r3, [r3, #28]
 800cb42:	4313      	orrs	r3, r2
 800cb44:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	681a      	ldr	r2, [r3, #0]
 800cb4c:	4b4b      	ldr	r3, [pc, #300]	@ (800cc7c <UART_SetConfig+0x29c>)
 800cb4e:	4013      	ands	r3, r2
 800cb50:	68fa      	ldr	r2, [r7, #12]
 800cb52:	6812      	ldr	r2, [r2, #0]
 800cb54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cb56:	430b      	orrs	r3, r1
 800cb58:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	685b      	ldr	r3, [r3, #4]
 800cb60:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	68da      	ldr	r2, [r3, #12]
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	430a      	orrs	r2, r1
 800cb6e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	699b      	ldr	r3, [r3, #24]
 800cb74:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	4a3f      	ldr	r2, [pc, #252]	@ (800cc78 <UART_SetConfig+0x298>)
 800cb7c:	4293      	cmp	r3, r2
 800cb7e:	d004      	beq.n	800cb8a <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	6a1b      	ldr	r3, [r3, #32]
 800cb84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb86:	4313      	orrs	r3, r2
 800cb88:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	689b      	ldr	r3, [r3, #8]
 800cb90:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb9a:	430a      	orrs	r2, r1
 800cb9c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	4a37      	ldr	r2, [pc, #220]	@ (800cc80 <UART_SetConfig+0x2a0>)
 800cba4:	4293      	cmp	r3, r2
 800cba6:	d125      	bne.n	800cbf4 <UART_SetConfig+0x214>
 800cba8:	4b36      	ldr	r3, [pc, #216]	@ (800cc84 <UART_SetConfig+0x2a4>)
 800cbaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cbae:	f003 0303 	and.w	r3, r3, #3
 800cbb2:	2b03      	cmp	r3, #3
 800cbb4:	d81a      	bhi.n	800cbec <UART_SetConfig+0x20c>
 800cbb6:	a201      	add	r2, pc, #4	@ (adr r2, 800cbbc <UART_SetConfig+0x1dc>)
 800cbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbbc:	0800cbcd 	.word	0x0800cbcd
 800cbc0:	0800cbdd 	.word	0x0800cbdd
 800cbc4:	0800cbd5 	.word	0x0800cbd5
 800cbc8:	0800cbe5 	.word	0x0800cbe5
 800cbcc:	2301      	movs	r3, #1
 800cbce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbd2:	e114      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cbd4:	2302      	movs	r3, #2
 800cbd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbda:	e110      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cbdc:	2304      	movs	r3, #4
 800cbde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbe2:	e10c      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cbe4:	2308      	movs	r3, #8
 800cbe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbea:	e108      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cbec:	2310      	movs	r3, #16
 800cbee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbf2:	e104      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	4a23      	ldr	r2, [pc, #140]	@ (800cc88 <UART_SetConfig+0x2a8>)
 800cbfa:	4293      	cmp	r3, r2
 800cbfc:	d146      	bne.n	800cc8c <UART_SetConfig+0x2ac>
 800cbfe:	4b21      	ldr	r3, [pc, #132]	@ (800cc84 <UART_SetConfig+0x2a4>)
 800cc00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc04:	f003 030c 	and.w	r3, r3, #12
 800cc08:	2b0c      	cmp	r3, #12
 800cc0a:	d82d      	bhi.n	800cc68 <UART_SetConfig+0x288>
 800cc0c:	a201      	add	r2, pc, #4	@ (adr r2, 800cc14 <UART_SetConfig+0x234>)
 800cc0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc12:	bf00      	nop
 800cc14:	0800cc49 	.word	0x0800cc49
 800cc18:	0800cc69 	.word	0x0800cc69
 800cc1c:	0800cc69 	.word	0x0800cc69
 800cc20:	0800cc69 	.word	0x0800cc69
 800cc24:	0800cc59 	.word	0x0800cc59
 800cc28:	0800cc69 	.word	0x0800cc69
 800cc2c:	0800cc69 	.word	0x0800cc69
 800cc30:	0800cc69 	.word	0x0800cc69
 800cc34:	0800cc51 	.word	0x0800cc51
 800cc38:	0800cc69 	.word	0x0800cc69
 800cc3c:	0800cc69 	.word	0x0800cc69
 800cc40:	0800cc69 	.word	0x0800cc69
 800cc44:	0800cc61 	.word	0x0800cc61
 800cc48:	2300      	movs	r3, #0
 800cc4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cc4e:	e0d6      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cc50:	2302      	movs	r3, #2
 800cc52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cc56:	e0d2      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cc58:	2304      	movs	r3, #4
 800cc5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cc5e:	e0ce      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cc60:	2308      	movs	r3, #8
 800cc62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cc66:	e0ca      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cc68:	2310      	movs	r3, #16
 800cc6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cc6e:	e0c6      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cc70:	00989680 	.word	0x00989680
 800cc74:	0800f044 	.word	0x0800f044
 800cc78:	40008000 	.word	0x40008000
 800cc7c:	efff69f3 	.word	0xefff69f3
 800cc80:	40013800 	.word	0x40013800
 800cc84:	40021000 	.word	0x40021000
 800cc88:	40004400 	.word	0x40004400
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	4aae      	ldr	r2, [pc, #696]	@ (800cf4c <UART_SetConfig+0x56c>)
 800cc92:	4293      	cmp	r3, r2
 800cc94:	d125      	bne.n	800cce2 <UART_SetConfig+0x302>
 800cc96:	4bae      	ldr	r3, [pc, #696]	@ (800cf50 <UART_SetConfig+0x570>)
 800cc98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc9c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cca0:	2b30      	cmp	r3, #48	@ 0x30
 800cca2:	d016      	beq.n	800ccd2 <UART_SetConfig+0x2f2>
 800cca4:	2b30      	cmp	r3, #48	@ 0x30
 800cca6:	d818      	bhi.n	800ccda <UART_SetConfig+0x2fa>
 800cca8:	2b20      	cmp	r3, #32
 800ccaa:	d00a      	beq.n	800ccc2 <UART_SetConfig+0x2e2>
 800ccac:	2b20      	cmp	r3, #32
 800ccae:	d814      	bhi.n	800ccda <UART_SetConfig+0x2fa>
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d002      	beq.n	800ccba <UART_SetConfig+0x2da>
 800ccb4:	2b10      	cmp	r3, #16
 800ccb6:	d008      	beq.n	800ccca <UART_SetConfig+0x2ea>
 800ccb8:	e00f      	b.n	800ccda <UART_SetConfig+0x2fa>
 800ccba:	2300      	movs	r3, #0
 800ccbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ccc0:	e09d      	b.n	800cdfe <UART_SetConfig+0x41e>
 800ccc2:	2302      	movs	r3, #2
 800ccc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ccc8:	e099      	b.n	800cdfe <UART_SetConfig+0x41e>
 800ccca:	2304      	movs	r3, #4
 800cccc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ccd0:	e095      	b.n	800cdfe <UART_SetConfig+0x41e>
 800ccd2:	2308      	movs	r3, #8
 800ccd4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ccd8:	e091      	b.n	800cdfe <UART_SetConfig+0x41e>
 800ccda:	2310      	movs	r3, #16
 800ccdc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cce0:	e08d      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	4a9b      	ldr	r2, [pc, #620]	@ (800cf54 <UART_SetConfig+0x574>)
 800cce8:	4293      	cmp	r3, r2
 800ccea:	d125      	bne.n	800cd38 <UART_SetConfig+0x358>
 800ccec:	4b98      	ldr	r3, [pc, #608]	@ (800cf50 <UART_SetConfig+0x570>)
 800ccee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ccf2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ccf6:	2bc0      	cmp	r3, #192	@ 0xc0
 800ccf8:	d016      	beq.n	800cd28 <UART_SetConfig+0x348>
 800ccfa:	2bc0      	cmp	r3, #192	@ 0xc0
 800ccfc:	d818      	bhi.n	800cd30 <UART_SetConfig+0x350>
 800ccfe:	2b80      	cmp	r3, #128	@ 0x80
 800cd00:	d00a      	beq.n	800cd18 <UART_SetConfig+0x338>
 800cd02:	2b80      	cmp	r3, #128	@ 0x80
 800cd04:	d814      	bhi.n	800cd30 <UART_SetConfig+0x350>
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d002      	beq.n	800cd10 <UART_SetConfig+0x330>
 800cd0a:	2b40      	cmp	r3, #64	@ 0x40
 800cd0c:	d008      	beq.n	800cd20 <UART_SetConfig+0x340>
 800cd0e:	e00f      	b.n	800cd30 <UART_SetConfig+0x350>
 800cd10:	2300      	movs	r3, #0
 800cd12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd16:	e072      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd18:	2302      	movs	r3, #2
 800cd1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd1e:	e06e      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd20:	2304      	movs	r3, #4
 800cd22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd26:	e06a      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd28:	2308      	movs	r3, #8
 800cd2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd2e:	e066      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd30:	2310      	movs	r3, #16
 800cd32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd36:	e062      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	4a86      	ldr	r2, [pc, #536]	@ (800cf58 <UART_SetConfig+0x578>)
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d12a      	bne.n	800cd98 <UART_SetConfig+0x3b8>
 800cd42:	4b83      	ldr	r3, [pc, #524]	@ (800cf50 <UART_SetConfig+0x570>)
 800cd44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cd4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cd50:	d01a      	beq.n	800cd88 <UART_SetConfig+0x3a8>
 800cd52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cd56:	d81b      	bhi.n	800cd90 <UART_SetConfig+0x3b0>
 800cd58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd5c:	d00c      	beq.n	800cd78 <UART_SetConfig+0x398>
 800cd5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd62:	d815      	bhi.n	800cd90 <UART_SetConfig+0x3b0>
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d003      	beq.n	800cd70 <UART_SetConfig+0x390>
 800cd68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd6c:	d008      	beq.n	800cd80 <UART_SetConfig+0x3a0>
 800cd6e:	e00f      	b.n	800cd90 <UART_SetConfig+0x3b0>
 800cd70:	2300      	movs	r3, #0
 800cd72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd76:	e042      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd78:	2302      	movs	r3, #2
 800cd7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd7e:	e03e      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd80:	2304      	movs	r3, #4
 800cd82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd86:	e03a      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd88:	2308      	movs	r3, #8
 800cd8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd8e:	e036      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd90:	2310      	movs	r3, #16
 800cd92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cd96:	e032      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	4a6f      	ldr	r2, [pc, #444]	@ (800cf5c <UART_SetConfig+0x57c>)
 800cd9e:	4293      	cmp	r3, r2
 800cda0:	d12a      	bne.n	800cdf8 <UART_SetConfig+0x418>
 800cda2:	4b6b      	ldr	r3, [pc, #428]	@ (800cf50 <UART_SetConfig+0x570>)
 800cda4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cda8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cdac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cdb0:	d01a      	beq.n	800cde8 <UART_SetConfig+0x408>
 800cdb2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cdb6:	d81b      	bhi.n	800cdf0 <UART_SetConfig+0x410>
 800cdb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cdbc:	d00c      	beq.n	800cdd8 <UART_SetConfig+0x3f8>
 800cdbe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cdc2:	d815      	bhi.n	800cdf0 <UART_SetConfig+0x410>
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d003      	beq.n	800cdd0 <UART_SetConfig+0x3f0>
 800cdc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cdcc:	d008      	beq.n	800cde0 <UART_SetConfig+0x400>
 800cdce:	e00f      	b.n	800cdf0 <UART_SetConfig+0x410>
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cdd6:	e012      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cdd8:	2302      	movs	r3, #2
 800cdda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cdde:	e00e      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cde0:	2304      	movs	r3, #4
 800cde2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cde6:	e00a      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cde8:	2308      	movs	r3, #8
 800cdea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cdee:	e006      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cdf0:	2310      	movs	r3, #16
 800cdf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cdf6:	e002      	b.n	800cdfe <UART_SetConfig+0x41e>
 800cdf8:	2310      	movs	r3, #16
 800cdfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	4a56      	ldr	r2, [pc, #344]	@ (800cf5c <UART_SetConfig+0x57c>)
 800ce04:	4293      	cmp	r3, r2
 800ce06:	d17a      	bne.n	800cefe <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ce08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ce0c:	2b08      	cmp	r3, #8
 800ce0e:	d824      	bhi.n	800ce5a <UART_SetConfig+0x47a>
 800ce10:	a201      	add	r2, pc, #4	@ (adr r2, 800ce18 <UART_SetConfig+0x438>)
 800ce12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce16:	bf00      	nop
 800ce18:	0800ce3d 	.word	0x0800ce3d
 800ce1c:	0800ce5b 	.word	0x0800ce5b
 800ce20:	0800ce45 	.word	0x0800ce45
 800ce24:	0800ce5b 	.word	0x0800ce5b
 800ce28:	0800ce4b 	.word	0x0800ce4b
 800ce2c:	0800ce5b 	.word	0x0800ce5b
 800ce30:	0800ce5b 	.word	0x0800ce5b
 800ce34:	0800ce5b 	.word	0x0800ce5b
 800ce38:	0800ce53 	.word	0x0800ce53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ce3c:	f7fa fd5c 	bl	80078f8 <HAL_RCC_GetPCLK1Freq>
 800ce40:	61f8      	str	r0, [r7, #28]
        break;
 800ce42:	e010      	b.n	800ce66 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ce44:	4b46      	ldr	r3, [pc, #280]	@ (800cf60 <UART_SetConfig+0x580>)
 800ce46:	61fb      	str	r3, [r7, #28]
        break;
 800ce48:	e00d      	b.n	800ce66 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ce4a:	f7fa fcbd 	bl	80077c8 <HAL_RCC_GetSysClockFreq>
 800ce4e:	61f8      	str	r0, [r7, #28]
        break;
 800ce50:	e009      	b.n	800ce66 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ce52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce56:	61fb      	str	r3, [r7, #28]
        break;
 800ce58:	e005      	b.n	800ce66 <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ce5e:	2301      	movs	r3, #1
 800ce60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800ce64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ce66:	69fb      	ldr	r3, [r7, #28]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	f000 8107 	beq.w	800d07c <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	685a      	ldr	r2, [r3, #4]
 800ce72:	4613      	mov	r3, r2
 800ce74:	005b      	lsls	r3, r3, #1
 800ce76:	4413      	add	r3, r2
 800ce78:	69fa      	ldr	r2, [r7, #28]
 800ce7a:	429a      	cmp	r2, r3
 800ce7c:	d305      	bcc.n	800ce8a <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ce84:	69fa      	ldr	r2, [r7, #28]
 800ce86:	429a      	cmp	r2, r3
 800ce88:	d903      	bls.n	800ce92 <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800ce90:	e0f4      	b.n	800d07c <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ce92:	69fb      	ldr	r3, [r7, #28]
 800ce94:	2200      	movs	r2, #0
 800ce96:	461c      	mov	r4, r3
 800ce98:	4615      	mov	r5, r2
 800ce9a:	f04f 0200 	mov.w	r2, #0
 800ce9e:	f04f 0300 	mov.w	r3, #0
 800cea2:	022b      	lsls	r3, r5, #8
 800cea4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800cea8:	0222      	lsls	r2, r4, #8
 800ceaa:	68f9      	ldr	r1, [r7, #12]
 800ceac:	6849      	ldr	r1, [r1, #4]
 800ceae:	0849      	lsrs	r1, r1, #1
 800ceb0:	2000      	movs	r0, #0
 800ceb2:	4688      	mov	r8, r1
 800ceb4:	4681      	mov	r9, r0
 800ceb6:	eb12 0a08 	adds.w	sl, r2, r8
 800ceba:	eb43 0b09 	adc.w	fp, r3, r9
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	685b      	ldr	r3, [r3, #4]
 800cec2:	2200      	movs	r2, #0
 800cec4:	603b      	str	r3, [r7, #0]
 800cec6:	607a      	str	r2, [r7, #4]
 800cec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cecc:	4650      	mov	r0, sl
 800cece:	4659      	mov	r1, fp
 800ced0:	f7f3 f9ce 	bl	8000270 <__aeabi_uldivmod>
 800ced4:	4602      	mov	r2, r0
 800ced6:	460b      	mov	r3, r1
 800ced8:	4613      	mov	r3, r2
 800ceda:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cedc:	69bb      	ldr	r3, [r7, #24]
 800cede:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cee2:	d308      	bcc.n	800cef6 <UART_SetConfig+0x516>
 800cee4:	69bb      	ldr	r3, [r7, #24]
 800cee6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ceea:	d204      	bcs.n	800cef6 <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	69ba      	ldr	r2, [r7, #24]
 800cef2:	60da      	str	r2, [r3, #12]
 800cef4:	e0c2      	b.n	800d07c <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 800cef6:	2301      	movs	r3, #1
 800cef8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800cefc:	e0be      	b.n	800d07c <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	69db      	ldr	r3, [r3, #28]
 800cf02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cf06:	d16a      	bne.n	800cfde <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 800cf08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cf0c:	2b08      	cmp	r3, #8
 800cf0e:	d834      	bhi.n	800cf7a <UART_SetConfig+0x59a>
 800cf10:	a201      	add	r2, pc, #4	@ (adr r2, 800cf18 <UART_SetConfig+0x538>)
 800cf12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf16:	bf00      	nop
 800cf18:	0800cf3d 	.word	0x0800cf3d
 800cf1c:	0800cf45 	.word	0x0800cf45
 800cf20:	0800cf65 	.word	0x0800cf65
 800cf24:	0800cf7b 	.word	0x0800cf7b
 800cf28:	0800cf6b 	.word	0x0800cf6b
 800cf2c:	0800cf7b 	.word	0x0800cf7b
 800cf30:	0800cf7b 	.word	0x0800cf7b
 800cf34:	0800cf7b 	.word	0x0800cf7b
 800cf38:	0800cf73 	.word	0x0800cf73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cf3c:	f7fa fcdc 	bl	80078f8 <HAL_RCC_GetPCLK1Freq>
 800cf40:	61f8      	str	r0, [r7, #28]
        break;
 800cf42:	e020      	b.n	800cf86 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cf44:	f7fa fcee 	bl	8007924 <HAL_RCC_GetPCLK2Freq>
 800cf48:	61f8      	str	r0, [r7, #28]
        break;
 800cf4a:	e01c      	b.n	800cf86 <UART_SetConfig+0x5a6>
 800cf4c:	40004800 	.word	0x40004800
 800cf50:	40021000 	.word	0x40021000
 800cf54:	40004c00 	.word	0x40004c00
 800cf58:	40005000 	.word	0x40005000
 800cf5c:	40008000 	.word	0x40008000
 800cf60:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cf64:	4b4c      	ldr	r3, [pc, #304]	@ (800d098 <UART_SetConfig+0x6b8>)
 800cf66:	61fb      	str	r3, [r7, #28]
        break;
 800cf68:	e00d      	b.n	800cf86 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cf6a:	f7fa fc2d 	bl	80077c8 <HAL_RCC_GetSysClockFreq>
 800cf6e:	61f8      	str	r0, [r7, #28]
        break;
 800cf70:	e009      	b.n	800cf86 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cf72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf76:	61fb      	str	r3, [r7, #28]
        break;
 800cf78:	e005      	b.n	800cf86 <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800cf7e:	2301      	movs	r3, #1
 800cf80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800cf84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cf86:	69fb      	ldr	r3, [r7, #28]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d077      	beq.n	800d07c <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800cf8c:	69fb      	ldr	r3, [r7, #28]
 800cf8e:	005a      	lsls	r2, r3, #1
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	685b      	ldr	r3, [r3, #4]
 800cf94:	085b      	lsrs	r3, r3, #1
 800cf96:	441a      	add	r2, r3
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	685b      	ldr	r3, [r3, #4]
 800cf9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfa0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cfa2:	69bb      	ldr	r3, [r7, #24]
 800cfa4:	2b0f      	cmp	r3, #15
 800cfa6:	d916      	bls.n	800cfd6 <UART_SetConfig+0x5f6>
 800cfa8:	69bb      	ldr	r3, [r7, #24]
 800cfaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfae:	d212      	bcs.n	800cfd6 <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cfb0:	69bb      	ldr	r3, [r7, #24]
 800cfb2:	b29b      	uxth	r3, r3
 800cfb4:	f023 030f 	bic.w	r3, r3, #15
 800cfb8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cfba:	69bb      	ldr	r3, [r7, #24]
 800cfbc:	085b      	lsrs	r3, r3, #1
 800cfbe:	b29b      	uxth	r3, r3
 800cfc0:	f003 0307 	and.w	r3, r3, #7
 800cfc4:	b29a      	uxth	r2, r3
 800cfc6:	8afb      	ldrh	r3, [r7, #22]
 800cfc8:	4313      	orrs	r3, r2
 800cfca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	8afa      	ldrh	r2, [r7, #22]
 800cfd2:	60da      	str	r2, [r3, #12]
 800cfd4:	e052      	b.n	800d07c <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800cfd6:	2301      	movs	r3, #1
 800cfd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800cfdc:	e04e      	b.n	800d07c <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cfde:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cfe2:	2b08      	cmp	r3, #8
 800cfe4:	d827      	bhi.n	800d036 <UART_SetConfig+0x656>
 800cfe6:	a201      	add	r2, pc, #4	@ (adr r2, 800cfec <UART_SetConfig+0x60c>)
 800cfe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfec:	0800d011 	.word	0x0800d011
 800cff0:	0800d019 	.word	0x0800d019
 800cff4:	0800d021 	.word	0x0800d021
 800cff8:	0800d037 	.word	0x0800d037
 800cffc:	0800d027 	.word	0x0800d027
 800d000:	0800d037 	.word	0x0800d037
 800d004:	0800d037 	.word	0x0800d037
 800d008:	0800d037 	.word	0x0800d037
 800d00c:	0800d02f 	.word	0x0800d02f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d010:	f7fa fc72 	bl	80078f8 <HAL_RCC_GetPCLK1Freq>
 800d014:	61f8      	str	r0, [r7, #28]
        break;
 800d016:	e014      	b.n	800d042 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d018:	f7fa fc84 	bl	8007924 <HAL_RCC_GetPCLK2Freq>
 800d01c:	61f8      	str	r0, [r7, #28]
        break;
 800d01e:	e010      	b.n	800d042 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d020:	4b1d      	ldr	r3, [pc, #116]	@ (800d098 <UART_SetConfig+0x6b8>)
 800d022:	61fb      	str	r3, [r7, #28]
        break;
 800d024:	e00d      	b.n	800d042 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d026:	f7fa fbcf 	bl	80077c8 <HAL_RCC_GetSysClockFreq>
 800d02a:	61f8      	str	r0, [r7, #28]
        break;
 800d02c:	e009      	b.n	800d042 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d02e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d032:	61fb      	str	r3, [r7, #28]
        break;
 800d034:	e005      	b.n	800d042 <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 800d036:	2300      	movs	r3, #0
 800d038:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d03a:	2301      	movs	r3, #1
 800d03c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800d040:	bf00      	nop
    }

    if (pclk != 0U)
 800d042:	69fb      	ldr	r3, [r7, #28]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d019      	beq.n	800d07c <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	685b      	ldr	r3, [r3, #4]
 800d04c:	085a      	lsrs	r2, r3, #1
 800d04e:	69fb      	ldr	r3, [r7, #28]
 800d050:	441a      	add	r2, r3
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	685b      	ldr	r3, [r3, #4]
 800d056:	fbb2 f3f3 	udiv	r3, r2, r3
 800d05a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d05c:	69bb      	ldr	r3, [r7, #24]
 800d05e:	2b0f      	cmp	r3, #15
 800d060:	d909      	bls.n	800d076 <UART_SetConfig+0x696>
 800d062:	69bb      	ldr	r3, [r7, #24]
 800d064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d068:	d205      	bcs.n	800d076 <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d06a:	69bb      	ldr	r3, [r7, #24]
 800d06c:	b29a      	uxth	r2, r3
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	60da      	str	r2, [r3, #12]
 800d074:	e002      	b.n	800d07c <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800d076:	2301      	movs	r3, #1
 800d078:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	2200      	movs	r2, #0
 800d080:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	2200      	movs	r2, #0
 800d086:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800d088:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3728      	adds	r7, #40	@ 0x28
 800d090:	46bd      	mov	sp, r7
 800d092:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d096:	bf00      	nop
 800d098:	00f42400 	.word	0x00f42400

0800d09c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b082      	sub	sp, #8
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0a8:	2bff      	cmp	r3, #255	@ 0xff
 800d0aa:	d904      	bls.n	800d0b6 <UART_AdvFeatureConfig+0x1a>
 800d0ac:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800d0b0:	4891      	ldr	r0, [pc, #580]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d0b2:	f7f7 f9c3 	bl	800443c <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0ba:	f003 0308 	and.w	r3, r3, #8
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d018      	beq.n	800d0f4 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d009      	beq.n	800d0de <UART_AdvFeatureConfig+0x42>
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d0d2:	d004      	beq.n	800d0de <UART_AdvFeatureConfig+0x42>
 800d0d4:	f640 5152 	movw	r1, #3410	@ 0xd52
 800d0d8:	4887      	ldr	r0, [pc, #540]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d0da:	f7f7 f9af 	bl	800443c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	685b      	ldr	r3, [r3, #4]
 800d0e4:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	430a      	orrs	r2, r1
 800d0f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0f8:	f003 0301 	and.w	r3, r3, #1
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d018      	beq.n	800d132 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d104:	2b00      	cmp	r3, #0
 800d106:	d009      	beq.n	800d11c <UART_AdvFeatureConfig+0x80>
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d10c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d110:	d004      	beq.n	800d11c <UART_AdvFeatureConfig+0x80>
 800d112:	f640 5159 	movw	r1, #3417	@ 0xd59
 800d116:	4878      	ldr	r0, [pc, #480]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d118:	f7f7 f990 	bl	800443c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	685b      	ldr	r3, [r3, #4]
 800d122:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	430a      	orrs	r2, r1
 800d130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d136:	f003 0302 	and.w	r3, r3, #2
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d018      	beq.n	800d170 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d142:	2b00      	cmp	r3, #0
 800d144:	d009      	beq.n	800d15a <UART_AdvFeatureConfig+0xbe>
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d14a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d14e:	d004      	beq.n	800d15a <UART_AdvFeatureConfig+0xbe>
 800d150:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 800d154:	4868      	ldr	r0, [pc, #416]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d156:	f7f7 f971 	bl	800443c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	685b      	ldr	r3, [r3, #4]
 800d160:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	430a      	orrs	r2, r1
 800d16e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d174:	f003 0304 	and.w	r3, r3, #4
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d018      	beq.n	800d1ae <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d180:	2b00      	cmp	r3, #0
 800d182:	d009      	beq.n	800d198 <UART_AdvFeatureConfig+0xfc>
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d188:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d18c:	d004      	beq.n	800d198 <UART_AdvFeatureConfig+0xfc>
 800d18e:	f640 5167 	movw	r1, #3431	@ 0xd67
 800d192:	4859      	ldr	r0, [pc, #356]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d194:	f7f7 f952 	bl	800443c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	685b      	ldr	r3, [r3, #4]
 800d19e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	430a      	orrs	r2, r1
 800d1ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1b2:	f003 0310 	and.w	r3, r3, #16
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d018      	beq.n	800d1ec <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d009      	beq.n	800d1d6 <UART_AdvFeatureConfig+0x13a>
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d1ca:	d004      	beq.n	800d1d6 <UART_AdvFeatureConfig+0x13a>
 800d1cc:	f640 516e 	movw	r1, #3438	@ 0xd6e
 800d1d0:	4849      	ldr	r0, [pc, #292]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d1d2:	f7f7 f933 	bl	800443c <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	689b      	ldr	r3, [r3, #8]
 800d1dc:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	430a      	orrs	r2, r1
 800d1ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1f0:	f003 0320 	and.w	r3, r3, #32
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d018      	beq.n	800d22a <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d009      	beq.n	800d214 <UART_AdvFeatureConfig+0x178>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d204:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d208:	d004      	beq.n	800d214 <UART_AdvFeatureConfig+0x178>
 800d20a:	f640 5175 	movw	r1, #3445	@ 0xd75
 800d20e:	483a      	ldr	r0, [pc, #232]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d210:	f7f7 f914 	bl	800443c <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	689b      	ldr	r3, [r3, #8]
 800d21a:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	430a      	orrs	r2, r1
 800d228:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d22e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d232:	2b00      	cmp	r3, #0
 800d234:	d06c      	beq.n	800d310 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	4a30      	ldr	r2, [pc, #192]	@ (800d2fc <UART_AdvFeatureConfig+0x260>)
 800d23c:	4293      	cmp	r3, r2
 800d23e:	d018      	beq.n	800d272 <UART_AdvFeatureConfig+0x1d6>
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	4a2e      	ldr	r2, [pc, #184]	@ (800d300 <UART_AdvFeatureConfig+0x264>)
 800d246:	4293      	cmp	r3, r2
 800d248:	d013      	beq.n	800d272 <UART_AdvFeatureConfig+0x1d6>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	4a2d      	ldr	r2, [pc, #180]	@ (800d304 <UART_AdvFeatureConfig+0x268>)
 800d250:	4293      	cmp	r3, r2
 800d252:	d00e      	beq.n	800d272 <UART_AdvFeatureConfig+0x1d6>
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	4a2b      	ldr	r2, [pc, #172]	@ (800d308 <UART_AdvFeatureConfig+0x26c>)
 800d25a:	4293      	cmp	r3, r2
 800d25c:	d009      	beq.n	800d272 <UART_AdvFeatureConfig+0x1d6>
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	4a2a      	ldr	r2, [pc, #168]	@ (800d30c <UART_AdvFeatureConfig+0x270>)
 800d264:	4293      	cmp	r3, r2
 800d266:	d004      	beq.n	800d272 <UART_AdvFeatureConfig+0x1d6>
 800d268:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800d26c:	4822      	ldr	r0, [pc, #136]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d26e:	f7f7 f8e5 	bl	800443c <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d276:	2b00      	cmp	r3, #0
 800d278:	d009      	beq.n	800d28e <UART_AdvFeatureConfig+0x1f2>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d27e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d282:	d004      	beq.n	800d28e <UART_AdvFeatureConfig+0x1f2>
 800d284:	f640 517d 	movw	r1, #3453	@ 0xd7d
 800d288:	481b      	ldr	r0, [pc, #108]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d28a:	f7f7 f8d7 	bl	800443c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	685b      	ldr	r3, [r3, #4]
 800d294:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	430a      	orrs	r2, r1
 800d2a2:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d2a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d2ac:	d130      	bne.n	800d310 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d013      	beq.n	800d2de <UART_AdvFeatureConfig+0x242>
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d2ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d2be:	d00e      	beq.n	800d2de <UART_AdvFeatureConfig+0x242>
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d2c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d2c8:	d009      	beq.n	800d2de <UART_AdvFeatureConfig+0x242>
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d2ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d2d2:	d004      	beq.n	800d2de <UART_AdvFeatureConfig+0x242>
 800d2d4:	f640 5182 	movw	r1, #3458	@ 0xd82
 800d2d8:	4807      	ldr	r0, [pc, #28]	@ (800d2f8 <UART_AdvFeatureConfig+0x25c>)
 800d2da:	f7f7 f8af 	bl	800443c <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	430a      	orrs	r2, r1
 800d2f2:	605a      	str	r2, [r3, #4]
 800d2f4:	e00c      	b.n	800d310 <UART_AdvFeatureConfig+0x274>
 800d2f6:	bf00      	nop
 800d2f8:	0800f044 	.word	0x0800f044
 800d2fc:	40013800 	.word	0x40013800
 800d300:	40004400 	.word	0x40004400
 800d304:	40004800 	.word	0x40004800
 800d308:	40004c00 	.word	0x40004c00
 800d30c:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d018      	beq.n	800d34e <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d320:	2b00      	cmp	r3, #0
 800d322:	d009      	beq.n	800d338 <UART_AdvFeatureConfig+0x29c>
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d328:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800d32c:	d004      	beq.n	800d338 <UART_AdvFeatureConfig+0x29c>
 800d32e:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800d332:	4809      	ldr	r0, [pc, #36]	@ (800d358 <UART_AdvFeatureConfig+0x2bc>)
 800d334:	f7f7 f882 	bl	800443c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	685b      	ldr	r3, [r3, #4]
 800d33e:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	430a      	orrs	r2, r1
 800d34c:	605a      	str	r2, [r3, #4]
  }
}
 800d34e:	bf00      	nop
 800d350:	3708      	adds	r7, #8
 800d352:	46bd      	mov	sp, r7
 800d354:	bd80      	pop	{r7, pc}
 800d356:	bf00      	nop
 800d358:	0800f044 	.word	0x0800f044

0800d35c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b098      	sub	sp, #96	@ 0x60
 800d360:	af02      	add	r7, sp, #8
 800d362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2200      	movs	r2, #0
 800d368:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d36c:	f7f7 fe90 	bl	8005090 <HAL_GetTick>
 800d370:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	f003 0308 	and.w	r3, r3, #8
 800d37c:	2b08      	cmp	r3, #8
 800d37e:	d12e      	bne.n	800d3de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d380:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d384:	9300      	str	r3, [sp, #0]
 800d386:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d388:	2200      	movs	r2, #0
 800d38a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f000 f88c 	bl	800d4ac <UART_WaitOnFlagUntilTimeout>
 800d394:	4603      	mov	r3, r0
 800d396:	2b00      	cmp	r3, #0
 800d398:	d021      	beq.n	800d3de <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3a2:	e853 3f00 	ldrex	r3, [r3]
 800d3a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d3a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d3ae:	653b      	str	r3, [r7, #80]	@ 0x50
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	461a      	mov	r2, r3
 800d3b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800d3ba:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d3be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d3c0:	e841 2300 	strex	r3, r2, [r1]
 800d3c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d3c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d1e6      	bne.n	800d39a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2220      	movs	r2, #32
 800d3d0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d3da:	2303      	movs	r3, #3
 800d3dc:	e062      	b.n	800d4a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	f003 0304 	and.w	r3, r3, #4
 800d3e8:	2b04      	cmp	r3, #4
 800d3ea:	d149      	bne.n	800d480 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d3ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d3f0:	9300      	str	r3, [sp, #0]
 800d3f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f000 f856 	bl	800d4ac <UART_WaitOnFlagUntilTimeout>
 800d400:	4603      	mov	r3, r0
 800d402:	2b00      	cmp	r3, #0
 800d404:	d03c      	beq.n	800d480 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d40e:	e853 3f00 	ldrex	r3, [r3]
 800d412:	623b      	str	r3, [r7, #32]
   return(result);
 800d414:	6a3b      	ldr	r3, [r7, #32]
 800d416:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d41a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	461a      	mov	r2, r3
 800d422:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d424:	633b      	str	r3, [r7, #48]	@ 0x30
 800d426:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d428:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d42a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d42c:	e841 2300 	strex	r3, r2, [r1]
 800d430:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d434:	2b00      	cmp	r3, #0
 800d436:	d1e6      	bne.n	800d406 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	3308      	adds	r3, #8
 800d43e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d440:	693b      	ldr	r3, [r7, #16]
 800d442:	e853 3f00 	ldrex	r3, [r3]
 800d446:	60fb      	str	r3, [r7, #12]
   return(result);
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	f023 0301 	bic.w	r3, r3, #1
 800d44e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	3308      	adds	r3, #8
 800d456:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d458:	61fa      	str	r2, [r7, #28]
 800d45a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d45c:	69b9      	ldr	r1, [r7, #24]
 800d45e:	69fa      	ldr	r2, [r7, #28]
 800d460:	e841 2300 	strex	r3, r2, [r1]
 800d464:	617b      	str	r3, [r7, #20]
   return(result);
 800d466:	697b      	ldr	r3, [r7, #20]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d1e5      	bne.n	800d438 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	2220      	movs	r2, #32
 800d470:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	2200      	movs	r2, #0
 800d478:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d47c:	2303      	movs	r3, #3
 800d47e:	e011      	b.n	800d4a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	2220      	movs	r2, #32
 800d484:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2220      	movs	r2, #32
 800d48a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	2200      	movs	r2, #0
 800d492:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	2200      	movs	r2, #0
 800d498:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2200      	movs	r2, #0
 800d49e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d4a2:	2300      	movs	r3, #0
}
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	3758      	adds	r7, #88	@ 0x58
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	bd80      	pop	{r7, pc}

0800d4ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d4ac:	b580      	push	{r7, lr}
 800d4ae:	b084      	sub	sp, #16
 800d4b0:	af00      	add	r7, sp, #0
 800d4b2:	60f8      	str	r0, [r7, #12]
 800d4b4:	60b9      	str	r1, [r7, #8]
 800d4b6:	603b      	str	r3, [r7, #0]
 800d4b8:	4613      	mov	r3, r2
 800d4ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d4bc:	e04f      	b.n	800d55e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d4be:	69bb      	ldr	r3, [r7, #24]
 800d4c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4c4:	d04b      	beq.n	800d55e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d4c6:	f7f7 fde3 	bl	8005090 <HAL_GetTick>
 800d4ca:	4602      	mov	r2, r0
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	1ad3      	subs	r3, r2, r3
 800d4d0:	69ba      	ldr	r2, [r7, #24]
 800d4d2:	429a      	cmp	r2, r3
 800d4d4:	d302      	bcc.n	800d4dc <UART_WaitOnFlagUntilTimeout+0x30>
 800d4d6:	69bb      	ldr	r3, [r7, #24]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d101      	bne.n	800d4e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d4dc:	2303      	movs	r3, #3
 800d4de:	e04e      	b.n	800d57e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f003 0304 	and.w	r3, r3, #4
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d037      	beq.n	800d55e <UART_WaitOnFlagUntilTimeout+0xb2>
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	2b80      	cmp	r3, #128	@ 0x80
 800d4f2:	d034      	beq.n	800d55e <UART_WaitOnFlagUntilTimeout+0xb2>
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	2b40      	cmp	r3, #64	@ 0x40
 800d4f8:	d031      	beq.n	800d55e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	69db      	ldr	r3, [r3, #28]
 800d500:	f003 0308 	and.w	r3, r3, #8
 800d504:	2b08      	cmp	r3, #8
 800d506:	d110      	bne.n	800d52a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	2208      	movs	r2, #8
 800d50e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d510:	68f8      	ldr	r0, [r7, #12]
 800d512:	f000 f838 	bl	800d586 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	2208      	movs	r2, #8
 800d51a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	2200      	movs	r2, #0
 800d522:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d526:	2301      	movs	r3, #1
 800d528:	e029      	b.n	800d57e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	69db      	ldr	r3, [r3, #28]
 800d530:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d534:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d538:	d111      	bne.n	800d55e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d542:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d544:	68f8      	ldr	r0, [r7, #12]
 800d546:	f000 f81e 	bl	800d586 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	2220      	movs	r2, #32
 800d54e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	2200      	movs	r2, #0
 800d556:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d55a:	2303      	movs	r3, #3
 800d55c:	e00f      	b.n	800d57e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	69da      	ldr	r2, [r3, #28]
 800d564:	68bb      	ldr	r3, [r7, #8]
 800d566:	4013      	ands	r3, r2
 800d568:	68ba      	ldr	r2, [r7, #8]
 800d56a:	429a      	cmp	r2, r3
 800d56c:	bf0c      	ite	eq
 800d56e:	2301      	moveq	r3, #1
 800d570:	2300      	movne	r3, #0
 800d572:	b2db      	uxtb	r3, r3
 800d574:	461a      	mov	r2, r3
 800d576:	79fb      	ldrb	r3, [r7, #7]
 800d578:	429a      	cmp	r2, r3
 800d57a:	d0a0      	beq.n	800d4be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d57c:	2300      	movs	r3, #0
}
 800d57e:	4618      	mov	r0, r3
 800d580:	3710      	adds	r7, #16
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}

0800d586 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d586:	b480      	push	{r7}
 800d588:	b095      	sub	sp, #84	@ 0x54
 800d58a:	af00      	add	r7, sp, #0
 800d58c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d596:	e853 3f00 	ldrex	r3, [r3]
 800d59a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d59e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d5a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	461a      	mov	r2, r3
 800d5aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d5ac:	643b      	str	r3, [r7, #64]	@ 0x40
 800d5ae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d5b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d5b4:	e841 2300 	strex	r3, r2, [r1]
 800d5b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d1e6      	bne.n	800d58e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	3308      	adds	r3, #8
 800d5c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5c8:	6a3b      	ldr	r3, [r7, #32]
 800d5ca:	e853 3f00 	ldrex	r3, [r3]
 800d5ce:	61fb      	str	r3, [r7, #28]
   return(result);
 800d5d0:	69fb      	ldr	r3, [r7, #28]
 800d5d2:	f023 0301 	bic.w	r3, r3, #1
 800d5d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	3308      	adds	r3, #8
 800d5de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d5e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d5e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d5e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d5e8:	e841 2300 	strex	r3, r2, [r1]
 800d5ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d5ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d1e5      	bne.n	800d5c0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d5f8:	2b01      	cmp	r3, #1
 800d5fa:	d118      	bne.n	800d62e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	e853 3f00 	ldrex	r3, [r3]
 800d608:	60bb      	str	r3, [r7, #8]
   return(result);
 800d60a:	68bb      	ldr	r3, [r7, #8]
 800d60c:	f023 0310 	bic.w	r3, r3, #16
 800d610:	647b      	str	r3, [r7, #68]	@ 0x44
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	461a      	mov	r2, r3
 800d618:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d61a:	61bb      	str	r3, [r7, #24]
 800d61c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d61e:	6979      	ldr	r1, [r7, #20]
 800d620:	69ba      	ldr	r2, [r7, #24]
 800d622:	e841 2300 	strex	r3, r2, [r1]
 800d626:	613b      	str	r3, [r7, #16]
   return(result);
 800d628:	693b      	ldr	r3, [r7, #16]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d1e6      	bne.n	800d5fc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	2220      	movs	r2, #32
 800d632:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	2200      	movs	r2, #0
 800d63a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	2200      	movs	r2, #0
 800d640:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d642:	bf00      	nop
 800d644:	3754      	adds	r7, #84	@ 0x54
 800d646:	46bd      	mov	sp, r7
 800d648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64c:	4770      	bx	lr
	...

0800d650 <calloc>:
 800d650:	4b02      	ldr	r3, [pc, #8]	@ (800d65c <calloc+0xc>)
 800d652:	460a      	mov	r2, r1
 800d654:	4601      	mov	r1, r0
 800d656:	6818      	ldr	r0, [r3, #0]
 800d658:	f000 b802 	b.w	800d660 <_calloc_r>
 800d65c:	2000002c 	.word	0x2000002c

0800d660 <_calloc_r>:
 800d660:	b570      	push	{r4, r5, r6, lr}
 800d662:	fba1 5402 	umull	r5, r4, r1, r2
 800d666:	b934      	cbnz	r4, 800d676 <_calloc_r+0x16>
 800d668:	4629      	mov	r1, r5
 800d66a:	f000 f83f 	bl	800d6ec <_malloc_r>
 800d66e:	4606      	mov	r6, r0
 800d670:	b928      	cbnz	r0, 800d67e <_calloc_r+0x1e>
 800d672:	4630      	mov	r0, r6
 800d674:	bd70      	pop	{r4, r5, r6, pc}
 800d676:	220c      	movs	r2, #12
 800d678:	6002      	str	r2, [r0, #0]
 800d67a:	2600      	movs	r6, #0
 800d67c:	e7f9      	b.n	800d672 <_calloc_r+0x12>
 800d67e:	462a      	mov	r2, r5
 800d680:	4621      	mov	r1, r4
 800d682:	f000 fac7 	bl	800dc14 <memset>
 800d686:	e7f4      	b.n	800d672 <_calloc_r+0x12>

0800d688 <malloc>:
 800d688:	4b02      	ldr	r3, [pc, #8]	@ (800d694 <malloc+0xc>)
 800d68a:	4601      	mov	r1, r0
 800d68c:	6818      	ldr	r0, [r3, #0]
 800d68e:	f000 b82d 	b.w	800d6ec <_malloc_r>
 800d692:	bf00      	nop
 800d694:	2000002c 	.word	0x2000002c

0800d698 <free>:
 800d698:	4b02      	ldr	r3, [pc, #8]	@ (800d6a4 <free+0xc>)
 800d69a:	4601      	mov	r1, r0
 800d69c:	6818      	ldr	r0, [r3, #0]
 800d69e:	f000 bb53 	b.w	800dd48 <_free_r>
 800d6a2:	bf00      	nop
 800d6a4:	2000002c 	.word	0x2000002c

0800d6a8 <sbrk_aligned>:
 800d6a8:	b570      	push	{r4, r5, r6, lr}
 800d6aa:	4e0f      	ldr	r6, [pc, #60]	@ (800d6e8 <sbrk_aligned+0x40>)
 800d6ac:	460c      	mov	r4, r1
 800d6ae:	6831      	ldr	r1, [r6, #0]
 800d6b0:	4605      	mov	r5, r0
 800d6b2:	b911      	cbnz	r1, 800d6ba <sbrk_aligned+0x12>
 800d6b4:	f000 faea 	bl	800dc8c <_sbrk_r>
 800d6b8:	6030      	str	r0, [r6, #0]
 800d6ba:	4621      	mov	r1, r4
 800d6bc:	4628      	mov	r0, r5
 800d6be:	f000 fae5 	bl	800dc8c <_sbrk_r>
 800d6c2:	1c43      	adds	r3, r0, #1
 800d6c4:	d103      	bne.n	800d6ce <sbrk_aligned+0x26>
 800d6c6:	f04f 34ff 	mov.w	r4, #4294967295
 800d6ca:	4620      	mov	r0, r4
 800d6cc:	bd70      	pop	{r4, r5, r6, pc}
 800d6ce:	1cc4      	adds	r4, r0, #3
 800d6d0:	f024 0403 	bic.w	r4, r4, #3
 800d6d4:	42a0      	cmp	r0, r4
 800d6d6:	d0f8      	beq.n	800d6ca <sbrk_aligned+0x22>
 800d6d8:	1a21      	subs	r1, r4, r0
 800d6da:	4628      	mov	r0, r5
 800d6dc:	f000 fad6 	bl	800dc8c <_sbrk_r>
 800d6e0:	3001      	adds	r0, #1
 800d6e2:	d1f2      	bne.n	800d6ca <sbrk_aligned+0x22>
 800d6e4:	e7ef      	b.n	800d6c6 <sbrk_aligned+0x1e>
 800d6e6:	bf00      	nop
 800d6e8:	20001084 	.word	0x20001084

0800d6ec <_malloc_r>:
 800d6ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6f0:	1ccd      	adds	r5, r1, #3
 800d6f2:	f025 0503 	bic.w	r5, r5, #3
 800d6f6:	3508      	adds	r5, #8
 800d6f8:	2d0c      	cmp	r5, #12
 800d6fa:	bf38      	it	cc
 800d6fc:	250c      	movcc	r5, #12
 800d6fe:	2d00      	cmp	r5, #0
 800d700:	4606      	mov	r6, r0
 800d702:	db01      	blt.n	800d708 <_malloc_r+0x1c>
 800d704:	42a9      	cmp	r1, r5
 800d706:	d904      	bls.n	800d712 <_malloc_r+0x26>
 800d708:	230c      	movs	r3, #12
 800d70a:	6033      	str	r3, [r6, #0]
 800d70c:	2000      	movs	r0, #0
 800d70e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d712:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d7e8 <_malloc_r+0xfc>
 800d716:	f000 f869 	bl	800d7ec <__malloc_lock>
 800d71a:	f8d8 3000 	ldr.w	r3, [r8]
 800d71e:	461c      	mov	r4, r3
 800d720:	bb44      	cbnz	r4, 800d774 <_malloc_r+0x88>
 800d722:	4629      	mov	r1, r5
 800d724:	4630      	mov	r0, r6
 800d726:	f7ff ffbf 	bl	800d6a8 <sbrk_aligned>
 800d72a:	1c43      	adds	r3, r0, #1
 800d72c:	4604      	mov	r4, r0
 800d72e:	d158      	bne.n	800d7e2 <_malloc_r+0xf6>
 800d730:	f8d8 4000 	ldr.w	r4, [r8]
 800d734:	4627      	mov	r7, r4
 800d736:	2f00      	cmp	r7, #0
 800d738:	d143      	bne.n	800d7c2 <_malloc_r+0xd6>
 800d73a:	2c00      	cmp	r4, #0
 800d73c:	d04b      	beq.n	800d7d6 <_malloc_r+0xea>
 800d73e:	6823      	ldr	r3, [r4, #0]
 800d740:	4639      	mov	r1, r7
 800d742:	4630      	mov	r0, r6
 800d744:	eb04 0903 	add.w	r9, r4, r3
 800d748:	f000 faa0 	bl	800dc8c <_sbrk_r>
 800d74c:	4581      	cmp	r9, r0
 800d74e:	d142      	bne.n	800d7d6 <_malloc_r+0xea>
 800d750:	6821      	ldr	r1, [r4, #0]
 800d752:	1a6d      	subs	r5, r5, r1
 800d754:	4629      	mov	r1, r5
 800d756:	4630      	mov	r0, r6
 800d758:	f7ff ffa6 	bl	800d6a8 <sbrk_aligned>
 800d75c:	3001      	adds	r0, #1
 800d75e:	d03a      	beq.n	800d7d6 <_malloc_r+0xea>
 800d760:	6823      	ldr	r3, [r4, #0]
 800d762:	442b      	add	r3, r5
 800d764:	6023      	str	r3, [r4, #0]
 800d766:	f8d8 3000 	ldr.w	r3, [r8]
 800d76a:	685a      	ldr	r2, [r3, #4]
 800d76c:	bb62      	cbnz	r2, 800d7c8 <_malloc_r+0xdc>
 800d76e:	f8c8 7000 	str.w	r7, [r8]
 800d772:	e00f      	b.n	800d794 <_malloc_r+0xa8>
 800d774:	6822      	ldr	r2, [r4, #0]
 800d776:	1b52      	subs	r2, r2, r5
 800d778:	d420      	bmi.n	800d7bc <_malloc_r+0xd0>
 800d77a:	2a0b      	cmp	r2, #11
 800d77c:	d917      	bls.n	800d7ae <_malloc_r+0xc2>
 800d77e:	1961      	adds	r1, r4, r5
 800d780:	42a3      	cmp	r3, r4
 800d782:	6025      	str	r5, [r4, #0]
 800d784:	bf18      	it	ne
 800d786:	6059      	strne	r1, [r3, #4]
 800d788:	6863      	ldr	r3, [r4, #4]
 800d78a:	bf08      	it	eq
 800d78c:	f8c8 1000 	streq.w	r1, [r8]
 800d790:	5162      	str	r2, [r4, r5]
 800d792:	604b      	str	r3, [r1, #4]
 800d794:	4630      	mov	r0, r6
 800d796:	f000 f82f 	bl	800d7f8 <__malloc_unlock>
 800d79a:	f104 000b 	add.w	r0, r4, #11
 800d79e:	1d23      	adds	r3, r4, #4
 800d7a0:	f020 0007 	bic.w	r0, r0, #7
 800d7a4:	1ac2      	subs	r2, r0, r3
 800d7a6:	bf1c      	itt	ne
 800d7a8:	1a1b      	subne	r3, r3, r0
 800d7aa:	50a3      	strne	r3, [r4, r2]
 800d7ac:	e7af      	b.n	800d70e <_malloc_r+0x22>
 800d7ae:	6862      	ldr	r2, [r4, #4]
 800d7b0:	42a3      	cmp	r3, r4
 800d7b2:	bf0c      	ite	eq
 800d7b4:	f8c8 2000 	streq.w	r2, [r8]
 800d7b8:	605a      	strne	r2, [r3, #4]
 800d7ba:	e7eb      	b.n	800d794 <_malloc_r+0xa8>
 800d7bc:	4623      	mov	r3, r4
 800d7be:	6864      	ldr	r4, [r4, #4]
 800d7c0:	e7ae      	b.n	800d720 <_malloc_r+0x34>
 800d7c2:	463c      	mov	r4, r7
 800d7c4:	687f      	ldr	r7, [r7, #4]
 800d7c6:	e7b6      	b.n	800d736 <_malloc_r+0x4a>
 800d7c8:	461a      	mov	r2, r3
 800d7ca:	685b      	ldr	r3, [r3, #4]
 800d7cc:	42a3      	cmp	r3, r4
 800d7ce:	d1fb      	bne.n	800d7c8 <_malloc_r+0xdc>
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	6053      	str	r3, [r2, #4]
 800d7d4:	e7de      	b.n	800d794 <_malloc_r+0xa8>
 800d7d6:	230c      	movs	r3, #12
 800d7d8:	6033      	str	r3, [r6, #0]
 800d7da:	4630      	mov	r0, r6
 800d7dc:	f000 f80c 	bl	800d7f8 <__malloc_unlock>
 800d7e0:	e794      	b.n	800d70c <_malloc_r+0x20>
 800d7e2:	6005      	str	r5, [r0, #0]
 800d7e4:	e7d6      	b.n	800d794 <_malloc_r+0xa8>
 800d7e6:	bf00      	nop
 800d7e8:	20001088 	.word	0x20001088

0800d7ec <__malloc_lock>:
 800d7ec:	4801      	ldr	r0, [pc, #4]	@ (800d7f4 <__malloc_lock+0x8>)
 800d7ee:	f000 ba9a 	b.w	800dd26 <__retarget_lock_acquire_recursive>
 800d7f2:	bf00      	nop
 800d7f4:	200011cc 	.word	0x200011cc

0800d7f8 <__malloc_unlock>:
 800d7f8:	4801      	ldr	r0, [pc, #4]	@ (800d800 <__malloc_unlock+0x8>)
 800d7fa:	f000 ba95 	b.w	800dd28 <__retarget_lock_release_recursive>
 800d7fe:	bf00      	nop
 800d800:	200011cc 	.word	0x200011cc

0800d804 <std>:
 800d804:	2300      	movs	r3, #0
 800d806:	b510      	push	{r4, lr}
 800d808:	4604      	mov	r4, r0
 800d80a:	e9c0 3300 	strd	r3, r3, [r0]
 800d80e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d812:	6083      	str	r3, [r0, #8]
 800d814:	8181      	strh	r1, [r0, #12]
 800d816:	6643      	str	r3, [r0, #100]	@ 0x64
 800d818:	81c2      	strh	r2, [r0, #14]
 800d81a:	6183      	str	r3, [r0, #24]
 800d81c:	4619      	mov	r1, r3
 800d81e:	2208      	movs	r2, #8
 800d820:	305c      	adds	r0, #92	@ 0x5c
 800d822:	f000 f9f7 	bl	800dc14 <memset>
 800d826:	4b0d      	ldr	r3, [pc, #52]	@ (800d85c <std+0x58>)
 800d828:	6263      	str	r3, [r4, #36]	@ 0x24
 800d82a:	4b0d      	ldr	r3, [pc, #52]	@ (800d860 <std+0x5c>)
 800d82c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d82e:	4b0d      	ldr	r3, [pc, #52]	@ (800d864 <std+0x60>)
 800d830:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d832:	4b0d      	ldr	r3, [pc, #52]	@ (800d868 <std+0x64>)
 800d834:	6323      	str	r3, [r4, #48]	@ 0x30
 800d836:	4b0d      	ldr	r3, [pc, #52]	@ (800d86c <std+0x68>)
 800d838:	6224      	str	r4, [r4, #32]
 800d83a:	429c      	cmp	r4, r3
 800d83c:	d006      	beq.n	800d84c <std+0x48>
 800d83e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d842:	4294      	cmp	r4, r2
 800d844:	d002      	beq.n	800d84c <std+0x48>
 800d846:	33d0      	adds	r3, #208	@ 0xd0
 800d848:	429c      	cmp	r4, r3
 800d84a:	d105      	bne.n	800d858 <std+0x54>
 800d84c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d850:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d854:	f000 ba66 	b.w	800dd24 <__retarget_lock_init_recursive>
 800d858:	bd10      	pop	{r4, pc}
 800d85a:	bf00      	nop
 800d85c:	0800db15 	.word	0x0800db15
 800d860:	0800db37 	.word	0x0800db37
 800d864:	0800db6f 	.word	0x0800db6f
 800d868:	0800db93 	.word	0x0800db93
 800d86c:	2000108c 	.word	0x2000108c

0800d870 <stdio_exit_handler>:
 800d870:	4a02      	ldr	r2, [pc, #8]	@ (800d87c <stdio_exit_handler+0xc>)
 800d872:	4903      	ldr	r1, [pc, #12]	@ (800d880 <stdio_exit_handler+0x10>)
 800d874:	4803      	ldr	r0, [pc, #12]	@ (800d884 <stdio_exit_handler+0x14>)
 800d876:	f000 b869 	b.w	800d94c <_fwalk_sglue>
 800d87a:	bf00      	nop
 800d87c:	20000020 	.word	0x20000020
 800d880:	0800e731 	.word	0x0800e731
 800d884:	20000030 	.word	0x20000030

0800d888 <cleanup_stdio>:
 800d888:	6841      	ldr	r1, [r0, #4]
 800d88a:	4b0c      	ldr	r3, [pc, #48]	@ (800d8bc <cleanup_stdio+0x34>)
 800d88c:	4299      	cmp	r1, r3
 800d88e:	b510      	push	{r4, lr}
 800d890:	4604      	mov	r4, r0
 800d892:	d001      	beq.n	800d898 <cleanup_stdio+0x10>
 800d894:	f000 ff4c 	bl	800e730 <_fflush_r>
 800d898:	68a1      	ldr	r1, [r4, #8]
 800d89a:	4b09      	ldr	r3, [pc, #36]	@ (800d8c0 <cleanup_stdio+0x38>)
 800d89c:	4299      	cmp	r1, r3
 800d89e:	d002      	beq.n	800d8a6 <cleanup_stdio+0x1e>
 800d8a0:	4620      	mov	r0, r4
 800d8a2:	f000 ff45 	bl	800e730 <_fflush_r>
 800d8a6:	68e1      	ldr	r1, [r4, #12]
 800d8a8:	4b06      	ldr	r3, [pc, #24]	@ (800d8c4 <cleanup_stdio+0x3c>)
 800d8aa:	4299      	cmp	r1, r3
 800d8ac:	d004      	beq.n	800d8b8 <cleanup_stdio+0x30>
 800d8ae:	4620      	mov	r0, r4
 800d8b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8b4:	f000 bf3c 	b.w	800e730 <_fflush_r>
 800d8b8:	bd10      	pop	{r4, pc}
 800d8ba:	bf00      	nop
 800d8bc:	2000108c 	.word	0x2000108c
 800d8c0:	200010f4 	.word	0x200010f4
 800d8c4:	2000115c 	.word	0x2000115c

0800d8c8 <global_stdio_init.part.0>:
 800d8c8:	b510      	push	{r4, lr}
 800d8ca:	4b0b      	ldr	r3, [pc, #44]	@ (800d8f8 <global_stdio_init.part.0+0x30>)
 800d8cc:	4c0b      	ldr	r4, [pc, #44]	@ (800d8fc <global_stdio_init.part.0+0x34>)
 800d8ce:	4a0c      	ldr	r2, [pc, #48]	@ (800d900 <global_stdio_init.part.0+0x38>)
 800d8d0:	601a      	str	r2, [r3, #0]
 800d8d2:	4620      	mov	r0, r4
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	2104      	movs	r1, #4
 800d8d8:	f7ff ff94 	bl	800d804 <std>
 800d8dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d8e0:	2201      	movs	r2, #1
 800d8e2:	2109      	movs	r1, #9
 800d8e4:	f7ff ff8e 	bl	800d804 <std>
 800d8e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d8ec:	2202      	movs	r2, #2
 800d8ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8f2:	2112      	movs	r1, #18
 800d8f4:	f7ff bf86 	b.w	800d804 <std>
 800d8f8:	200011c4 	.word	0x200011c4
 800d8fc:	2000108c 	.word	0x2000108c
 800d900:	0800d871 	.word	0x0800d871

0800d904 <__sfp_lock_acquire>:
 800d904:	4801      	ldr	r0, [pc, #4]	@ (800d90c <__sfp_lock_acquire+0x8>)
 800d906:	f000 ba0e 	b.w	800dd26 <__retarget_lock_acquire_recursive>
 800d90a:	bf00      	nop
 800d90c:	200011cd 	.word	0x200011cd

0800d910 <__sfp_lock_release>:
 800d910:	4801      	ldr	r0, [pc, #4]	@ (800d918 <__sfp_lock_release+0x8>)
 800d912:	f000 ba09 	b.w	800dd28 <__retarget_lock_release_recursive>
 800d916:	bf00      	nop
 800d918:	200011cd 	.word	0x200011cd

0800d91c <__sinit>:
 800d91c:	b510      	push	{r4, lr}
 800d91e:	4604      	mov	r4, r0
 800d920:	f7ff fff0 	bl	800d904 <__sfp_lock_acquire>
 800d924:	6a23      	ldr	r3, [r4, #32]
 800d926:	b11b      	cbz	r3, 800d930 <__sinit+0x14>
 800d928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d92c:	f7ff bff0 	b.w	800d910 <__sfp_lock_release>
 800d930:	4b04      	ldr	r3, [pc, #16]	@ (800d944 <__sinit+0x28>)
 800d932:	6223      	str	r3, [r4, #32]
 800d934:	4b04      	ldr	r3, [pc, #16]	@ (800d948 <__sinit+0x2c>)
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d1f5      	bne.n	800d928 <__sinit+0xc>
 800d93c:	f7ff ffc4 	bl	800d8c8 <global_stdio_init.part.0>
 800d940:	e7f2      	b.n	800d928 <__sinit+0xc>
 800d942:	bf00      	nop
 800d944:	0800d889 	.word	0x0800d889
 800d948:	200011c4 	.word	0x200011c4

0800d94c <_fwalk_sglue>:
 800d94c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d950:	4607      	mov	r7, r0
 800d952:	4688      	mov	r8, r1
 800d954:	4614      	mov	r4, r2
 800d956:	2600      	movs	r6, #0
 800d958:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d95c:	f1b9 0901 	subs.w	r9, r9, #1
 800d960:	d505      	bpl.n	800d96e <_fwalk_sglue+0x22>
 800d962:	6824      	ldr	r4, [r4, #0]
 800d964:	2c00      	cmp	r4, #0
 800d966:	d1f7      	bne.n	800d958 <_fwalk_sglue+0xc>
 800d968:	4630      	mov	r0, r6
 800d96a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d96e:	89ab      	ldrh	r3, [r5, #12]
 800d970:	2b01      	cmp	r3, #1
 800d972:	d907      	bls.n	800d984 <_fwalk_sglue+0x38>
 800d974:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d978:	3301      	adds	r3, #1
 800d97a:	d003      	beq.n	800d984 <_fwalk_sglue+0x38>
 800d97c:	4629      	mov	r1, r5
 800d97e:	4638      	mov	r0, r7
 800d980:	47c0      	blx	r8
 800d982:	4306      	orrs	r6, r0
 800d984:	3568      	adds	r5, #104	@ 0x68
 800d986:	e7e9      	b.n	800d95c <_fwalk_sglue+0x10>

0800d988 <iprintf>:
 800d988:	b40f      	push	{r0, r1, r2, r3}
 800d98a:	b507      	push	{r0, r1, r2, lr}
 800d98c:	4906      	ldr	r1, [pc, #24]	@ (800d9a8 <iprintf+0x20>)
 800d98e:	ab04      	add	r3, sp, #16
 800d990:	6808      	ldr	r0, [r1, #0]
 800d992:	f853 2b04 	ldr.w	r2, [r3], #4
 800d996:	6881      	ldr	r1, [r0, #8]
 800d998:	9301      	str	r3, [sp, #4]
 800d99a:	f000 fba1 	bl	800e0e0 <_vfiprintf_r>
 800d99e:	b003      	add	sp, #12
 800d9a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d9a4:	b004      	add	sp, #16
 800d9a6:	4770      	bx	lr
 800d9a8:	2000002c 	.word	0x2000002c

0800d9ac <setvbuf>:
 800d9ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d9b0:	461d      	mov	r5, r3
 800d9b2:	4b57      	ldr	r3, [pc, #348]	@ (800db10 <setvbuf+0x164>)
 800d9b4:	681f      	ldr	r7, [r3, #0]
 800d9b6:	4604      	mov	r4, r0
 800d9b8:	460e      	mov	r6, r1
 800d9ba:	4690      	mov	r8, r2
 800d9bc:	b127      	cbz	r7, 800d9c8 <setvbuf+0x1c>
 800d9be:	6a3b      	ldr	r3, [r7, #32]
 800d9c0:	b913      	cbnz	r3, 800d9c8 <setvbuf+0x1c>
 800d9c2:	4638      	mov	r0, r7
 800d9c4:	f7ff ffaa 	bl	800d91c <__sinit>
 800d9c8:	f1b8 0f02 	cmp.w	r8, #2
 800d9cc:	d006      	beq.n	800d9dc <setvbuf+0x30>
 800d9ce:	f1b8 0f01 	cmp.w	r8, #1
 800d9d2:	f200 809a 	bhi.w	800db0a <setvbuf+0x15e>
 800d9d6:	2d00      	cmp	r5, #0
 800d9d8:	f2c0 8097 	blt.w	800db0a <setvbuf+0x15e>
 800d9dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9de:	07d9      	lsls	r1, r3, #31
 800d9e0:	d405      	bmi.n	800d9ee <setvbuf+0x42>
 800d9e2:	89a3      	ldrh	r3, [r4, #12]
 800d9e4:	059a      	lsls	r2, r3, #22
 800d9e6:	d402      	bmi.n	800d9ee <setvbuf+0x42>
 800d9e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9ea:	f000 f99c 	bl	800dd26 <__retarget_lock_acquire_recursive>
 800d9ee:	4621      	mov	r1, r4
 800d9f0:	4638      	mov	r0, r7
 800d9f2:	f000 fe9d 	bl	800e730 <_fflush_r>
 800d9f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9f8:	b141      	cbz	r1, 800da0c <setvbuf+0x60>
 800d9fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9fe:	4299      	cmp	r1, r3
 800da00:	d002      	beq.n	800da08 <setvbuf+0x5c>
 800da02:	4638      	mov	r0, r7
 800da04:	f000 f9a0 	bl	800dd48 <_free_r>
 800da08:	2300      	movs	r3, #0
 800da0a:	6363      	str	r3, [r4, #52]	@ 0x34
 800da0c:	2300      	movs	r3, #0
 800da0e:	61a3      	str	r3, [r4, #24]
 800da10:	6063      	str	r3, [r4, #4]
 800da12:	89a3      	ldrh	r3, [r4, #12]
 800da14:	061b      	lsls	r3, r3, #24
 800da16:	d503      	bpl.n	800da20 <setvbuf+0x74>
 800da18:	6921      	ldr	r1, [r4, #16]
 800da1a:	4638      	mov	r0, r7
 800da1c:	f000 f994 	bl	800dd48 <_free_r>
 800da20:	89a3      	ldrh	r3, [r4, #12]
 800da22:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800da26:	f023 0303 	bic.w	r3, r3, #3
 800da2a:	f1b8 0f02 	cmp.w	r8, #2
 800da2e:	81a3      	strh	r3, [r4, #12]
 800da30:	d061      	beq.n	800daf6 <setvbuf+0x14a>
 800da32:	ab01      	add	r3, sp, #4
 800da34:	466a      	mov	r2, sp
 800da36:	4621      	mov	r1, r4
 800da38:	4638      	mov	r0, r7
 800da3a:	f000 fea1 	bl	800e780 <__swhatbuf_r>
 800da3e:	89a3      	ldrh	r3, [r4, #12]
 800da40:	4318      	orrs	r0, r3
 800da42:	81a0      	strh	r0, [r4, #12]
 800da44:	bb2d      	cbnz	r5, 800da92 <setvbuf+0xe6>
 800da46:	9d00      	ldr	r5, [sp, #0]
 800da48:	4628      	mov	r0, r5
 800da4a:	f7ff fe1d 	bl	800d688 <malloc>
 800da4e:	4606      	mov	r6, r0
 800da50:	2800      	cmp	r0, #0
 800da52:	d152      	bne.n	800dafa <setvbuf+0x14e>
 800da54:	f8dd 9000 	ldr.w	r9, [sp]
 800da58:	45a9      	cmp	r9, r5
 800da5a:	d140      	bne.n	800dade <setvbuf+0x132>
 800da5c:	f04f 35ff 	mov.w	r5, #4294967295
 800da60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da64:	f043 0202 	orr.w	r2, r3, #2
 800da68:	81a2      	strh	r2, [r4, #12]
 800da6a:	2200      	movs	r2, #0
 800da6c:	60a2      	str	r2, [r4, #8]
 800da6e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800da72:	6022      	str	r2, [r4, #0]
 800da74:	6122      	str	r2, [r4, #16]
 800da76:	2201      	movs	r2, #1
 800da78:	6162      	str	r2, [r4, #20]
 800da7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da7c:	07d6      	lsls	r6, r2, #31
 800da7e:	d404      	bmi.n	800da8a <setvbuf+0xde>
 800da80:	0598      	lsls	r0, r3, #22
 800da82:	d402      	bmi.n	800da8a <setvbuf+0xde>
 800da84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da86:	f000 f94f 	bl	800dd28 <__retarget_lock_release_recursive>
 800da8a:	4628      	mov	r0, r5
 800da8c:	b003      	add	sp, #12
 800da8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da92:	2e00      	cmp	r6, #0
 800da94:	d0d8      	beq.n	800da48 <setvbuf+0x9c>
 800da96:	6a3b      	ldr	r3, [r7, #32]
 800da98:	b913      	cbnz	r3, 800daa0 <setvbuf+0xf4>
 800da9a:	4638      	mov	r0, r7
 800da9c:	f7ff ff3e 	bl	800d91c <__sinit>
 800daa0:	f1b8 0f01 	cmp.w	r8, #1
 800daa4:	bf08      	it	eq
 800daa6:	89a3      	ldrheq	r3, [r4, #12]
 800daa8:	6026      	str	r6, [r4, #0]
 800daaa:	bf04      	itt	eq
 800daac:	f043 0301 	orreq.w	r3, r3, #1
 800dab0:	81a3      	strheq	r3, [r4, #12]
 800dab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dab6:	f013 0208 	ands.w	r2, r3, #8
 800daba:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800dabe:	d01e      	beq.n	800dafe <setvbuf+0x152>
 800dac0:	07d9      	lsls	r1, r3, #31
 800dac2:	bf41      	itttt	mi
 800dac4:	2200      	movmi	r2, #0
 800dac6:	426d      	negmi	r5, r5
 800dac8:	60a2      	strmi	r2, [r4, #8]
 800daca:	61a5      	strmi	r5, [r4, #24]
 800dacc:	bf58      	it	pl
 800dace:	60a5      	strpl	r5, [r4, #8]
 800dad0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dad2:	07d2      	lsls	r2, r2, #31
 800dad4:	d401      	bmi.n	800dada <setvbuf+0x12e>
 800dad6:	059b      	lsls	r3, r3, #22
 800dad8:	d513      	bpl.n	800db02 <setvbuf+0x156>
 800dada:	2500      	movs	r5, #0
 800dadc:	e7d5      	b.n	800da8a <setvbuf+0xde>
 800dade:	4648      	mov	r0, r9
 800dae0:	f7ff fdd2 	bl	800d688 <malloc>
 800dae4:	4606      	mov	r6, r0
 800dae6:	2800      	cmp	r0, #0
 800dae8:	d0b8      	beq.n	800da5c <setvbuf+0xb0>
 800daea:	89a3      	ldrh	r3, [r4, #12]
 800daec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800daf0:	81a3      	strh	r3, [r4, #12]
 800daf2:	464d      	mov	r5, r9
 800daf4:	e7cf      	b.n	800da96 <setvbuf+0xea>
 800daf6:	2500      	movs	r5, #0
 800daf8:	e7b2      	b.n	800da60 <setvbuf+0xb4>
 800dafa:	46a9      	mov	r9, r5
 800dafc:	e7f5      	b.n	800daea <setvbuf+0x13e>
 800dafe:	60a2      	str	r2, [r4, #8]
 800db00:	e7e6      	b.n	800dad0 <setvbuf+0x124>
 800db02:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db04:	f000 f910 	bl	800dd28 <__retarget_lock_release_recursive>
 800db08:	e7e7      	b.n	800dada <setvbuf+0x12e>
 800db0a:	f04f 35ff 	mov.w	r5, #4294967295
 800db0e:	e7bc      	b.n	800da8a <setvbuf+0xde>
 800db10:	2000002c 	.word	0x2000002c

0800db14 <__sread>:
 800db14:	b510      	push	{r4, lr}
 800db16:	460c      	mov	r4, r1
 800db18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db1c:	f000 f8a4 	bl	800dc68 <_read_r>
 800db20:	2800      	cmp	r0, #0
 800db22:	bfab      	itete	ge
 800db24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800db26:	89a3      	ldrhlt	r3, [r4, #12]
 800db28:	181b      	addge	r3, r3, r0
 800db2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800db2e:	bfac      	ite	ge
 800db30:	6563      	strge	r3, [r4, #84]	@ 0x54
 800db32:	81a3      	strhlt	r3, [r4, #12]
 800db34:	bd10      	pop	{r4, pc}

0800db36 <__swrite>:
 800db36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db3a:	461f      	mov	r7, r3
 800db3c:	898b      	ldrh	r3, [r1, #12]
 800db3e:	05db      	lsls	r3, r3, #23
 800db40:	4605      	mov	r5, r0
 800db42:	460c      	mov	r4, r1
 800db44:	4616      	mov	r6, r2
 800db46:	d505      	bpl.n	800db54 <__swrite+0x1e>
 800db48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db4c:	2302      	movs	r3, #2
 800db4e:	2200      	movs	r2, #0
 800db50:	f000 f878 	bl	800dc44 <_lseek_r>
 800db54:	89a3      	ldrh	r3, [r4, #12]
 800db56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800db5e:	81a3      	strh	r3, [r4, #12]
 800db60:	4632      	mov	r2, r6
 800db62:	463b      	mov	r3, r7
 800db64:	4628      	mov	r0, r5
 800db66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db6a:	f000 b89f 	b.w	800dcac <_write_r>

0800db6e <__sseek>:
 800db6e:	b510      	push	{r4, lr}
 800db70:	460c      	mov	r4, r1
 800db72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db76:	f000 f865 	bl	800dc44 <_lseek_r>
 800db7a:	1c43      	adds	r3, r0, #1
 800db7c:	89a3      	ldrh	r3, [r4, #12]
 800db7e:	bf15      	itete	ne
 800db80:	6560      	strne	r0, [r4, #84]	@ 0x54
 800db82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800db86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800db8a:	81a3      	strheq	r3, [r4, #12]
 800db8c:	bf18      	it	ne
 800db8e:	81a3      	strhne	r3, [r4, #12]
 800db90:	bd10      	pop	{r4, pc}

0800db92 <__sclose>:
 800db92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db96:	f000 b845 	b.w	800dc24 <_close_r>

0800db9a <_vsniprintf_r>:
 800db9a:	b530      	push	{r4, r5, lr}
 800db9c:	4614      	mov	r4, r2
 800db9e:	2c00      	cmp	r4, #0
 800dba0:	b09b      	sub	sp, #108	@ 0x6c
 800dba2:	4605      	mov	r5, r0
 800dba4:	461a      	mov	r2, r3
 800dba6:	da05      	bge.n	800dbb4 <_vsniprintf_r+0x1a>
 800dba8:	238b      	movs	r3, #139	@ 0x8b
 800dbaa:	6003      	str	r3, [r0, #0]
 800dbac:	f04f 30ff 	mov.w	r0, #4294967295
 800dbb0:	b01b      	add	sp, #108	@ 0x6c
 800dbb2:	bd30      	pop	{r4, r5, pc}
 800dbb4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dbb8:	f8ad 300c 	strh.w	r3, [sp, #12]
 800dbbc:	f04f 0300 	mov.w	r3, #0
 800dbc0:	9319      	str	r3, [sp, #100]	@ 0x64
 800dbc2:	bf14      	ite	ne
 800dbc4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800dbc8:	4623      	moveq	r3, r4
 800dbca:	9302      	str	r3, [sp, #8]
 800dbcc:	9305      	str	r3, [sp, #20]
 800dbce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dbd2:	9100      	str	r1, [sp, #0]
 800dbd4:	9104      	str	r1, [sp, #16]
 800dbd6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800dbda:	4669      	mov	r1, sp
 800dbdc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800dbde:	f000 f959 	bl	800de94 <_svfiprintf_r>
 800dbe2:	1c43      	adds	r3, r0, #1
 800dbe4:	bfbc      	itt	lt
 800dbe6:	238b      	movlt	r3, #139	@ 0x8b
 800dbe8:	602b      	strlt	r3, [r5, #0]
 800dbea:	2c00      	cmp	r4, #0
 800dbec:	d0e0      	beq.n	800dbb0 <_vsniprintf_r+0x16>
 800dbee:	9b00      	ldr	r3, [sp, #0]
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	701a      	strb	r2, [r3, #0]
 800dbf4:	e7dc      	b.n	800dbb0 <_vsniprintf_r+0x16>
	...

0800dbf8 <vsniprintf>:
 800dbf8:	b507      	push	{r0, r1, r2, lr}
 800dbfa:	9300      	str	r3, [sp, #0]
 800dbfc:	4613      	mov	r3, r2
 800dbfe:	460a      	mov	r2, r1
 800dc00:	4601      	mov	r1, r0
 800dc02:	4803      	ldr	r0, [pc, #12]	@ (800dc10 <vsniprintf+0x18>)
 800dc04:	6800      	ldr	r0, [r0, #0]
 800dc06:	f7ff ffc8 	bl	800db9a <_vsniprintf_r>
 800dc0a:	b003      	add	sp, #12
 800dc0c:	f85d fb04 	ldr.w	pc, [sp], #4
 800dc10:	2000002c 	.word	0x2000002c

0800dc14 <memset>:
 800dc14:	4402      	add	r2, r0
 800dc16:	4603      	mov	r3, r0
 800dc18:	4293      	cmp	r3, r2
 800dc1a:	d100      	bne.n	800dc1e <memset+0xa>
 800dc1c:	4770      	bx	lr
 800dc1e:	f803 1b01 	strb.w	r1, [r3], #1
 800dc22:	e7f9      	b.n	800dc18 <memset+0x4>

0800dc24 <_close_r>:
 800dc24:	b538      	push	{r3, r4, r5, lr}
 800dc26:	4d06      	ldr	r5, [pc, #24]	@ (800dc40 <_close_r+0x1c>)
 800dc28:	2300      	movs	r3, #0
 800dc2a:	4604      	mov	r4, r0
 800dc2c:	4608      	mov	r0, r1
 800dc2e:	602b      	str	r3, [r5, #0]
 800dc30:	f7f6 fdb8 	bl	80047a4 <_close>
 800dc34:	1c43      	adds	r3, r0, #1
 800dc36:	d102      	bne.n	800dc3e <_close_r+0x1a>
 800dc38:	682b      	ldr	r3, [r5, #0]
 800dc3a:	b103      	cbz	r3, 800dc3e <_close_r+0x1a>
 800dc3c:	6023      	str	r3, [r4, #0]
 800dc3e:	bd38      	pop	{r3, r4, r5, pc}
 800dc40:	200011c8 	.word	0x200011c8

0800dc44 <_lseek_r>:
 800dc44:	b538      	push	{r3, r4, r5, lr}
 800dc46:	4d07      	ldr	r5, [pc, #28]	@ (800dc64 <_lseek_r+0x20>)
 800dc48:	4604      	mov	r4, r0
 800dc4a:	4608      	mov	r0, r1
 800dc4c:	4611      	mov	r1, r2
 800dc4e:	2200      	movs	r2, #0
 800dc50:	602a      	str	r2, [r5, #0]
 800dc52:	461a      	mov	r2, r3
 800dc54:	f7f6 fdcd 	bl	80047f2 <_lseek>
 800dc58:	1c43      	adds	r3, r0, #1
 800dc5a:	d102      	bne.n	800dc62 <_lseek_r+0x1e>
 800dc5c:	682b      	ldr	r3, [r5, #0]
 800dc5e:	b103      	cbz	r3, 800dc62 <_lseek_r+0x1e>
 800dc60:	6023      	str	r3, [r4, #0]
 800dc62:	bd38      	pop	{r3, r4, r5, pc}
 800dc64:	200011c8 	.word	0x200011c8

0800dc68 <_read_r>:
 800dc68:	b538      	push	{r3, r4, r5, lr}
 800dc6a:	4d07      	ldr	r5, [pc, #28]	@ (800dc88 <_read_r+0x20>)
 800dc6c:	4604      	mov	r4, r0
 800dc6e:	4608      	mov	r0, r1
 800dc70:	4611      	mov	r1, r2
 800dc72:	2200      	movs	r2, #0
 800dc74:	602a      	str	r2, [r5, #0]
 800dc76:	461a      	mov	r2, r3
 800dc78:	f7f6 fd77 	bl	800476a <_read>
 800dc7c:	1c43      	adds	r3, r0, #1
 800dc7e:	d102      	bne.n	800dc86 <_read_r+0x1e>
 800dc80:	682b      	ldr	r3, [r5, #0]
 800dc82:	b103      	cbz	r3, 800dc86 <_read_r+0x1e>
 800dc84:	6023      	str	r3, [r4, #0]
 800dc86:	bd38      	pop	{r3, r4, r5, pc}
 800dc88:	200011c8 	.word	0x200011c8

0800dc8c <_sbrk_r>:
 800dc8c:	b538      	push	{r3, r4, r5, lr}
 800dc8e:	4d06      	ldr	r5, [pc, #24]	@ (800dca8 <_sbrk_r+0x1c>)
 800dc90:	2300      	movs	r3, #0
 800dc92:	4604      	mov	r4, r0
 800dc94:	4608      	mov	r0, r1
 800dc96:	602b      	str	r3, [r5, #0]
 800dc98:	f7f6 fdb8 	bl	800480c <_sbrk>
 800dc9c:	1c43      	adds	r3, r0, #1
 800dc9e:	d102      	bne.n	800dca6 <_sbrk_r+0x1a>
 800dca0:	682b      	ldr	r3, [r5, #0]
 800dca2:	b103      	cbz	r3, 800dca6 <_sbrk_r+0x1a>
 800dca4:	6023      	str	r3, [r4, #0]
 800dca6:	bd38      	pop	{r3, r4, r5, pc}
 800dca8:	200011c8 	.word	0x200011c8

0800dcac <_write_r>:
 800dcac:	b538      	push	{r3, r4, r5, lr}
 800dcae:	4d07      	ldr	r5, [pc, #28]	@ (800dccc <_write_r+0x20>)
 800dcb0:	4604      	mov	r4, r0
 800dcb2:	4608      	mov	r0, r1
 800dcb4:	4611      	mov	r1, r2
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	602a      	str	r2, [r5, #0]
 800dcba:	461a      	mov	r2, r3
 800dcbc:	f7f4 f8fa 	bl	8001eb4 <_write>
 800dcc0:	1c43      	adds	r3, r0, #1
 800dcc2:	d102      	bne.n	800dcca <_write_r+0x1e>
 800dcc4:	682b      	ldr	r3, [r5, #0]
 800dcc6:	b103      	cbz	r3, 800dcca <_write_r+0x1e>
 800dcc8:	6023      	str	r3, [r4, #0]
 800dcca:	bd38      	pop	{r3, r4, r5, pc}
 800dccc:	200011c8 	.word	0x200011c8

0800dcd0 <__errno>:
 800dcd0:	4b01      	ldr	r3, [pc, #4]	@ (800dcd8 <__errno+0x8>)
 800dcd2:	6818      	ldr	r0, [r3, #0]
 800dcd4:	4770      	bx	lr
 800dcd6:	bf00      	nop
 800dcd8:	2000002c 	.word	0x2000002c

0800dcdc <__libc_init_array>:
 800dcdc:	b570      	push	{r4, r5, r6, lr}
 800dcde:	4d0d      	ldr	r5, [pc, #52]	@ (800dd14 <__libc_init_array+0x38>)
 800dce0:	4c0d      	ldr	r4, [pc, #52]	@ (800dd18 <__libc_init_array+0x3c>)
 800dce2:	1b64      	subs	r4, r4, r5
 800dce4:	10a4      	asrs	r4, r4, #2
 800dce6:	2600      	movs	r6, #0
 800dce8:	42a6      	cmp	r6, r4
 800dcea:	d109      	bne.n	800dd00 <__libc_init_array+0x24>
 800dcec:	4d0b      	ldr	r5, [pc, #44]	@ (800dd1c <__libc_init_array+0x40>)
 800dcee:	4c0c      	ldr	r4, [pc, #48]	@ (800dd20 <__libc_init_array+0x44>)
 800dcf0:	f000 feae 	bl	800ea50 <_init>
 800dcf4:	1b64      	subs	r4, r4, r5
 800dcf6:	10a4      	asrs	r4, r4, #2
 800dcf8:	2600      	movs	r6, #0
 800dcfa:	42a6      	cmp	r6, r4
 800dcfc:	d105      	bne.n	800dd0a <__libc_init_array+0x2e>
 800dcfe:	bd70      	pop	{r4, r5, r6, pc}
 800dd00:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd04:	4798      	blx	r3
 800dd06:	3601      	adds	r6, #1
 800dd08:	e7ee      	b.n	800dce8 <__libc_init_array+0xc>
 800dd0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd0e:	4798      	blx	r3
 800dd10:	3601      	adds	r6, #1
 800dd12:	e7f2      	b.n	800dcfa <__libc_init_array+0x1e>
 800dd14:	0800f178 	.word	0x0800f178
 800dd18:	0800f178 	.word	0x0800f178
 800dd1c:	0800f178 	.word	0x0800f178
 800dd20:	0800f17c 	.word	0x0800f17c

0800dd24 <__retarget_lock_init_recursive>:
 800dd24:	4770      	bx	lr

0800dd26 <__retarget_lock_acquire_recursive>:
 800dd26:	4770      	bx	lr

0800dd28 <__retarget_lock_release_recursive>:
 800dd28:	4770      	bx	lr

0800dd2a <memcpy>:
 800dd2a:	440a      	add	r2, r1
 800dd2c:	4291      	cmp	r1, r2
 800dd2e:	f100 33ff 	add.w	r3, r0, #4294967295
 800dd32:	d100      	bne.n	800dd36 <memcpy+0xc>
 800dd34:	4770      	bx	lr
 800dd36:	b510      	push	{r4, lr}
 800dd38:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd40:	4291      	cmp	r1, r2
 800dd42:	d1f9      	bne.n	800dd38 <memcpy+0xe>
 800dd44:	bd10      	pop	{r4, pc}
	...

0800dd48 <_free_r>:
 800dd48:	b538      	push	{r3, r4, r5, lr}
 800dd4a:	4605      	mov	r5, r0
 800dd4c:	2900      	cmp	r1, #0
 800dd4e:	d041      	beq.n	800ddd4 <_free_r+0x8c>
 800dd50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd54:	1f0c      	subs	r4, r1, #4
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	bfb8      	it	lt
 800dd5a:	18e4      	addlt	r4, r4, r3
 800dd5c:	f7ff fd46 	bl	800d7ec <__malloc_lock>
 800dd60:	4a1d      	ldr	r2, [pc, #116]	@ (800ddd8 <_free_r+0x90>)
 800dd62:	6813      	ldr	r3, [r2, #0]
 800dd64:	b933      	cbnz	r3, 800dd74 <_free_r+0x2c>
 800dd66:	6063      	str	r3, [r4, #4]
 800dd68:	6014      	str	r4, [r2, #0]
 800dd6a:	4628      	mov	r0, r5
 800dd6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd70:	f7ff bd42 	b.w	800d7f8 <__malloc_unlock>
 800dd74:	42a3      	cmp	r3, r4
 800dd76:	d908      	bls.n	800dd8a <_free_r+0x42>
 800dd78:	6820      	ldr	r0, [r4, #0]
 800dd7a:	1821      	adds	r1, r4, r0
 800dd7c:	428b      	cmp	r3, r1
 800dd7e:	bf01      	itttt	eq
 800dd80:	6819      	ldreq	r1, [r3, #0]
 800dd82:	685b      	ldreq	r3, [r3, #4]
 800dd84:	1809      	addeq	r1, r1, r0
 800dd86:	6021      	streq	r1, [r4, #0]
 800dd88:	e7ed      	b.n	800dd66 <_free_r+0x1e>
 800dd8a:	461a      	mov	r2, r3
 800dd8c:	685b      	ldr	r3, [r3, #4]
 800dd8e:	b10b      	cbz	r3, 800dd94 <_free_r+0x4c>
 800dd90:	42a3      	cmp	r3, r4
 800dd92:	d9fa      	bls.n	800dd8a <_free_r+0x42>
 800dd94:	6811      	ldr	r1, [r2, #0]
 800dd96:	1850      	adds	r0, r2, r1
 800dd98:	42a0      	cmp	r0, r4
 800dd9a:	d10b      	bne.n	800ddb4 <_free_r+0x6c>
 800dd9c:	6820      	ldr	r0, [r4, #0]
 800dd9e:	4401      	add	r1, r0
 800dda0:	1850      	adds	r0, r2, r1
 800dda2:	4283      	cmp	r3, r0
 800dda4:	6011      	str	r1, [r2, #0]
 800dda6:	d1e0      	bne.n	800dd6a <_free_r+0x22>
 800dda8:	6818      	ldr	r0, [r3, #0]
 800ddaa:	685b      	ldr	r3, [r3, #4]
 800ddac:	6053      	str	r3, [r2, #4]
 800ddae:	4408      	add	r0, r1
 800ddb0:	6010      	str	r0, [r2, #0]
 800ddb2:	e7da      	b.n	800dd6a <_free_r+0x22>
 800ddb4:	d902      	bls.n	800ddbc <_free_r+0x74>
 800ddb6:	230c      	movs	r3, #12
 800ddb8:	602b      	str	r3, [r5, #0]
 800ddba:	e7d6      	b.n	800dd6a <_free_r+0x22>
 800ddbc:	6820      	ldr	r0, [r4, #0]
 800ddbe:	1821      	adds	r1, r4, r0
 800ddc0:	428b      	cmp	r3, r1
 800ddc2:	bf04      	itt	eq
 800ddc4:	6819      	ldreq	r1, [r3, #0]
 800ddc6:	685b      	ldreq	r3, [r3, #4]
 800ddc8:	6063      	str	r3, [r4, #4]
 800ddca:	bf04      	itt	eq
 800ddcc:	1809      	addeq	r1, r1, r0
 800ddce:	6021      	streq	r1, [r4, #0]
 800ddd0:	6054      	str	r4, [r2, #4]
 800ddd2:	e7ca      	b.n	800dd6a <_free_r+0x22>
 800ddd4:	bd38      	pop	{r3, r4, r5, pc}
 800ddd6:	bf00      	nop
 800ddd8:	20001088 	.word	0x20001088

0800dddc <__ssputs_r>:
 800dddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dde0:	688e      	ldr	r6, [r1, #8]
 800dde2:	461f      	mov	r7, r3
 800dde4:	42be      	cmp	r6, r7
 800dde6:	680b      	ldr	r3, [r1, #0]
 800dde8:	4682      	mov	sl, r0
 800ddea:	460c      	mov	r4, r1
 800ddec:	4690      	mov	r8, r2
 800ddee:	d82d      	bhi.n	800de4c <__ssputs_r+0x70>
 800ddf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ddf4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ddf8:	d026      	beq.n	800de48 <__ssputs_r+0x6c>
 800ddfa:	6965      	ldr	r5, [r4, #20]
 800ddfc:	6909      	ldr	r1, [r1, #16]
 800ddfe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800de02:	eba3 0901 	sub.w	r9, r3, r1
 800de06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800de0a:	1c7b      	adds	r3, r7, #1
 800de0c:	444b      	add	r3, r9
 800de0e:	106d      	asrs	r5, r5, #1
 800de10:	429d      	cmp	r5, r3
 800de12:	bf38      	it	cc
 800de14:	461d      	movcc	r5, r3
 800de16:	0553      	lsls	r3, r2, #21
 800de18:	d527      	bpl.n	800de6a <__ssputs_r+0x8e>
 800de1a:	4629      	mov	r1, r5
 800de1c:	f7ff fc66 	bl	800d6ec <_malloc_r>
 800de20:	4606      	mov	r6, r0
 800de22:	b360      	cbz	r0, 800de7e <__ssputs_r+0xa2>
 800de24:	6921      	ldr	r1, [r4, #16]
 800de26:	464a      	mov	r2, r9
 800de28:	f7ff ff7f 	bl	800dd2a <memcpy>
 800de2c:	89a3      	ldrh	r3, [r4, #12]
 800de2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800de32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de36:	81a3      	strh	r3, [r4, #12]
 800de38:	6126      	str	r6, [r4, #16]
 800de3a:	6165      	str	r5, [r4, #20]
 800de3c:	444e      	add	r6, r9
 800de3e:	eba5 0509 	sub.w	r5, r5, r9
 800de42:	6026      	str	r6, [r4, #0]
 800de44:	60a5      	str	r5, [r4, #8]
 800de46:	463e      	mov	r6, r7
 800de48:	42be      	cmp	r6, r7
 800de4a:	d900      	bls.n	800de4e <__ssputs_r+0x72>
 800de4c:	463e      	mov	r6, r7
 800de4e:	6820      	ldr	r0, [r4, #0]
 800de50:	4632      	mov	r2, r6
 800de52:	4641      	mov	r1, r8
 800de54:	f000 fd8a 	bl	800e96c <memmove>
 800de58:	68a3      	ldr	r3, [r4, #8]
 800de5a:	1b9b      	subs	r3, r3, r6
 800de5c:	60a3      	str	r3, [r4, #8]
 800de5e:	6823      	ldr	r3, [r4, #0]
 800de60:	4433      	add	r3, r6
 800de62:	6023      	str	r3, [r4, #0]
 800de64:	2000      	movs	r0, #0
 800de66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de6a:	462a      	mov	r2, r5
 800de6c:	f000 fdba 	bl	800e9e4 <_realloc_r>
 800de70:	4606      	mov	r6, r0
 800de72:	2800      	cmp	r0, #0
 800de74:	d1e0      	bne.n	800de38 <__ssputs_r+0x5c>
 800de76:	6921      	ldr	r1, [r4, #16]
 800de78:	4650      	mov	r0, sl
 800de7a:	f7ff ff65 	bl	800dd48 <_free_r>
 800de7e:	230c      	movs	r3, #12
 800de80:	f8ca 3000 	str.w	r3, [sl]
 800de84:	89a3      	ldrh	r3, [r4, #12]
 800de86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de8a:	81a3      	strh	r3, [r4, #12]
 800de8c:	f04f 30ff 	mov.w	r0, #4294967295
 800de90:	e7e9      	b.n	800de66 <__ssputs_r+0x8a>
	...

0800de94 <_svfiprintf_r>:
 800de94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de98:	4698      	mov	r8, r3
 800de9a:	898b      	ldrh	r3, [r1, #12]
 800de9c:	061b      	lsls	r3, r3, #24
 800de9e:	b09d      	sub	sp, #116	@ 0x74
 800dea0:	4607      	mov	r7, r0
 800dea2:	460d      	mov	r5, r1
 800dea4:	4614      	mov	r4, r2
 800dea6:	d510      	bpl.n	800deca <_svfiprintf_r+0x36>
 800dea8:	690b      	ldr	r3, [r1, #16]
 800deaa:	b973      	cbnz	r3, 800deca <_svfiprintf_r+0x36>
 800deac:	2140      	movs	r1, #64	@ 0x40
 800deae:	f7ff fc1d 	bl	800d6ec <_malloc_r>
 800deb2:	6028      	str	r0, [r5, #0]
 800deb4:	6128      	str	r0, [r5, #16]
 800deb6:	b930      	cbnz	r0, 800dec6 <_svfiprintf_r+0x32>
 800deb8:	230c      	movs	r3, #12
 800deba:	603b      	str	r3, [r7, #0]
 800debc:	f04f 30ff 	mov.w	r0, #4294967295
 800dec0:	b01d      	add	sp, #116	@ 0x74
 800dec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dec6:	2340      	movs	r3, #64	@ 0x40
 800dec8:	616b      	str	r3, [r5, #20]
 800deca:	2300      	movs	r3, #0
 800decc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dece:	2320      	movs	r3, #32
 800ded0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ded4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ded8:	2330      	movs	r3, #48	@ 0x30
 800deda:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e078 <_svfiprintf_r+0x1e4>
 800dede:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dee2:	f04f 0901 	mov.w	r9, #1
 800dee6:	4623      	mov	r3, r4
 800dee8:	469a      	mov	sl, r3
 800deea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800deee:	b10a      	cbz	r2, 800def4 <_svfiprintf_r+0x60>
 800def0:	2a25      	cmp	r2, #37	@ 0x25
 800def2:	d1f9      	bne.n	800dee8 <_svfiprintf_r+0x54>
 800def4:	ebba 0b04 	subs.w	fp, sl, r4
 800def8:	d00b      	beq.n	800df12 <_svfiprintf_r+0x7e>
 800defa:	465b      	mov	r3, fp
 800defc:	4622      	mov	r2, r4
 800defe:	4629      	mov	r1, r5
 800df00:	4638      	mov	r0, r7
 800df02:	f7ff ff6b 	bl	800dddc <__ssputs_r>
 800df06:	3001      	adds	r0, #1
 800df08:	f000 80a7 	beq.w	800e05a <_svfiprintf_r+0x1c6>
 800df0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800df0e:	445a      	add	r2, fp
 800df10:	9209      	str	r2, [sp, #36]	@ 0x24
 800df12:	f89a 3000 	ldrb.w	r3, [sl]
 800df16:	2b00      	cmp	r3, #0
 800df18:	f000 809f 	beq.w	800e05a <_svfiprintf_r+0x1c6>
 800df1c:	2300      	movs	r3, #0
 800df1e:	f04f 32ff 	mov.w	r2, #4294967295
 800df22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df26:	f10a 0a01 	add.w	sl, sl, #1
 800df2a:	9304      	str	r3, [sp, #16]
 800df2c:	9307      	str	r3, [sp, #28]
 800df2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800df32:	931a      	str	r3, [sp, #104]	@ 0x68
 800df34:	4654      	mov	r4, sl
 800df36:	2205      	movs	r2, #5
 800df38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df3c:	484e      	ldr	r0, [pc, #312]	@ (800e078 <_svfiprintf_r+0x1e4>)
 800df3e:	f7f2 f947 	bl	80001d0 <memchr>
 800df42:	9a04      	ldr	r2, [sp, #16]
 800df44:	b9d8      	cbnz	r0, 800df7e <_svfiprintf_r+0xea>
 800df46:	06d0      	lsls	r0, r2, #27
 800df48:	bf44      	itt	mi
 800df4a:	2320      	movmi	r3, #32
 800df4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df50:	0711      	lsls	r1, r2, #28
 800df52:	bf44      	itt	mi
 800df54:	232b      	movmi	r3, #43	@ 0x2b
 800df56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df5a:	f89a 3000 	ldrb.w	r3, [sl]
 800df5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800df60:	d015      	beq.n	800df8e <_svfiprintf_r+0xfa>
 800df62:	9a07      	ldr	r2, [sp, #28]
 800df64:	4654      	mov	r4, sl
 800df66:	2000      	movs	r0, #0
 800df68:	f04f 0c0a 	mov.w	ip, #10
 800df6c:	4621      	mov	r1, r4
 800df6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df72:	3b30      	subs	r3, #48	@ 0x30
 800df74:	2b09      	cmp	r3, #9
 800df76:	d94b      	bls.n	800e010 <_svfiprintf_r+0x17c>
 800df78:	b1b0      	cbz	r0, 800dfa8 <_svfiprintf_r+0x114>
 800df7a:	9207      	str	r2, [sp, #28]
 800df7c:	e014      	b.n	800dfa8 <_svfiprintf_r+0x114>
 800df7e:	eba0 0308 	sub.w	r3, r0, r8
 800df82:	fa09 f303 	lsl.w	r3, r9, r3
 800df86:	4313      	orrs	r3, r2
 800df88:	9304      	str	r3, [sp, #16]
 800df8a:	46a2      	mov	sl, r4
 800df8c:	e7d2      	b.n	800df34 <_svfiprintf_r+0xa0>
 800df8e:	9b03      	ldr	r3, [sp, #12]
 800df90:	1d19      	adds	r1, r3, #4
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	9103      	str	r1, [sp, #12]
 800df96:	2b00      	cmp	r3, #0
 800df98:	bfbb      	ittet	lt
 800df9a:	425b      	neglt	r3, r3
 800df9c:	f042 0202 	orrlt.w	r2, r2, #2
 800dfa0:	9307      	strge	r3, [sp, #28]
 800dfa2:	9307      	strlt	r3, [sp, #28]
 800dfa4:	bfb8      	it	lt
 800dfa6:	9204      	strlt	r2, [sp, #16]
 800dfa8:	7823      	ldrb	r3, [r4, #0]
 800dfaa:	2b2e      	cmp	r3, #46	@ 0x2e
 800dfac:	d10a      	bne.n	800dfc4 <_svfiprintf_r+0x130>
 800dfae:	7863      	ldrb	r3, [r4, #1]
 800dfb0:	2b2a      	cmp	r3, #42	@ 0x2a
 800dfb2:	d132      	bne.n	800e01a <_svfiprintf_r+0x186>
 800dfb4:	9b03      	ldr	r3, [sp, #12]
 800dfb6:	1d1a      	adds	r2, r3, #4
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	9203      	str	r2, [sp, #12]
 800dfbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dfc0:	3402      	adds	r4, #2
 800dfc2:	9305      	str	r3, [sp, #20]
 800dfc4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e088 <_svfiprintf_r+0x1f4>
 800dfc8:	7821      	ldrb	r1, [r4, #0]
 800dfca:	2203      	movs	r2, #3
 800dfcc:	4650      	mov	r0, sl
 800dfce:	f7f2 f8ff 	bl	80001d0 <memchr>
 800dfd2:	b138      	cbz	r0, 800dfe4 <_svfiprintf_r+0x150>
 800dfd4:	9b04      	ldr	r3, [sp, #16]
 800dfd6:	eba0 000a 	sub.w	r0, r0, sl
 800dfda:	2240      	movs	r2, #64	@ 0x40
 800dfdc:	4082      	lsls	r2, r0
 800dfde:	4313      	orrs	r3, r2
 800dfe0:	3401      	adds	r4, #1
 800dfe2:	9304      	str	r3, [sp, #16]
 800dfe4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfe8:	4824      	ldr	r0, [pc, #144]	@ (800e07c <_svfiprintf_r+0x1e8>)
 800dfea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dfee:	2206      	movs	r2, #6
 800dff0:	f7f2 f8ee 	bl	80001d0 <memchr>
 800dff4:	2800      	cmp	r0, #0
 800dff6:	d036      	beq.n	800e066 <_svfiprintf_r+0x1d2>
 800dff8:	4b21      	ldr	r3, [pc, #132]	@ (800e080 <_svfiprintf_r+0x1ec>)
 800dffa:	bb1b      	cbnz	r3, 800e044 <_svfiprintf_r+0x1b0>
 800dffc:	9b03      	ldr	r3, [sp, #12]
 800dffe:	3307      	adds	r3, #7
 800e000:	f023 0307 	bic.w	r3, r3, #7
 800e004:	3308      	adds	r3, #8
 800e006:	9303      	str	r3, [sp, #12]
 800e008:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e00a:	4433      	add	r3, r6
 800e00c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e00e:	e76a      	b.n	800dee6 <_svfiprintf_r+0x52>
 800e010:	fb0c 3202 	mla	r2, ip, r2, r3
 800e014:	460c      	mov	r4, r1
 800e016:	2001      	movs	r0, #1
 800e018:	e7a8      	b.n	800df6c <_svfiprintf_r+0xd8>
 800e01a:	2300      	movs	r3, #0
 800e01c:	3401      	adds	r4, #1
 800e01e:	9305      	str	r3, [sp, #20]
 800e020:	4619      	mov	r1, r3
 800e022:	f04f 0c0a 	mov.w	ip, #10
 800e026:	4620      	mov	r0, r4
 800e028:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e02c:	3a30      	subs	r2, #48	@ 0x30
 800e02e:	2a09      	cmp	r2, #9
 800e030:	d903      	bls.n	800e03a <_svfiprintf_r+0x1a6>
 800e032:	2b00      	cmp	r3, #0
 800e034:	d0c6      	beq.n	800dfc4 <_svfiprintf_r+0x130>
 800e036:	9105      	str	r1, [sp, #20]
 800e038:	e7c4      	b.n	800dfc4 <_svfiprintf_r+0x130>
 800e03a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e03e:	4604      	mov	r4, r0
 800e040:	2301      	movs	r3, #1
 800e042:	e7f0      	b.n	800e026 <_svfiprintf_r+0x192>
 800e044:	ab03      	add	r3, sp, #12
 800e046:	9300      	str	r3, [sp, #0]
 800e048:	462a      	mov	r2, r5
 800e04a:	4b0e      	ldr	r3, [pc, #56]	@ (800e084 <_svfiprintf_r+0x1f0>)
 800e04c:	a904      	add	r1, sp, #16
 800e04e:	4638      	mov	r0, r7
 800e050:	f3af 8000 	nop.w
 800e054:	1c42      	adds	r2, r0, #1
 800e056:	4606      	mov	r6, r0
 800e058:	d1d6      	bne.n	800e008 <_svfiprintf_r+0x174>
 800e05a:	89ab      	ldrh	r3, [r5, #12]
 800e05c:	065b      	lsls	r3, r3, #25
 800e05e:	f53f af2d 	bmi.w	800debc <_svfiprintf_r+0x28>
 800e062:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e064:	e72c      	b.n	800dec0 <_svfiprintf_r+0x2c>
 800e066:	ab03      	add	r3, sp, #12
 800e068:	9300      	str	r3, [sp, #0]
 800e06a:	462a      	mov	r2, r5
 800e06c:	4b05      	ldr	r3, [pc, #20]	@ (800e084 <_svfiprintf_r+0x1f0>)
 800e06e:	a904      	add	r1, sp, #16
 800e070:	4638      	mov	r0, r7
 800e072:	f000 f9bb 	bl	800e3ec <_printf_i>
 800e076:	e7ed      	b.n	800e054 <_svfiprintf_r+0x1c0>
 800e078:	0800f13c 	.word	0x0800f13c
 800e07c:	0800f146 	.word	0x0800f146
 800e080:	00000000 	.word	0x00000000
 800e084:	0800dddd 	.word	0x0800dddd
 800e088:	0800f142 	.word	0x0800f142

0800e08c <__sfputc_r>:
 800e08c:	6893      	ldr	r3, [r2, #8]
 800e08e:	3b01      	subs	r3, #1
 800e090:	2b00      	cmp	r3, #0
 800e092:	b410      	push	{r4}
 800e094:	6093      	str	r3, [r2, #8]
 800e096:	da08      	bge.n	800e0aa <__sfputc_r+0x1e>
 800e098:	6994      	ldr	r4, [r2, #24]
 800e09a:	42a3      	cmp	r3, r4
 800e09c:	db01      	blt.n	800e0a2 <__sfputc_r+0x16>
 800e09e:	290a      	cmp	r1, #10
 800e0a0:	d103      	bne.n	800e0aa <__sfputc_r+0x1e>
 800e0a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e0a6:	f000 bbcd 	b.w	800e844 <__swbuf_r>
 800e0aa:	6813      	ldr	r3, [r2, #0]
 800e0ac:	1c58      	adds	r0, r3, #1
 800e0ae:	6010      	str	r0, [r2, #0]
 800e0b0:	7019      	strb	r1, [r3, #0]
 800e0b2:	4608      	mov	r0, r1
 800e0b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e0b8:	4770      	bx	lr

0800e0ba <__sfputs_r>:
 800e0ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0bc:	4606      	mov	r6, r0
 800e0be:	460f      	mov	r7, r1
 800e0c0:	4614      	mov	r4, r2
 800e0c2:	18d5      	adds	r5, r2, r3
 800e0c4:	42ac      	cmp	r4, r5
 800e0c6:	d101      	bne.n	800e0cc <__sfputs_r+0x12>
 800e0c8:	2000      	movs	r0, #0
 800e0ca:	e007      	b.n	800e0dc <__sfputs_r+0x22>
 800e0cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0d0:	463a      	mov	r2, r7
 800e0d2:	4630      	mov	r0, r6
 800e0d4:	f7ff ffda 	bl	800e08c <__sfputc_r>
 800e0d8:	1c43      	adds	r3, r0, #1
 800e0da:	d1f3      	bne.n	800e0c4 <__sfputs_r+0xa>
 800e0dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e0e0 <_vfiprintf_r>:
 800e0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0e4:	460d      	mov	r5, r1
 800e0e6:	b09d      	sub	sp, #116	@ 0x74
 800e0e8:	4614      	mov	r4, r2
 800e0ea:	4698      	mov	r8, r3
 800e0ec:	4606      	mov	r6, r0
 800e0ee:	b118      	cbz	r0, 800e0f8 <_vfiprintf_r+0x18>
 800e0f0:	6a03      	ldr	r3, [r0, #32]
 800e0f2:	b90b      	cbnz	r3, 800e0f8 <_vfiprintf_r+0x18>
 800e0f4:	f7ff fc12 	bl	800d91c <__sinit>
 800e0f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e0fa:	07d9      	lsls	r1, r3, #31
 800e0fc:	d405      	bmi.n	800e10a <_vfiprintf_r+0x2a>
 800e0fe:	89ab      	ldrh	r3, [r5, #12]
 800e100:	059a      	lsls	r2, r3, #22
 800e102:	d402      	bmi.n	800e10a <_vfiprintf_r+0x2a>
 800e104:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e106:	f7ff fe0e 	bl	800dd26 <__retarget_lock_acquire_recursive>
 800e10a:	89ab      	ldrh	r3, [r5, #12]
 800e10c:	071b      	lsls	r3, r3, #28
 800e10e:	d501      	bpl.n	800e114 <_vfiprintf_r+0x34>
 800e110:	692b      	ldr	r3, [r5, #16]
 800e112:	b99b      	cbnz	r3, 800e13c <_vfiprintf_r+0x5c>
 800e114:	4629      	mov	r1, r5
 800e116:	4630      	mov	r0, r6
 800e118:	f000 fbd2 	bl	800e8c0 <__swsetup_r>
 800e11c:	b170      	cbz	r0, 800e13c <_vfiprintf_r+0x5c>
 800e11e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e120:	07dc      	lsls	r4, r3, #31
 800e122:	d504      	bpl.n	800e12e <_vfiprintf_r+0x4e>
 800e124:	f04f 30ff 	mov.w	r0, #4294967295
 800e128:	b01d      	add	sp, #116	@ 0x74
 800e12a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e12e:	89ab      	ldrh	r3, [r5, #12]
 800e130:	0598      	lsls	r0, r3, #22
 800e132:	d4f7      	bmi.n	800e124 <_vfiprintf_r+0x44>
 800e134:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e136:	f7ff fdf7 	bl	800dd28 <__retarget_lock_release_recursive>
 800e13a:	e7f3      	b.n	800e124 <_vfiprintf_r+0x44>
 800e13c:	2300      	movs	r3, #0
 800e13e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e140:	2320      	movs	r3, #32
 800e142:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e146:	f8cd 800c 	str.w	r8, [sp, #12]
 800e14a:	2330      	movs	r3, #48	@ 0x30
 800e14c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e2fc <_vfiprintf_r+0x21c>
 800e150:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e154:	f04f 0901 	mov.w	r9, #1
 800e158:	4623      	mov	r3, r4
 800e15a:	469a      	mov	sl, r3
 800e15c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e160:	b10a      	cbz	r2, 800e166 <_vfiprintf_r+0x86>
 800e162:	2a25      	cmp	r2, #37	@ 0x25
 800e164:	d1f9      	bne.n	800e15a <_vfiprintf_r+0x7a>
 800e166:	ebba 0b04 	subs.w	fp, sl, r4
 800e16a:	d00b      	beq.n	800e184 <_vfiprintf_r+0xa4>
 800e16c:	465b      	mov	r3, fp
 800e16e:	4622      	mov	r2, r4
 800e170:	4629      	mov	r1, r5
 800e172:	4630      	mov	r0, r6
 800e174:	f7ff ffa1 	bl	800e0ba <__sfputs_r>
 800e178:	3001      	adds	r0, #1
 800e17a:	f000 80a7 	beq.w	800e2cc <_vfiprintf_r+0x1ec>
 800e17e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e180:	445a      	add	r2, fp
 800e182:	9209      	str	r2, [sp, #36]	@ 0x24
 800e184:	f89a 3000 	ldrb.w	r3, [sl]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	f000 809f 	beq.w	800e2cc <_vfiprintf_r+0x1ec>
 800e18e:	2300      	movs	r3, #0
 800e190:	f04f 32ff 	mov.w	r2, #4294967295
 800e194:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e198:	f10a 0a01 	add.w	sl, sl, #1
 800e19c:	9304      	str	r3, [sp, #16]
 800e19e:	9307      	str	r3, [sp, #28]
 800e1a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e1a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e1a6:	4654      	mov	r4, sl
 800e1a8:	2205      	movs	r2, #5
 800e1aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1ae:	4853      	ldr	r0, [pc, #332]	@ (800e2fc <_vfiprintf_r+0x21c>)
 800e1b0:	f7f2 f80e 	bl	80001d0 <memchr>
 800e1b4:	9a04      	ldr	r2, [sp, #16]
 800e1b6:	b9d8      	cbnz	r0, 800e1f0 <_vfiprintf_r+0x110>
 800e1b8:	06d1      	lsls	r1, r2, #27
 800e1ba:	bf44      	itt	mi
 800e1bc:	2320      	movmi	r3, #32
 800e1be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e1c2:	0713      	lsls	r3, r2, #28
 800e1c4:	bf44      	itt	mi
 800e1c6:	232b      	movmi	r3, #43	@ 0x2b
 800e1c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e1cc:	f89a 3000 	ldrb.w	r3, [sl]
 800e1d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e1d2:	d015      	beq.n	800e200 <_vfiprintf_r+0x120>
 800e1d4:	9a07      	ldr	r2, [sp, #28]
 800e1d6:	4654      	mov	r4, sl
 800e1d8:	2000      	movs	r0, #0
 800e1da:	f04f 0c0a 	mov.w	ip, #10
 800e1de:	4621      	mov	r1, r4
 800e1e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1e4:	3b30      	subs	r3, #48	@ 0x30
 800e1e6:	2b09      	cmp	r3, #9
 800e1e8:	d94b      	bls.n	800e282 <_vfiprintf_r+0x1a2>
 800e1ea:	b1b0      	cbz	r0, 800e21a <_vfiprintf_r+0x13a>
 800e1ec:	9207      	str	r2, [sp, #28]
 800e1ee:	e014      	b.n	800e21a <_vfiprintf_r+0x13a>
 800e1f0:	eba0 0308 	sub.w	r3, r0, r8
 800e1f4:	fa09 f303 	lsl.w	r3, r9, r3
 800e1f8:	4313      	orrs	r3, r2
 800e1fa:	9304      	str	r3, [sp, #16]
 800e1fc:	46a2      	mov	sl, r4
 800e1fe:	e7d2      	b.n	800e1a6 <_vfiprintf_r+0xc6>
 800e200:	9b03      	ldr	r3, [sp, #12]
 800e202:	1d19      	adds	r1, r3, #4
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	9103      	str	r1, [sp, #12]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	bfbb      	ittet	lt
 800e20c:	425b      	neglt	r3, r3
 800e20e:	f042 0202 	orrlt.w	r2, r2, #2
 800e212:	9307      	strge	r3, [sp, #28]
 800e214:	9307      	strlt	r3, [sp, #28]
 800e216:	bfb8      	it	lt
 800e218:	9204      	strlt	r2, [sp, #16]
 800e21a:	7823      	ldrb	r3, [r4, #0]
 800e21c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e21e:	d10a      	bne.n	800e236 <_vfiprintf_r+0x156>
 800e220:	7863      	ldrb	r3, [r4, #1]
 800e222:	2b2a      	cmp	r3, #42	@ 0x2a
 800e224:	d132      	bne.n	800e28c <_vfiprintf_r+0x1ac>
 800e226:	9b03      	ldr	r3, [sp, #12]
 800e228:	1d1a      	adds	r2, r3, #4
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	9203      	str	r2, [sp, #12]
 800e22e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e232:	3402      	adds	r4, #2
 800e234:	9305      	str	r3, [sp, #20]
 800e236:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e30c <_vfiprintf_r+0x22c>
 800e23a:	7821      	ldrb	r1, [r4, #0]
 800e23c:	2203      	movs	r2, #3
 800e23e:	4650      	mov	r0, sl
 800e240:	f7f1 ffc6 	bl	80001d0 <memchr>
 800e244:	b138      	cbz	r0, 800e256 <_vfiprintf_r+0x176>
 800e246:	9b04      	ldr	r3, [sp, #16]
 800e248:	eba0 000a 	sub.w	r0, r0, sl
 800e24c:	2240      	movs	r2, #64	@ 0x40
 800e24e:	4082      	lsls	r2, r0
 800e250:	4313      	orrs	r3, r2
 800e252:	3401      	adds	r4, #1
 800e254:	9304      	str	r3, [sp, #16]
 800e256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e25a:	4829      	ldr	r0, [pc, #164]	@ (800e300 <_vfiprintf_r+0x220>)
 800e25c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e260:	2206      	movs	r2, #6
 800e262:	f7f1 ffb5 	bl	80001d0 <memchr>
 800e266:	2800      	cmp	r0, #0
 800e268:	d03f      	beq.n	800e2ea <_vfiprintf_r+0x20a>
 800e26a:	4b26      	ldr	r3, [pc, #152]	@ (800e304 <_vfiprintf_r+0x224>)
 800e26c:	bb1b      	cbnz	r3, 800e2b6 <_vfiprintf_r+0x1d6>
 800e26e:	9b03      	ldr	r3, [sp, #12]
 800e270:	3307      	adds	r3, #7
 800e272:	f023 0307 	bic.w	r3, r3, #7
 800e276:	3308      	adds	r3, #8
 800e278:	9303      	str	r3, [sp, #12]
 800e27a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e27c:	443b      	add	r3, r7
 800e27e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e280:	e76a      	b.n	800e158 <_vfiprintf_r+0x78>
 800e282:	fb0c 3202 	mla	r2, ip, r2, r3
 800e286:	460c      	mov	r4, r1
 800e288:	2001      	movs	r0, #1
 800e28a:	e7a8      	b.n	800e1de <_vfiprintf_r+0xfe>
 800e28c:	2300      	movs	r3, #0
 800e28e:	3401      	adds	r4, #1
 800e290:	9305      	str	r3, [sp, #20]
 800e292:	4619      	mov	r1, r3
 800e294:	f04f 0c0a 	mov.w	ip, #10
 800e298:	4620      	mov	r0, r4
 800e29a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e29e:	3a30      	subs	r2, #48	@ 0x30
 800e2a0:	2a09      	cmp	r2, #9
 800e2a2:	d903      	bls.n	800e2ac <_vfiprintf_r+0x1cc>
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d0c6      	beq.n	800e236 <_vfiprintf_r+0x156>
 800e2a8:	9105      	str	r1, [sp, #20]
 800e2aa:	e7c4      	b.n	800e236 <_vfiprintf_r+0x156>
 800e2ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800e2b0:	4604      	mov	r4, r0
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	e7f0      	b.n	800e298 <_vfiprintf_r+0x1b8>
 800e2b6:	ab03      	add	r3, sp, #12
 800e2b8:	9300      	str	r3, [sp, #0]
 800e2ba:	462a      	mov	r2, r5
 800e2bc:	4b12      	ldr	r3, [pc, #72]	@ (800e308 <_vfiprintf_r+0x228>)
 800e2be:	a904      	add	r1, sp, #16
 800e2c0:	4630      	mov	r0, r6
 800e2c2:	f3af 8000 	nop.w
 800e2c6:	4607      	mov	r7, r0
 800e2c8:	1c78      	adds	r0, r7, #1
 800e2ca:	d1d6      	bne.n	800e27a <_vfiprintf_r+0x19a>
 800e2cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e2ce:	07d9      	lsls	r1, r3, #31
 800e2d0:	d405      	bmi.n	800e2de <_vfiprintf_r+0x1fe>
 800e2d2:	89ab      	ldrh	r3, [r5, #12]
 800e2d4:	059a      	lsls	r2, r3, #22
 800e2d6:	d402      	bmi.n	800e2de <_vfiprintf_r+0x1fe>
 800e2d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e2da:	f7ff fd25 	bl	800dd28 <__retarget_lock_release_recursive>
 800e2de:	89ab      	ldrh	r3, [r5, #12]
 800e2e0:	065b      	lsls	r3, r3, #25
 800e2e2:	f53f af1f 	bmi.w	800e124 <_vfiprintf_r+0x44>
 800e2e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e2e8:	e71e      	b.n	800e128 <_vfiprintf_r+0x48>
 800e2ea:	ab03      	add	r3, sp, #12
 800e2ec:	9300      	str	r3, [sp, #0]
 800e2ee:	462a      	mov	r2, r5
 800e2f0:	4b05      	ldr	r3, [pc, #20]	@ (800e308 <_vfiprintf_r+0x228>)
 800e2f2:	a904      	add	r1, sp, #16
 800e2f4:	4630      	mov	r0, r6
 800e2f6:	f000 f879 	bl	800e3ec <_printf_i>
 800e2fa:	e7e4      	b.n	800e2c6 <_vfiprintf_r+0x1e6>
 800e2fc:	0800f13c 	.word	0x0800f13c
 800e300:	0800f146 	.word	0x0800f146
 800e304:	00000000 	.word	0x00000000
 800e308:	0800e0bb 	.word	0x0800e0bb
 800e30c:	0800f142 	.word	0x0800f142

0800e310 <_printf_common>:
 800e310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e314:	4616      	mov	r6, r2
 800e316:	4698      	mov	r8, r3
 800e318:	688a      	ldr	r2, [r1, #8]
 800e31a:	690b      	ldr	r3, [r1, #16]
 800e31c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e320:	4293      	cmp	r3, r2
 800e322:	bfb8      	it	lt
 800e324:	4613      	movlt	r3, r2
 800e326:	6033      	str	r3, [r6, #0]
 800e328:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e32c:	4607      	mov	r7, r0
 800e32e:	460c      	mov	r4, r1
 800e330:	b10a      	cbz	r2, 800e336 <_printf_common+0x26>
 800e332:	3301      	adds	r3, #1
 800e334:	6033      	str	r3, [r6, #0]
 800e336:	6823      	ldr	r3, [r4, #0]
 800e338:	0699      	lsls	r1, r3, #26
 800e33a:	bf42      	ittt	mi
 800e33c:	6833      	ldrmi	r3, [r6, #0]
 800e33e:	3302      	addmi	r3, #2
 800e340:	6033      	strmi	r3, [r6, #0]
 800e342:	6825      	ldr	r5, [r4, #0]
 800e344:	f015 0506 	ands.w	r5, r5, #6
 800e348:	d106      	bne.n	800e358 <_printf_common+0x48>
 800e34a:	f104 0a19 	add.w	sl, r4, #25
 800e34e:	68e3      	ldr	r3, [r4, #12]
 800e350:	6832      	ldr	r2, [r6, #0]
 800e352:	1a9b      	subs	r3, r3, r2
 800e354:	42ab      	cmp	r3, r5
 800e356:	dc26      	bgt.n	800e3a6 <_printf_common+0x96>
 800e358:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e35c:	6822      	ldr	r2, [r4, #0]
 800e35e:	3b00      	subs	r3, #0
 800e360:	bf18      	it	ne
 800e362:	2301      	movne	r3, #1
 800e364:	0692      	lsls	r2, r2, #26
 800e366:	d42b      	bmi.n	800e3c0 <_printf_common+0xb0>
 800e368:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e36c:	4641      	mov	r1, r8
 800e36e:	4638      	mov	r0, r7
 800e370:	47c8      	blx	r9
 800e372:	3001      	adds	r0, #1
 800e374:	d01e      	beq.n	800e3b4 <_printf_common+0xa4>
 800e376:	6823      	ldr	r3, [r4, #0]
 800e378:	6922      	ldr	r2, [r4, #16]
 800e37a:	f003 0306 	and.w	r3, r3, #6
 800e37e:	2b04      	cmp	r3, #4
 800e380:	bf02      	ittt	eq
 800e382:	68e5      	ldreq	r5, [r4, #12]
 800e384:	6833      	ldreq	r3, [r6, #0]
 800e386:	1aed      	subeq	r5, r5, r3
 800e388:	68a3      	ldr	r3, [r4, #8]
 800e38a:	bf0c      	ite	eq
 800e38c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e390:	2500      	movne	r5, #0
 800e392:	4293      	cmp	r3, r2
 800e394:	bfc4      	itt	gt
 800e396:	1a9b      	subgt	r3, r3, r2
 800e398:	18ed      	addgt	r5, r5, r3
 800e39a:	2600      	movs	r6, #0
 800e39c:	341a      	adds	r4, #26
 800e39e:	42b5      	cmp	r5, r6
 800e3a0:	d11a      	bne.n	800e3d8 <_printf_common+0xc8>
 800e3a2:	2000      	movs	r0, #0
 800e3a4:	e008      	b.n	800e3b8 <_printf_common+0xa8>
 800e3a6:	2301      	movs	r3, #1
 800e3a8:	4652      	mov	r2, sl
 800e3aa:	4641      	mov	r1, r8
 800e3ac:	4638      	mov	r0, r7
 800e3ae:	47c8      	blx	r9
 800e3b0:	3001      	adds	r0, #1
 800e3b2:	d103      	bne.n	800e3bc <_printf_common+0xac>
 800e3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3bc:	3501      	adds	r5, #1
 800e3be:	e7c6      	b.n	800e34e <_printf_common+0x3e>
 800e3c0:	18e1      	adds	r1, r4, r3
 800e3c2:	1c5a      	adds	r2, r3, #1
 800e3c4:	2030      	movs	r0, #48	@ 0x30
 800e3c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e3ca:	4422      	add	r2, r4
 800e3cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e3d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e3d4:	3302      	adds	r3, #2
 800e3d6:	e7c7      	b.n	800e368 <_printf_common+0x58>
 800e3d8:	2301      	movs	r3, #1
 800e3da:	4622      	mov	r2, r4
 800e3dc:	4641      	mov	r1, r8
 800e3de:	4638      	mov	r0, r7
 800e3e0:	47c8      	blx	r9
 800e3e2:	3001      	adds	r0, #1
 800e3e4:	d0e6      	beq.n	800e3b4 <_printf_common+0xa4>
 800e3e6:	3601      	adds	r6, #1
 800e3e8:	e7d9      	b.n	800e39e <_printf_common+0x8e>
	...

0800e3ec <_printf_i>:
 800e3ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e3f0:	7e0f      	ldrb	r7, [r1, #24]
 800e3f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e3f4:	2f78      	cmp	r7, #120	@ 0x78
 800e3f6:	4691      	mov	r9, r2
 800e3f8:	4680      	mov	r8, r0
 800e3fa:	460c      	mov	r4, r1
 800e3fc:	469a      	mov	sl, r3
 800e3fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e402:	d807      	bhi.n	800e414 <_printf_i+0x28>
 800e404:	2f62      	cmp	r7, #98	@ 0x62
 800e406:	d80a      	bhi.n	800e41e <_printf_i+0x32>
 800e408:	2f00      	cmp	r7, #0
 800e40a:	f000 80d1 	beq.w	800e5b0 <_printf_i+0x1c4>
 800e40e:	2f58      	cmp	r7, #88	@ 0x58
 800e410:	f000 80b8 	beq.w	800e584 <_printf_i+0x198>
 800e414:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e418:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e41c:	e03a      	b.n	800e494 <_printf_i+0xa8>
 800e41e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e422:	2b15      	cmp	r3, #21
 800e424:	d8f6      	bhi.n	800e414 <_printf_i+0x28>
 800e426:	a101      	add	r1, pc, #4	@ (adr r1, 800e42c <_printf_i+0x40>)
 800e428:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e42c:	0800e485 	.word	0x0800e485
 800e430:	0800e499 	.word	0x0800e499
 800e434:	0800e415 	.word	0x0800e415
 800e438:	0800e415 	.word	0x0800e415
 800e43c:	0800e415 	.word	0x0800e415
 800e440:	0800e415 	.word	0x0800e415
 800e444:	0800e499 	.word	0x0800e499
 800e448:	0800e415 	.word	0x0800e415
 800e44c:	0800e415 	.word	0x0800e415
 800e450:	0800e415 	.word	0x0800e415
 800e454:	0800e415 	.word	0x0800e415
 800e458:	0800e597 	.word	0x0800e597
 800e45c:	0800e4c3 	.word	0x0800e4c3
 800e460:	0800e551 	.word	0x0800e551
 800e464:	0800e415 	.word	0x0800e415
 800e468:	0800e415 	.word	0x0800e415
 800e46c:	0800e5b9 	.word	0x0800e5b9
 800e470:	0800e415 	.word	0x0800e415
 800e474:	0800e4c3 	.word	0x0800e4c3
 800e478:	0800e415 	.word	0x0800e415
 800e47c:	0800e415 	.word	0x0800e415
 800e480:	0800e559 	.word	0x0800e559
 800e484:	6833      	ldr	r3, [r6, #0]
 800e486:	1d1a      	adds	r2, r3, #4
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	6032      	str	r2, [r6, #0]
 800e48c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e490:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e494:	2301      	movs	r3, #1
 800e496:	e09c      	b.n	800e5d2 <_printf_i+0x1e6>
 800e498:	6833      	ldr	r3, [r6, #0]
 800e49a:	6820      	ldr	r0, [r4, #0]
 800e49c:	1d19      	adds	r1, r3, #4
 800e49e:	6031      	str	r1, [r6, #0]
 800e4a0:	0606      	lsls	r6, r0, #24
 800e4a2:	d501      	bpl.n	800e4a8 <_printf_i+0xbc>
 800e4a4:	681d      	ldr	r5, [r3, #0]
 800e4a6:	e003      	b.n	800e4b0 <_printf_i+0xc4>
 800e4a8:	0645      	lsls	r5, r0, #25
 800e4aa:	d5fb      	bpl.n	800e4a4 <_printf_i+0xb8>
 800e4ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e4b0:	2d00      	cmp	r5, #0
 800e4b2:	da03      	bge.n	800e4bc <_printf_i+0xd0>
 800e4b4:	232d      	movs	r3, #45	@ 0x2d
 800e4b6:	426d      	negs	r5, r5
 800e4b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e4bc:	4858      	ldr	r0, [pc, #352]	@ (800e620 <_printf_i+0x234>)
 800e4be:	230a      	movs	r3, #10
 800e4c0:	e011      	b.n	800e4e6 <_printf_i+0xfa>
 800e4c2:	6821      	ldr	r1, [r4, #0]
 800e4c4:	6833      	ldr	r3, [r6, #0]
 800e4c6:	0608      	lsls	r0, r1, #24
 800e4c8:	f853 5b04 	ldr.w	r5, [r3], #4
 800e4cc:	d402      	bmi.n	800e4d4 <_printf_i+0xe8>
 800e4ce:	0649      	lsls	r1, r1, #25
 800e4d0:	bf48      	it	mi
 800e4d2:	b2ad      	uxthmi	r5, r5
 800e4d4:	2f6f      	cmp	r7, #111	@ 0x6f
 800e4d6:	4852      	ldr	r0, [pc, #328]	@ (800e620 <_printf_i+0x234>)
 800e4d8:	6033      	str	r3, [r6, #0]
 800e4da:	bf14      	ite	ne
 800e4dc:	230a      	movne	r3, #10
 800e4de:	2308      	moveq	r3, #8
 800e4e0:	2100      	movs	r1, #0
 800e4e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e4e6:	6866      	ldr	r6, [r4, #4]
 800e4e8:	60a6      	str	r6, [r4, #8]
 800e4ea:	2e00      	cmp	r6, #0
 800e4ec:	db05      	blt.n	800e4fa <_printf_i+0x10e>
 800e4ee:	6821      	ldr	r1, [r4, #0]
 800e4f0:	432e      	orrs	r6, r5
 800e4f2:	f021 0104 	bic.w	r1, r1, #4
 800e4f6:	6021      	str	r1, [r4, #0]
 800e4f8:	d04b      	beq.n	800e592 <_printf_i+0x1a6>
 800e4fa:	4616      	mov	r6, r2
 800e4fc:	fbb5 f1f3 	udiv	r1, r5, r3
 800e500:	fb03 5711 	mls	r7, r3, r1, r5
 800e504:	5dc7      	ldrb	r7, [r0, r7]
 800e506:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e50a:	462f      	mov	r7, r5
 800e50c:	42bb      	cmp	r3, r7
 800e50e:	460d      	mov	r5, r1
 800e510:	d9f4      	bls.n	800e4fc <_printf_i+0x110>
 800e512:	2b08      	cmp	r3, #8
 800e514:	d10b      	bne.n	800e52e <_printf_i+0x142>
 800e516:	6823      	ldr	r3, [r4, #0]
 800e518:	07df      	lsls	r7, r3, #31
 800e51a:	d508      	bpl.n	800e52e <_printf_i+0x142>
 800e51c:	6923      	ldr	r3, [r4, #16]
 800e51e:	6861      	ldr	r1, [r4, #4]
 800e520:	4299      	cmp	r1, r3
 800e522:	bfde      	ittt	le
 800e524:	2330      	movle	r3, #48	@ 0x30
 800e526:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e52a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e52e:	1b92      	subs	r2, r2, r6
 800e530:	6122      	str	r2, [r4, #16]
 800e532:	f8cd a000 	str.w	sl, [sp]
 800e536:	464b      	mov	r3, r9
 800e538:	aa03      	add	r2, sp, #12
 800e53a:	4621      	mov	r1, r4
 800e53c:	4640      	mov	r0, r8
 800e53e:	f7ff fee7 	bl	800e310 <_printf_common>
 800e542:	3001      	adds	r0, #1
 800e544:	d14a      	bne.n	800e5dc <_printf_i+0x1f0>
 800e546:	f04f 30ff 	mov.w	r0, #4294967295
 800e54a:	b004      	add	sp, #16
 800e54c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e550:	6823      	ldr	r3, [r4, #0]
 800e552:	f043 0320 	orr.w	r3, r3, #32
 800e556:	6023      	str	r3, [r4, #0]
 800e558:	4832      	ldr	r0, [pc, #200]	@ (800e624 <_printf_i+0x238>)
 800e55a:	2778      	movs	r7, #120	@ 0x78
 800e55c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e560:	6823      	ldr	r3, [r4, #0]
 800e562:	6831      	ldr	r1, [r6, #0]
 800e564:	061f      	lsls	r7, r3, #24
 800e566:	f851 5b04 	ldr.w	r5, [r1], #4
 800e56a:	d402      	bmi.n	800e572 <_printf_i+0x186>
 800e56c:	065f      	lsls	r7, r3, #25
 800e56e:	bf48      	it	mi
 800e570:	b2ad      	uxthmi	r5, r5
 800e572:	6031      	str	r1, [r6, #0]
 800e574:	07d9      	lsls	r1, r3, #31
 800e576:	bf44      	itt	mi
 800e578:	f043 0320 	orrmi.w	r3, r3, #32
 800e57c:	6023      	strmi	r3, [r4, #0]
 800e57e:	b11d      	cbz	r5, 800e588 <_printf_i+0x19c>
 800e580:	2310      	movs	r3, #16
 800e582:	e7ad      	b.n	800e4e0 <_printf_i+0xf4>
 800e584:	4826      	ldr	r0, [pc, #152]	@ (800e620 <_printf_i+0x234>)
 800e586:	e7e9      	b.n	800e55c <_printf_i+0x170>
 800e588:	6823      	ldr	r3, [r4, #0]
 800e58a:	f023 0320 	bic.w	r3, r3, #32
 800e58e:	6023      	str	r3, [r4, #0]
 800e590:	e7f6      	b.n	800e580 <_printf_i+0x194>
 800e592:	4616      	mov	r6, r2
 800e594:	e7bd      	b.n	800e512 <_printf_i+0x126>
 800e596:	6833      	ldr	r3, [r6, #0]
 800e598:	6825      	ldr	r5, [r4, #0]
 800e59a:	6961      	ldr	r1, [r4, #20]
 800e59c:	1d18      	adds	r0, r3, #4
 800e59e:	6030      	str	r0, [r6, #0]
 800e5a0:	062e      	lsls	r6, r5, #24
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	d501      	bpl.n	800e5aa <_printf_i+0x1be>
 800e5a6:	6019      	str	r1, [r3, #0]
 800e5a8:	e002      	b.n	800e5b0 <_printf_i+0x1c4>
 800e5aa:	0668      	lsls	r0, r5, #25
 800e5ac:	d5fb      	bpl.n	800e5a6 <_printf_i+0x1ba>
 800e5ae:	8019      	strh	r1, [r3, #0]
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	6123      	str	r3, [r4, #16]
 800e5b4:	4616      	mov	r6, r2
 800e5b6:	e7bc      	b.n	800e532 <_printf_i+0x146>
 800e5b8:	6833      	ldr	r3, [r6, #0]
 800e5ba:	1d1a      	adds	r2, r3, #4
 800e5bc:	6032      	str	r2, [r6, #0]
 800e5be:	681e      	ldr	r6, [r3, #0]
 800e5c0:	6862      	ldr	r2, [r4, #4]
 800e5c2:	2100      	movs	r1, #0
 800e5c4:	4630      	mov	r0, r6
 800e5c6:	f7f1 fe03 	bl	80001d0 <memchr>
 800e5ca:	b108      	cbz	r0, 800e5d0 <_printf_i+0x1e4>
 800e5cc:	1b80      	subs	r0, r0, r6
 800e5ce:	6060      	str	r0, [r4, #4]
 800e5d0:	6863      	ldr	r3, [r4, #4]
 800e5d2:	6123      	str	r3, [r4, #16]
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e5da:	e7aa      	b.n	800e532 <_printf_i+0x146>
 800e5dc:	6923      	ldr	r3, [r4, #16]
 800e5de:	4632      	mov	r2, r6
 800e5e0:	4649      	mov	r1, r9
 800e5e2:	4640      	mov	r0, r8
 800e5e4:	47d0      	blx	sl
 800e5e6:	3001      	adds	r0, #1
 800e5e8:	d0ad      	beq.n	800e546 <_printf_i+0x15a>
 800e5ea:	6823      	ldr	r3, [r4, #0]
 800e5ec:	079b      	lsls	r3, r3, #30
 800e5ee:	d413      	bmi.n	800e618 <_printf_i+0x22c>
 800e5f0:	68e0      	ldr	r0, [r4, #12]
 800e5f2:	9b03      	ldr	r3, [sp, #12]
 800e5f4:	4298      	cmp	r0, r3
 800e5f6:	bfb8      	it	lt
 800e5f8:	4618      	movlt	r0, r3
 800e5fa:	e7a6      	b.n	800e54a <_printf_i+0x15e>
 800e5fc:	2301      	movs	r3, #1
 800e5fe:	4632      	mov	r2, r6
 800e600:	4649      	mov	r1, r9
 800e602:	4640      	mov	r0, r8
 800e604:	47d0      	blx	sl
 800e606:	3001      	adds	r0, #1
 800e608:	d09d      	beq.n	800e546 <_printf_i+0x15a>
 800e60a:	3501      	adds	r5, #1
 800e60c:	68e3      	ldr	r3, [r4, #12]
 800e60e:	9903      	ldr	r1, [sp, #12]
 800e610:	1a5b      	subs	r3, r3, r1
 800e612:	42ab      	cmp	r3, r5
 800e614:	dcf2      	bgt.n	800e5fc <_printf_i+0x210>
 800e616:	e7eb      	b.n	800e5f0 <_printf_i+0x204>
 800e618:	2500      	movs	r5, #0
 800e61a:	f104 0619 	add.w	r6, r4, #25
 800e61e:	e7f5      	b.n	800e60c <_printf_i+0x220>
 800e620:	0800f14d 	.word	0x0800f14d
 800e624:	0800f15e 	.word	0x0800f15e

0800e628 <__sflush_r>:
 800e628:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e62c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e630:	0716      	lsls	r6, r2, #28
 800e632:	4605      	mov	r5, r0
 800e634:	460c      	mov	r4, r1
 800e636:	d454      	bmi.n	800e6e2 <__sflush_r+0xba>
 800e638:	684b      	ldr	r3, [r1, #4]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	dc02      	bgt.n	800e644 <__sflush_r+0x1c>
 800e63e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e640:	2b00      	cmp	r3, #0
 800e642:	dd48      	ble.n	800e6d6 <__sflush_r+0xae>
 800e644:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e646:	2e00      	cmp	r6, #0
 800e648:	d045      	beq.n	800e6d6 <__sflush_r+0xae>
 800e64a:	2300      	movs	r3, #0
 800e64c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e650:	682f      	ldr	r7, [r5, #0]
 800e652:	6a21      	ldr	r1, [r4, #32]
 800e654:	602b      	str	r3, [r5, #0]
 800e656:	d030      	beq.n	800e6ba <__sflush_r+0x92>
 800e658:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e65a:	89a3      	ldrh	r3, [r4, #12]
 800e65c:	0759      	lsls	r1, r3, #29
 800e65e:	d505      	bpl.n	800e66c <__sflush_r+0x44>
 800e660:	6863      	ldr	r3, [r4, #4]
 800e662:	1ad2      	subs	r2, r2, r3
 800e664:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e666:	b10b      	cbz	r3, 800e66c <__sflush_r+0x44>
 800e668:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e66a:	1ad2      	subs	r2, r2, r3
 800e66c:	2300      	movs	r3, #0
 800e66e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e670:	6a21      	ldr	r1, [r4, #32]
 800e672:	4628      	mov	r0, r5
 800e674:	47b0      	blx	r6
 800e676:	1c43      	adds	r3, r0, #1
 800e678:	89a3      	ldrh	r3, [r4, #12]
 800e67a:	d106      	bne.n	800e68a <__sflush_r+0x62>
 800e67c:	6829      	ldr	r1, [r5, #0]
 800e67e:	291d      	cmp	r1, #29
 800e680:	d82b      	bhi.n	800e6da <__sflush_r+0xb2>
 800e682:	4a2a      	ldr	r2, [pc, #168]	@ (800e72c <__sflush_r+0x104>)
 800e684:	40ca      	lsrs	r2, r1
 800e686:	07d6      	lsls	r6, r2, #31
 800e688:	d527      	bpl.n	800e6da <__sflush_r+0xb2>
 800e68a:	2200      	movs	r2, #0
 800e68c:	6062      	str	r2, [r4, #4]
 800e68e:	04d9      	lsls	r1, r3, #19
 800e690:	6922      	ldr	r2, [r4, #16]
 800e692:	6022      	str	r2, [r4, #0]
 800e694:	d504      	bpl.n	800e6a0 <__sflush_r+0x78>
 800e696:	1c42      	adds	r2, r0, #1
 800e698:	d101      	bne.n	800e69e <__sflush_r+0x76>
 800e69a:	682b      	ldr	r3, [r5, #0]
 800e69c:	b903      	cbnz	r3, 800e6a0 <__sflush_r+0x78>
 800e69e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e6a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e6a2:	602f      	str	r7, [r5, #0]
 800e6a4:	b1b9      	cbz	r1, 800e6d6 <__sflush_r+0xae>
 800e6a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e6aa:	4299      	cmp	r1, r3
 800e6ac:	d002      	beq.n	800e6b4 <__sflush_r+0x8c>
 800e6ae:	4628      	mov	r0, r5
 800e6b0:	f7ff fb4a 	bl	800dd48 <_free_r>
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	6363      	str	r3, [r4, #52]	@ 0x34
 800e6b8:	e00d      	b.n	800e6d6 <__sflush_r+0xae>
 800e6ba:	2301      	movs	r3, #1
 800e6bc:	4628      	mov	r0, r5
 800e6be:	47b0      	blx	r6
 800e6c0:	4602      	mov	r2, r0
 800e6c2:	1c50      	adds	r0, r2, #1
 800e6c4:	d1c9      	bne.n	800e65a <__sflush_r+0x32>
 800e6c6:	682b      	ldr	r3, [r5, #0]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d0c6      	beq.n	800e65a <__sflush_r+0x32>
 800e6cc:	2b1d      	cmp	r3, #29
 800e6ce:	d001      	beq.n	800e6d4 <__sflush_r+0xac>
 800e6d0:	2b16      	cmp	r3, #22
 800e6d2:	d11e      	bne.n	800e712 <__sflush_r+0xea>
 800e6d4:	602f      	str	r7, [r5, #0]
 800e6d6:	2000      	movs	r0, #0
 800e6d8:	e022      	b.n	800e720 <__sflush_r+0xf8>
 800e6da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6de:	b21b      	sxth	r3, r3
 800e6e0:	e01b      	b.n	800e71a <__sflush_r+0xf2>
 800e6e2:	690f      	ldr	r7, [r1, #16]
 800e6e4:	2f00      	cmp	r7, #0
 800e6e6:	d0f6      	beq.n	800e6d6 <__sflush_r+0xae>
 800e6e8:	0793      	lsls	r3, r2, #30
 800e6ea:	680e      	ldr	r6, [r1, #0]
 800e6ec:	bf08      	it	eq
 800e6ee:	694b      	ldreq	r3, [r1, #20]
 800e6f0:	600f      	str	r7, [r1, #0]
 800e6f2:	bf18      	it	ne
 800e6f4:	2300      	movne	r3, #0
 800e6f6:	eba6 0807 	sub.w	r8, r6, r7
 800e6fa:	608b      	str	r3, [r1, #8]
 800e6fc:	f1b8 0f00 	cmp.w	r8, #0
 800e700:	dde9      	ble.n	800e6d6 <__sflush_r+0xae>
 800e702:	6a21      	ldr	r1, [r4, #32]
 800e704:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e706:	4643      	mov	r3, r8
 800e708:	463a      	mov	r2, r7
 800e70a:	4628      	mov	r0, r5
 800e70c:	47b0      	blx	r6
 800e70e:	2800      	cmp	r0, #0
 800e710:	dc08      	bgt.n	800e724 <__sflush_r+0xfc>
 800e712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e716:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e71a:	81a3      	strh	r3, [r4, #12]
 800e71c:	f04f 30ff 	mov.w	r0, #4294967295
 800e720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e724:	4407      	add	r7, r0
 800e726:	eba8 0800 	sub.w	r8, r8, r0
 800e72a:	e7e7      	b.n	800e6fc <__sflush_r+0xd4>
 800e72c:	20400001 	.word	0x20400001

0800e730 <_fflush_r>:
 800e730:	b538      	push	{r3, r4, r5, lr}
 800e732:	690b      	ldr	r3, [r1, #16]
 800e734:	4605      	mov	r5, r0
 800e736:	460c      	mov	r4, r1
 800e738:	b913      	cbnz	r3, 800e740 <_fflush_r+0x10>
 800e73a:	2500      	movs	r5, #0
 800e73c:	4628      	mov	r0, r5
 800e73e:	bd38      	pop	{r3, r4, r5, pc}
 800e740:	b118      	cbz	r0, 800e74a <_fflush_r+0x1a>
 800e742:	6a03      	ldr	r3, [r0, #32]
 800e744:	b90b      	cbnz	r3, 800e74a <_fflush_r+0x1a>
 800e746:	f7ff f8e9 	bl	800d91c <__sinit>
 800e74a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d0f3      	beq.n	800e73a <_fflush_r+0xa>
 800e752:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e754:	07d0      	lsls	r0, r2, #31
 800e756:	d404      	bmi.n	800e762 <_fflush_r+0x32>
 800e758:	0599      	lsls	r1, r3, #22
 800e75a:	d402      	bmi.n	800e762 <_fflush_r+0x32>
 800e75c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e75e:	f7ff fae2 	bl	800dd26 <__retarget_lock_acquire_recursive>
 800e762:	4628      	mov	r0, r5
 800e764:	4621      	mov	r1, r4
 800e766:	f7ff ff5f 	bl	800e628 <__sflush_r>
 800e76a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e76c:	07da      	lsls	r2, r3, #31
 800e76e:	4605      	mov	r5, r0
 800e770:	d4e4      	bmi.n	800e73c <_fflush_r+0xc>
 800e772:	89a3      	ldrh	r3, [r4, #12]
 800e774:	059b      	lsls	r3, r3, #22
 800e776:	d4e1      	bmi.n	800e73c <_fflush_r+0xc>
 800e778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e77a:	f7ff fad5 	bl	800dd28 <__retarget_lock_release_recursive>
 800e77e:	e7dd      	b.n	800e73c <_fflush_r+0xc>

0800e780 <__swhatbuf_r>:
 800e780:	b570      	push	{r4, r5, r6, lr}
 800e782:	460c      	mov	r4, r1
 800e784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e788:	2900      	cmp	r1, #0
 800e78a:	b096      	sub	sp, #88	@ 0x58
 800e78c:	4615      	mov	r5, r2
 800e78e:	461e      	mov	r6, r3
 800e790:	da0d      	bge.n	800e7ae <__swhatbuf_r+0x2e>
 800e792:	89a3      	ldrh	r3, [r4, #12]
 800e794:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e798:	f04f 0100 	mov.w	r1, #0
 800e79c:	bf14      	ite	ne
 800e79e:	2340      	movne	r3, #64	@ 0x40
 800e7a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e7a4:	2000      	movs	r0, #0
 800e7a6:	6031      	str	r1, [r6, #0]
 800e7a8:	602b      	str	r3, [r5, #0]
 800e7aa:	b016      	add	sp, #88	@ 0x58
 800e7ac:	bd70      	pop	{r4, r5, r6, pc}
 800e7ae:	466a      	mov	r2, sp
 800e7b0:	f000 f8f6 	bl	800e9a0 <_fstat_r>
 800e7b4:	2800      	cmp	r0, #0
 800e7b6:	dbec      	blt.n	800e792 <__swhatbuf_r+0x12>
 800e7b8:	9901      	ldr	r1, [sp, #4]
 800e7ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e7be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e7c2:	4259      	negs	r1, r3
 800e7c4:	4159      	adcs	r1, r3
 800e7c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e7ca:	e7eb      	b.n	800e7a4 <__swhatbuf_r+0x24>

0800e7cc <__smakebuf_r>:
 800e7cc:	898b      	ldrh	r3, [r1, #12]
 800e7ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e7d0:	079d      	lsls	r5, r3, #30
 800e7d2:	4606      	mov	r6, r0
 800e7d4:	460c      	mov	r4, r1
 800e7d6:	d507      	bpl.n	800e7e8 <__smakebuf_r+0x1c>
 800e7d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e7dc:	6023      	str	r3, [r4, #0]
 800e7de:	6123      	str	r3, [r4, #16]
 800e7e0:	2301      	movs	r3, #1
 800e7e2:	6163      	str	r3, [r4, #20]
 800e7e4:	b003      	add	sp, #12
 800e7e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7e8:	ab01      	add	r3, sp, #4
 800e7ea:	466a      	mov	r2, sp
 800e7ec:	f7ff ffc8 	bl	800e780 <__swhatbuf_r>
 800e7f0:	9f00      	ldr	r7, [sp, #0]
 800e7f2:	4605      	mov	r5, r0
 800e7f4:	4639      	mov	r1, r7
 800e7f6:	4630      	mov	r0, r6
 800e7f8:	f7fe ff78 	bl	800d6ec <_malloc_r>
 800e7fc:	b948      	cbnz	r0, 800e812 <__smakebuf_r+0x46>
 800e7fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e802:	059a      	lsls	r2, r3, #22
 800e804:	d4ee      	bmi.n	800e7e4 <__smakebuf_r+0x18>
 800e806:	f023 0303 	bic.w	r3, r3, #3
 800e80a:	f043 0302 	orr.w	r3, r3, #2
 800e80e:	81a3      	strh	r3, [r4, #12]
 800e810:	e7e2      	b.n	800e7d8 <__smakebuf_r+0xc>
 800e812:	89a3      	ldrh	r3, [r4, #12]
 800e814:	6020      	str	r0, [r4, #0]
 800e816:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e81a:	81a3      	strh	r3, [r4, #12]
 800e81c:	9b01      	ldr	r3, [sp, #4]
 800e81e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e822:	b15b      	cbz	r3, 800e83c <__smakebuf_r+0x70>
 800e824:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e828:	4630      	mov	r0, r6
 800e82a:	f000 f8cb 	bl	800e9c4 <_isatty_r>
 800e82e:	b128      	cbz	r0, 800e83c <__smakebuf_r+0x70>
 800e830:	89a3      	ldrh	r3, [r4, #12]
 800e832:	f023 0303 	bic.w	r3, r3, #3
 800e836:	f043 0301 	orr.w	r3, r3, #1
 800e83a:	81a3      	strh	r3, [r4, #12]
 800e83c:	89a3      	ldrh	r3, [r4, #12]
 800e83e:	431d      	orrs	r5, r3
 800e840:	81a5      	strh	r5, [r4, #12]
 800e842:	e7cf      	b.n	800e7e4 <__smakebuf_r+0x18>

0800e844 <__swbuf_r>:
 800e844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e846:	460e      	mov	r6, r1
 800e848:	4614      	mov	r4, r2
 800e84a:	4605      	mov	r5, r0
 800e84c:	b118      	cbz	r0, 800e856 <__swbuf_r+0x12>
 800e84e:	6a03      	ldr	r3, [r0, #32]
 800e850:	b90b      	cbnz	r3, 800e856 <__swbuf_r+0x12>
 800e852:	f7ff f863 	bl	800d91c <__sinit>
 800e856:	69a3      	ldr	r3, [r4, #24]
 800e858:	60a3      	str	r3, [r4, #8]
 800e85a:	89a3      	ldrh	r3, [r4, #12]
 800e85c:	071a      	lsls	r2, r3, #28
 800e85e:	d501      	bpl.n	800e864 <__swbuf_r+0x20>
 800e860:	6923      	ldr	r3, [r4, #16]
 800e862:	b943      	cbnz	r3, 800e876 <__swbuf_r+0x32>
 800e864:	4621      	mov	r1, r4
 800e866:	4628      	mov	r0, r5
 800e868:	f000 f82a 	bl	800e8c0 <__swsetup_r>
 800e86c:	b118      	cbz	r0, 800e876 <__swbuf_r+0x32>
 800e86e:	f04f 37ff 	mov.w	r7, #4294967295
 800e872:	4638      	mov	r0, r7
 800e874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e876:	6823      	ldr	r3, [r4, #0]
 800e878:	6922      	ldr	r2, [r4, #16]
 800e87a:	1a98      	subs	r0, r3, r2
 800e87c:	6963      	ldr	r3, [r4, #20]
 800e87e:	b2f6      	uxtb	r6, r6
 800e880:	4283      	cmp	r3, r0
 800e882:	4637      	mov	r7, r6
 800e884:	dc05      	bgt.n	800e892 <__swbuf_r+0x4e>
 800e886:	4621      	mov	r1, r4
 800e888:	4628      	mov	r0, r5
 800e88a:	f7ff ff51 	bl	800e730 <_fflush_r>
 800e88e:	2800      	cmp	r0, #0
 800e890:	d1ed      	bne.n	800e86e <__swbuf_r+0x2a>
 800e892:	68a3      	ldr	r3, [r4, #8]
 800e894:	3b01      	subs	r3, #1
 800e896:	60a3      	str	r3, [r4, #8]
 800e898:	6823      	ldr	r3, [r4, #0]
 800e89a:	1c5a      	adds	r2, r3, #1
 800e89c:	6022      	str	r2, [r4, #0]
 800e89e:	701e      	strb	r6, [r3, #0]
 800e8a0:	6962      	ldr	r2, [r4, #20]
 800e8a2:	1c43      	adds	r3, r0, #1
 800e8a4:	429a      	cmp	r2, r3
 800e8a6:	d004      	beq.n	800e8b2 <__swbuf_r+0x6e>
 800e8a8:	89a3      	ldrh	r3, [r4, #12]
 800e8aa:	07db      	lsls	r3, r3, #31
 800e8ac:	d5e1      	bpl.n	800e872 <__swbuf_r+0x2e>
 800e8ae:	2e0a      	cmp	r6, #10
 800e8b0:	d1df      	bne.n	800e872 <__swbuf_r+0x2e>
 800e8b2:	4621      	mov	r1, r4
 800e8b4:	4628      	mov	r0, r5
 800e8b6:	f7ff ff3b 	bl	800e730 <_fflush_r>
 800e8ba:	2800      	cmp	r0, #0
 800e8bc:	d0d9      	beq.n	800e872 <__swbuf_r+0x2e>
 800e8be:	e7d6      	b.n	800e86e <__swbuf_r+0x2a>

0800e8c0 <__swsetup_r>:
 800e8c0:	b538      	push	{r3, r4, r5, lr}
 800e8c2:	4b29      	ldr	r3, [pc, #164]	@ (800e968 <__swsetup_r+0xa8>)
 800e8c4:	4605      	mov	r5, r0
 800e8c6:	6818      	ldr	r0, [r3, #0]
 800e8c8:	460c      	mov	r4, r1
 800e8ca:	b118      	cbz	r0, 800e8d4 <__swsetup_r+0x14>
 800e8cc:	6a03      	ldr	r3, [r0, #32]
 800e8ce:	b90b      	cbnz	r3, 800e8d4 <__swsetup_r+0x14>
 800e8d0:	f7ff f824 	bl	800d91c <__sinit>
 800e8d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8d8:	0719      	lsls	r1, r3, #28
 800e8da:	d422      	bmi.n	800e922 <__swsetup_r+0x62>
 800e8dc:	06da      	lsls	r2, r3, #27
 800e8de:	d407      	bmi.n	800e8f0 <__swsetup_r+0x30>
 800e8e0:	2209      	movs	r2, #9
 800e8e2:	602a      	str	r2, [r5, #0]
 800e8e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8e8:	81a3      	strh	r3, [r4, #12]
 800e8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ee:	e033      	b.n	800e958 <__swsetup_r+0x98>
 800e8f0:	0758      	lsls	r0, r3, #29
 800e8f2:	d512      	bpl.n	800e91a <__swsetup_r+0x5a>
 800e8f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e8f6:	b141      	cbz	r1, 800e90a <__swsetup_r+0x4a>
 800e8f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e8fc:	4299      	cmp	r1, r3
 800e8fe:	d002      	beq.n	800e906 <__swsetup_r+0x46>
 800e900:	4628      	mov	r0, r5
 800e902:	f7ff fa21 	bl	800dd48 <_free_r>
 800e906:	2300      	movs	r3, #0
 800e908:	6363      	str	r3, [r4, #52]	@ 0x34
 800e90a:	89a3      	ldrh	r3, [r4, #12]
 800e90c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e910:	81a3      	strh	r3, [r4, #12]
 800e912:	2300      	movs	r3, #0
 800e914:	6063      	str	r3, [r4, #4]
 800e916:	6923      	ldr	r3, [r4, #16]
 800e918:	6023      	str	r3, [r4, #0]
 800e91a:	89a3      	ldrh	r3, [r4, #12]
 800e91c:	f043 0308 	orr.w	r3, r3, #8
 800e920:	81a3      	strh	r3, [r4, #12]
 800e922:	6923      	ldr	r3, [r4, #16]
 800e924:	b94b      	cbnz	r3, 800e93a <__swsetup_r+0x7a>
 800e926:	89a3      	ldrh	r3, [r4, #12]
 800e928:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e92c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e930:	d003      	beq.n	800e93a <__swsetup_r+0x7a>
 800e932:	4621      	mov	r1, r4
 800e934:	4628      	mov	r0, r5
 800e936:	f7ff ff49 	bl	800e7cc <__smakebuf_r>
 800e93a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e93e:	f013 0201 	ands.w	r2, r3, #1
 800e942:	d00a      	beq.n	800e95a <__swsetup_r+0x9a>
 800e944:	2200      	movs	r2, #0
 800e946:	60a2      	str	r2, [r4, #8]
 800e948:	6962      	ldr	r2, [r4, #20]
 800e94a:	4252      	negs	r2, r2
 800e94c:	61a2      	str	r2, [r4, #24]
 800e94e:	6922      	ldr	r2, [r4, #16]
 800e950:	b942      	cbnz	r2, 800e964 <__swsetup_r+0xa4>
 800e952:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e956:	d1c5      	bne.n	800e8e4 <__swsetup_r+0x24>
 800e958:	bd38      	pop	{r3, r4, r5, pc}
 800e95a:	0799      	lsls	r1, r3, #30
 800e95c:	bf58      	it	pl
 800e95e:	6962      	ldrpl	r2, [r4, #20]
 800e960:	60a2      	str	r2, [r4, #8]
 800e962:	e7f4      	b.n	800e94e <__swsetup_r+0x8e>
 800e964:	2000      	movs	r0, #0
 800e966:	e7f7      	b.n	800e958 <__swsetup_r+0x98>
 800e968:	2000002c 	.word	0x2000002c

0800e96c <memmove>:
 800e96c:	4288      	cmp	r0, r1
 800e96e:	b510      	push	{r4, lr}
 800e970:	eb01 0402 	add.w	r4, r1, r2
 800e974:	d902      	bls.n	800e97c <memmove+0x10>
 800e976:	4284      	cmp	r4, r0
 800e978:	4623      	mov	r3, r4
 800e97a:	d807      	bhi.n	800e98c <memmove+0x20>
 800e97c:	1e43      	subs	r3, r0, #1
 800e97e:	42a1      	cmp	r1, r4
 800e980:	d008      	beq.n	800e994 <memmove+0x28>
 800e982:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e986:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e98a:	e7f8      	b.n	800e97e <memmove+0x12>
 800e98c:	4402      	add	r2, r0
 800e98e:	4601      	mov	r1, r0
 800e990:	428a      	cmp	r2, r1
 800e992:	d100      	bne.n	800e996 <memmove+0x2a>
 800e994:	bd10      	pop	{r4, pc}
 800e996:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e99a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e99e:	e7f7      	b.n	800e990 <memmove+0x24>

0800e9a0 <_fstat_r>:
 800e9a0:	b538      	push	{r3, r4, r5, lr}
 800e9a2:	4d07      	ldr	r5, [pc, #28]	@ (800e9c0 <_fstat_r+0x20>)
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	4604      	mov	r4, r0
 800e9a8:	4608      	mov	r0, r1
 800e9aa:	4611      	mov	r1, r2
 800e9ac:	602b      	str	r3, [r5, #0]
 800e9ae:	f7f5 ff05 	bl	80047bc <_fstat>
 800e9b2:	1c43      	adds	r3, r0, #1
 800e9b4:	d102      	bne.n	800e9bc <_fstat_r+0x1c>
 800e9b6:	682b      	ldr	r3, [r5, #0]
 800e9b8:	b103      	cbz	r3, 800e9bc <_fstat_r+0x1c>
 800e9ba:	6023      	str	r3, [r4, #0]
 800e9bc:	bd38      	pop	{r3, r4, r5, pc}
 800e9be:	bf00      	nop
 800e9c0:	200011c8 	.word	0x200011c8

0800e9c4 <_isatty_r>:
 800e9c4:	b538      	push	{r3, r4, r5, lr}
 800e9c6:	4d06      	ldr	r5, [pc, #24]	@ (800e9e0 <_isatty_r+0x1c>)
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	4604      	mov	r4, r0
 800e9cc:	4608      	mov	r0, r1
 800e9ce:	602b      	str	r3, [r5, #0]
 800e9d0:	f7f5 ff04 	bl	80047dc <_isatty>
 800e9d4:	1c43      	adds	r3, r0, #1
 800e9d6:	d102      	bne.n	800e9de <_isatty_r+0x1a>
 800e9d8:	682b      	ldr	r3, [r5, #0]
 800e9da:	b103      	cbz	r3, 800e9de <_isatty_r+0x1a>
 800e9dc:	6023      	str	r3, [r4, #0]
 800e9de:	bd38      	pop	{r3, r4, r5, pc}
 800e9e0:	200011c8 	.word	0x200011c8

0800e9e4 <_realloc_r>:
 800e9e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9e8:	4607      	mov	r7, r0
 800e9ea:	4614      	mov	r4, r2
 800e9ec:	460d      	mov	r5, r1
 800e9ee:	b921      	cbnz	r1, 800e9fa <_realloc_r+0x16>
 800e9f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e9f4:	4611      	mov	r1, r2
 800e9f6:	f7fe be79 	b.w	800d6ec <_malloc_r>
 800e9fa:	b92a      	cbnz	r2, 800ea08 <_realloc_r+0x24>
 800e9fc:	f7ff f9a4 	bl	800dd48 <_free_r>
 800ea00:	4625      	mov	r5, r4
 800ea02:	4628      	mov	r0, r5
 800ea04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea08:	f000 f81a 	bl	800ea40 <_malloc_usable_size_r>
 800ea0c:	4284      	cmp	r4, r0
 800ea0e:	4606      	mov	r6, r0
 800ea10:	d802      	bhi.n	800ea18 <_realloc_r+0x34>
 800ea12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ea16:	d8f4      	bhi.n	800ea02 <_realloc_r+0x1e>
 800ea18:	4621      	mov	r1, r4
 800ea1a:	4638      	mov	r0, r7
 800ea1c:	f7fe fe66 	bl	800d6ec <_malloc_r>
 800ea20:	4680      	mov	r8, r0
 800ea22:	b908      	cbnz	r0, 800ea28 <_realloc_r+0x44>
 800ea24:	4645      	mov	r5, r8
 800ea26:	e7ec      	b.n	800ea02 <_realloc_r+0x1e>
 800ea28:	42b4      	cmp	r4, r6
 800ea2a:	4622      	mov	r2, r4
 800ea2c:	4629      	mov	r1, r5
 800ea2e:	bf28      	it	cs
 800ea30:	4632      	movcs	r2, r6
 800ea32:	f7ff f97a 	bl	800dd2a <memcpy>
 800ea36:	4629      	mov	r1, r5
 800ea38:	4638      	mov	r0, r7
 800ea3a:	f7ff f985 	bl	800dd48 <_free_r>
 800ea3e:	e7f1      	b.n	800ea24 <_realloc_r+0x40>

0800ea40 <_malloc_usable_size_r>:
 800ea40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea44:	1f18      	subs	r0, r3, #4
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	bfbc      	itt	lt
 800ea4a:	580b      	ldrlt	r3, [r1, r0]
 800ea4c:	18c0      	addlt	r0, r0, r3
 800ea4e:	4770      	bx	lr

0800ea50 <_init>:
 800ea50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea52:	bf00      	nop
 800ea54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea56:	bc08      	pop	{r3}
 800ea58:	469e      	mov	lr, r3
 800ea5a:	4770      	bx	lr

0800ea5c <_fini>:
 800ea5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea5e:	bf00      	nop
 800ea60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea62:	bc08      	pop	{r3}
 800ea64:	469e      	mov	lr, r3
 800ea66:	4770      	bx	lr
